Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 23:19:26 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_wrapper_timing_summary_routed.rpt -pb io_wrapper_timing_summary_routed.pb -rpx io_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : io_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (5967)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: led_device/i_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5967)
---------------------------------
 There are 5967 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.707        0.000                      0                11413       -0.640       -2.957                      6                11397        3.000        0.000                       0                  6466  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             42.918        0.000                      0                 3763       -0.520       -0.808                      2                 3763       49.020        0.000                       0                  1892  
  clk_out2_clk_wiz_0                                                                              9.467        0.000                      0                 6378       -0.477       -0.477                      1                 6378        8.750        0.000                       0                  4079  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.653        0.000                      0                  938        0.103        0.000                      0                  938       15.250        0.000                       0                   491  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           42.929        0.000                      0                 3763       -0.509       -0.786                      2                 3763       49.020        0.000                       0                  1892  
  clk_out2_clk_wiz_0_1                                                                            9.472        0.000                      0                 6378       -0.472       -0.472                      1                 6378        8.750        0.000                       0                  4079  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               42.918        0.000                      0                 3763       -0.520       -0.808                      2                 3763  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                6.707        0.000                      0                  103       -0.640       -1.672                      3                  103  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0                                                                               31.652        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                6.718        0.000                      0                  103       -0.629       -1.639                      3                  103  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                9.467        0.000                      0                 6378       -0.477       -0.477                      1                 6378  
clk_out2_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.711        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.711        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             42.918        0.000                      0                 3763       -0.520       -0.808                      2                 3763  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              6.707        0.000                      0                  103       -0.640       -1.672                      3                  103  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              9.467        0.000                      0                 6378       -0.477       -0.477                      1                 6378  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0_1                                                                             31.652        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                              6.718        0.000                      0                  103       -0.629       -1.639                      3                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               15.824        0.000                      0                  117        0.306        0.000                      0                  117  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               15.824        0.000                      0                  117        0.198        0.000                      0                  117  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             15.824        0.000                      0                  117        0.198        0.000                      0                  117  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             15.829        0.000                      0                  117        0.306        0.000                      0                  117  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.306        0.000                      0                  100        0.330        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.918ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.520ns,  Total Violation       -0.808ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.642ns (9.985%)  route 5.788ns (90.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 48.041 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.895    -0.010    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.114 r  cpu/core/pipeline/stage_decode/register_file/reg_file[25][31]_i_1/O
                         net (fo=32, routed)          3.893     4.007    cpu/core/pipeline/stage_decode/register_file/reg_file[25]
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.580    48.041    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.533    
                         clock uncertainty           -0.145    47.388    
    SLICE_X72Y101        FDRE (Setup_fdre_C_CE)      -0.202    47.186    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]
  -------------------------------------------------------------------
                         required time                         47.186    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 43.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.520ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.026ns (2.255%)  route 1.127ns (97.745%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.613    -0.499    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.823    -0.329    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.241    
                         clock uncertainty            0.145    -0.096    
    SLICE_X62Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.520    

Slack (VIOLATED) :        -0.288ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.071ns (5.166%)  route 1.303ns (94.834%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.789    -0.322    <hidden>
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  <hidden>
                         net (fo=1, routed)           0.000    -0.277    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.837    -0.315    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.145    -0.082    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  cpu/core/pipeline/reg_de/q_reg[68]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/core/pipeline/reg_em/q_reg[73]_0[41]
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X68Y83         FDRE (Hold_fdre_C_D)         0.016    -0.497    cpu/core/pipeline/reg_em/q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.804%)  route 0.120ns (39.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X41Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.120    -0.287    <hidden>
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  <hidden>
                         net (fo=1, routed)           0.000    -0.242    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
                         clock pessimism             -0.217    -0.535    
    SLICE_X40Y84         FDSE (Hold_fdse_C_D)         0.091    -0.444    <hidden>
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[67]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[40]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.072    -0.441    cpu/core/pipeline/reg_em/q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[64]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[37]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.443    cpu/core/pipeline/reg_em/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[66]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[39]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.443    cpu/core/pipeline/reg_em/q_reg[39]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.143    -0.269    cpu/core/pipeline/reg_fd/D[25]
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.831    -0.321    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/C
                         clock pessimism             -0.218    -0.539    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.063    -0.476    cpu/core/pipeline/reg_fd/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.420 f  <hidden>
                         net (fo=2, routed)           0.075    -0.345    <hidden>
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.099    -0.246 r  <hidden>
                         net (fo=1, routed)           0.000    -0.246    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.229    -0.548    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.092    -0.456    <hidden>
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.164%)  route 0.247ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.566    -0.546    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X67Y88         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  cpu/core/pipeline/reg_mw/q_reg[15]/Q
                         net (fo=35, routed)          0.247    -0.172    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
                         clock pessimism             -0.194    -0.512    
    SLICE_X62Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.383    <hidden>
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y34    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y84    cpu/core/pipeline/reg_de/q_reg[85]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y87    cpu/core/pipeline/reg_de/q_reg[86]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.477ns,  Total Violation       -0.477ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.487ns  (logic 0.029ns (1.951%)  route 1.458ns (98.049%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.898     9.746    <hidden>
    SLICE_X70Y80         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.560    19.448    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.359    
                         clock uncertainty           -0.108    19.251    
    SLICE_X70Y80         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.213    <hidden>
  -------------------------------------------------------------------
                         required time                         19.213    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 1.202ns (15.209%)  route 6.701ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.877     5.487    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X67Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.108    -0.126    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.017    <hidden>
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.157    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X43Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=1, routed)           0.102    -0.311    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.070    -0.470    <hidden>
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.335%)  route 0.171ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.171    -0.231    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.102    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.310%)  route 0.172ns (53.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.563    -0.549    <hidden>
    SLICE_X62Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.401 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.875    -0.277    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.492    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102    -0.390    <hidden>
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.549    -0.563    <hidden>
    SLICE_X55Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  <hidden>
                         net (fo=2, routed)           0.125    -0.297    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.819    -0.333    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.527    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.070    -0.457    <hidden>
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.557    -0.555    <hidden>
    SLICE_X61Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=2, routed)           0.110    -0.304    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.827    -0.325    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.540    
    SLICE_X59Y112        FDRE (Hold_fdre_C_D)         0.075    -0.465    <hidden>
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X39Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.102    -0.302    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.839    -0.313    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.529    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.066    -0.463    <hidden>
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.358%)  route 0.157ns (52.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.534    
    SLICE_X38Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 1.640ns (25.857%)  route 4.702ns (74.143%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.256 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.255     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667     9.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.496    36.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.400    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X33Y119        FDRE (Setup_fdre_C_D)        0.031    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                 26.653    

Slack (MET) :             26.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.640ns (26.876%)  route 4.462ns (73.124%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.625     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y120        LUT3 (Prop_lut3_I1_O)        0.124     9.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X35Y120        FDRE (Setup_fdre_C_D)        0.029    36.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                 26.850    

Slack (MET) :             26.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.640ns (26.885%)  route 4.460ns (73.115%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.623     9.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y120        LUT3 (Prop_lut3_I1_O)        0.124     9.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X35Y120        FDRE (Setup_fdre_C_D)        0.031    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 26.854    

Slack (MET) :             27.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.640ns (27.549%)  route 4.313ns (72.451%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.476     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X34Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X34Y119        FDRE (Setup_fdre_C_D)        0.077    36.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.656    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 27.047    

Slack (MET) :             27.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.640ns (27.633%)  route 4.295ns (72.367%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.458     9.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y120        LUT3 (Prop_lut3_I1_O)        0.124     9.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X34Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X34Y120        FDRE (Setup_fdre_C_D)        0.081    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 27.069    

Slack (MET) :             27.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.640ns (27.684%)  route 4.284ns (72.316%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.447     9.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y120        LUT3 (Prop_lut3_I1_O)        0.124     9.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X34Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X34Y120        FDRE (Setup_fdre_C_D)        0.077    36.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.656    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                 27.076    

Slack (MET) :             27.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.640ns (28.164%)  route 4.183ns (71.836%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.346     9.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y120        LUT3 (Prop_lut3_I1_O)        0.124     9.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X35Y120        FDRE (Setup_fdre_C_D)        0.032    36.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.611    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 27.132    

Slack (MET) :             27.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.640ns (27.977%)  route 4.222ns (72.023%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.256 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.154     9.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.496    36.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.400    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X33Y119        FDRE (Setup_fdre_C_D)        0.029    36.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.650    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 27.132    

Slack (MET) :             27.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.640ns (28.188%)  route 4.178ns (71.812%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.615     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.419     4.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.524     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y122        LUT4 (Prop_lut4_I1_O)        0.299     5.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.257     7.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y121        LUT6 (Prop_lut6_I3_O)        0.124     7.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.341     9.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y120        LUT3 (Prop_lut3_I1_O)        0.124     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.495    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X35Y120        FDRE (Setup_fdre_C_D)        0.031    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 27.136    

Slack (MET) :             27.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.952ns (17.939%)  route 4.355ns (82.061%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT5 (Prop_lut5_I3_O)        0.124     6.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.951     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.554 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.798     8.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.498    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.376    36.634    
                         clock uncertainty           -0.035    36.599    
    SLICE_X35Y117        FDRE (Setup_fdre_C_R)       -0.429    36.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.170    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 27.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDCE (Prop_fdce_C_Q)         0.141     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y111        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.834     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y111        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.383     1.372    
    SLICE_X38Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X37Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.393     1.356    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.076     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X35Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.068     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X34Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X34Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.380     1.369    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.120     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.564     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.835     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.395     1.361    
    SLICE_X35Y111        FDRE (Hold_fdre_C_D)         0.075     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X15Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.395     1.367    
    SLICE_X15Y108        FDPE (Hold_fdpe_C_D)         0.075     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.565     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.141     1.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.362    
    SLICE_X31Y110        FDCE (Hold_fdce_C_D)         0.075     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.565     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X33Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.395     1.362    
    SLICE_X33Y111        FDPE (Hold_fdpe_C_D)         0.075     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X37Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.393     1.358    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.071     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.393     1.356    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.071     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.141     1.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.068     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X37Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.828     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.393     1.357    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.078     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.929ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.509ns,  Total Violation       -0.786ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.929ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.134    47.398    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.196    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]
  -------------------------------------------------------------------
                         required time                         47.196    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.929    

Slack (MET) :             42.929ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.134    47.398    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.196    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]
  -------------------------------------------------------------------
                         required time                         47.196    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.929    

Slack (MET) :             42.929ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.134    47.398    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.196    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]
  -------------------------------------------------------------------
                         required time                         47.196    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.929    

Slack (MET) :             42.959ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.134    47.398    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.196    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]
  -------------------------------------------------------------------
                         required time                         47.196    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.959    

Slack (MET) :             42.959ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.134    47.398    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.196    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]
  -------------------------------------------------------------------
                         required time                         47.196    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.959    

Slack (MET) :             43.118ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.134    47.315    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.151    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]
  -------------------------------------------------------------------
                         required time                         47.151    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.118    

Slack (MET) :             43.118ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.134    47.315    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.151    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]
  -------------------------------------------------------------------
                         required time                         47.151    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.118    

Slack (MET) :             43.118ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.134    47.315    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.151    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]
  -------------------------------------------------------------------
                         required time                         47.151    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.118    

Slack (MET) :             43.118ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.134    47.315    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.151    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]
  -------------------------------------------------------------------
                         required time                         47.151    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.118    

Slack (MET) :             43.190ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.642ns (9.985%)  route 5.788ns (90.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 48.041 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.895    -0.010    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.114 r  cpu/core/pipeline/stage_decode/register_file/reg_file[25][31]_i_1/O
                         net (fo=32, routed)          3.893     4.007    cpu/core/pipeline/stage_decode/register_file/reg_file[25]
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.580    48.041    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.533    
                         clock uncertainty           -0.134    47.399    
    SLICE_X72Y101        FDRE (Setup_fdre_C_CE)      -0.202    47.197    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]
  -------------------------------------------------------------------
                         required time                         47.197    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 43.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.509ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.026ns (2.255%)  route 1.127ns (97.745%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.613    -0.499    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.823    -0.329    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.241    
                         clock uncertainty            0.134    -0.107    
    SLICE_X62Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.277ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.071ns (5.166%)  route 1.303ns (94.834%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.789    -0.322    <hidden>
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  <hidden>
                         net (fo=1, routed)           0.000    -0.277    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.837    -0.315    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.134    -0.093    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092    -0.001    <hidden>
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  cpu/core/pipeline/reg_de/q_reg[68]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/core/pipeline/reg_em/q_reg[73]_0[41]
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X68Y83         FDRE (Hold_fdre_C_D)         0.016    -0.497    cpu/core/pipeline/reg_em/q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.804%)  route 0.120ns (39.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X41Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.120    -0.287    <hidden>
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  <hidden>
                         net (fo=1, routed)           0.000    -0.242    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
                         clock pessimism             -0.217    -0.535    
    SLICE_X40Y84         FDSE (Hold_fdse_C_D)         0.091    -0.444    <hidden>
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[67]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[40]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.072    -0.441    cpu/core/pipeline/reg_em/q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[64]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[37]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.443    cpu/core/pipeline/reg_em/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[66]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[39]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.443    cpu/core/pipeline/reg_em/q_reg[39]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.143    -0.269    cpu/core/pipeline/reg_fd/D[25]
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.831    -0.321    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/C
                         clock pessimism             -0.218    -0.539    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.063    -0.476    cpu/core/pipeline/reg_fd/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.420 f  <hidden>
                         net (fo=2, routed)           0.075    -0.345    <hidden>
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.099    -0.246 r  <hidden>
                         net (fo=1, routed)           0.000    -0.246    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.229    -0.548    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.092    -0.456    <hidden>
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.164%)  route 0.247ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.566    -0.546    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X67Y88         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  cpu/core/pipeline/reg_mw/q_reg[15]/Q
                         net (fo=35, routed)          0.247    -0.172    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
                         clock pessimism             -0.194    -0.512    
    SLICE_X62Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.383    <hidden>
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y34    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y84    cpu/core/pipeline/reg_de/q_reg[85]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y87    cpu/core/pipeline/reg_de/q_reg[86]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y88    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y87    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y82    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y82    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.472ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.472ns,  Total Violation       -0.472ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.487ns  (logic 0.029ns (1.951%)  route 1.458ns (98.049%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.898     9.746    <hidden>
    SLICE_X70Y80         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.560    19.448    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.359    
                         clock uncertainty           -0.103    19.256    
    SLICE_X70Y80         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.218    <hidden>
  -------------------------------------------------------------------
                         required time                         19.218    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 1.202ns (15.209%)  route 6.701ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.877     5.487    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.103    17.355    
    SLICE_X67Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.150    <hidden>
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.103    17.355    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.186    <hidden>
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.103    17.355    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.186    <hidden>
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.103    17.355    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.186    <hidden>
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.103    17.355    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.150    <hidden>
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.005    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.103    17.355    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.150    <hidden>
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.005    

Slack (MET) :             12.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.103    17.351    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.975    <hidden>
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.030    

Slack (MET) :             12.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.103    17.351    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.975    <hidden>
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.030    

Slack (MET) :             12.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.103    17.351    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.975    <hidden>
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.103    -0.131    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.022    <hidden>
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.157    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X43Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=1, routed)           0.102    -0.311    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.070    -0.470    <hidden>
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.335%)  route 0.171ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.171    -0.231    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.102    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.310%)  route 0.172ns (53.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.563    -0.549    <hidden>
    SLICE_X62Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.401 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.875    -0.277    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.492    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102    -0.390    <hidden>
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.549    -0.563    <hidden>
    SLICE_X55Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  <hidden>
                         net (fo=2, routed)           0.125    -0.297    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.819    -0.333    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.527    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.070    -0.457    <hidden>
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.557    -0.555    <hidden>
    SLICE_X61Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=2, routed)           0.110    -0.304    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.827    -0.325    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.540    
    SLICE_X59Y112        FDRE (Hold_fdre_C_D)         0.075    -0.465    <hidden>
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X39Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.102    -0.302    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.839    -0.313    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.529    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.066    -0.463    <hidden>
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.358%)  route 0.157ns (52.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.534    
    SLICE_X38Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y106   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.918ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.520ns,  Total Violation       -0.808ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.642ns (9.985%)  route 5.788ns (90.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 48.041 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.895    -0.010    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.114 r  cpu/core/pipeline/stage_decode/register_file/reg_file[25][31]_i_1/O
                         net (fo=32, routed)          3.893     4.007    cpu/core/pipeline/stage_decode/register_file/reg_file[25]
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.580    48.041    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.533    
                         clock uncertainty           -0.145    47.388    
    SLICE_X72Y101        FDRE (Setup_fdre_C_CE)      -0.202    47.186    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]
  -------------------------------------------------------------------
                         required time                         47.186    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 43.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.520ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.026ns (2.255%)  route 1.127ns (97.745%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.613    -0.499    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.823    -0.329    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.241    
                         clock uncertainty            0.145    -0.096    
    SLICE_X62Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.520    

Slack (VIOLATED) :        -0.288ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.071ns (5.166%)  route 1.303ns (94.834%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.789    -0.322    <hidden>
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  <hidden>
                         net (fo=1, routed)           0.000    -0.277    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.837    -0.315    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.145    -0.082    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  cpu/core/pipeline/reg_de/q_reg[68]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/core/pipeline/reg_em/q_reg[73]_0[41]
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X68Y83         FDRE (Hold_fdre_C_D)         0.016    -0.352    cpu/core/pipeline/reg_em/q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.804%)  route 0.120ns (39.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X41Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.120    -0.287    <hidden>
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  <hidden>
                         net (fo=1, routed)           0.000    -0.242    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.145    -0.390    
    SLICE_X40Y84         FDSE (Hold_fdse_C_D)         0.091    -0.299    <hidden>
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[67]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[40]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.072    -0.296    cpu/core/pipeline/reg_em/q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[64]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[37]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.298    cpu/core/pipeline/reg_em/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[66]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[39]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.298    cpu/core/pipeline/reg_em/q_reg[39]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.143    -0.269    cpu/core/pipeline/reg_fd/D[25]
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.831    -0.321    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/C
                         clock pessimism             -0.218    -0.539    
                         clock uncertainty            0.145    -0.394    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.063    -0.331    cpu/core/pipeline/reg_fd/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.420 f  <hidden>
                         net (fo=2, routed)           0.075    -0.345    <hidden>
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.099    -0.246 r  <hidden>
                         net (fo=1, routed)           0.000    -0.246    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.229    -0.548    
                         clock uncertainty            0.145    -0.403    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.092    -0.311    <hidden>
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.164%)  route 0.247ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.566    -0.546    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X67Y88         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  cpu/core/pipeline/reg_mw/q_reg[15]/Q
                         net (fo=35, routed)          0.247    -0.172    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.145    -0.367    
    SLICE_X62Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.238    <hidden>
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.707ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -1.672ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.753ns  (logic 2.823ns (22.136%)  route 9.930ns (77.864%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.008     9.075    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           1.139    10.337    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.044    <hidden>
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 2.823ns (22.110%)  route 9.945ns (77.890%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.828     8.895    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.019 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.333    10.352    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.079    <hidden>
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 2.823ns (22.191%)  route 9.899ns (77.809%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.888     8.955    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.079 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_29/O
                         net (fo=2, routed)           1.227    10.306    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.059    <hidden>
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 2.823ns (22.229%)  route 9.877ns (77.771%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.933     9.000    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.124 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_31/O
                         net (fo=2, routed)           1.160    10.284    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.046    <hidden>
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.670ns  (logic 2.823ns (22.281%)  route 9.847ns (77.719%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.807     8.874    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.998 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_23/O
                         net (fo=2, routed)           1.256    10.254    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.046    <hidden>
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.662ns  (logic 2.823ns (22.295%)  route 9.839ns (77.705%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.927     8.994    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.118 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_28/O
                         net (fo=2, routed)           1.128    10.246    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.054    <hidden>
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 2.823ns (22.379%)  route 9.791ns (77.621%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.940     9.007    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.131 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_14/O
                         net (fo=2, routed)           1.068    10.199    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.078    <hidden>
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 2.823ns (22.428%)  route 9.764ns (77.572%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.144    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.904    10.171    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.052    <hidden>
  -------------------------------------------------------------------
                         required time                         17.052    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 2.823ns (22.402%)  route 9.779ns (77.598%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.923     8.990    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.114 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_30/O
                         net (fo=2, routed)           1.072    10.186    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.080    <hidden>
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.823ns (22.470%)  route 9.740ns (77.530%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.845     8.912    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_13/O
                         net (fo=2, routed)           1.112    10.148    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.057    <hidden>
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  6.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.265     0.031    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.628ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.619    -0.493    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.320    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.265     0.033    
    SLICE_X62Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.135    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.628    

Slack (VIOLATED) :        -0.404ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.071ns (5.223%)  route 1.288ns (94.777%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.774    -0.337    <hidden>
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  <hidden>
                         net (fo=1, routed)           0.000    -0.292    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.818    -0.334    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.246    
                         clock uncertainty            0.265     0.019    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.092     0.111    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.503%)  route 0.768ns (80.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.385    -0.027    cpu/core/pipeline/stage_fetch/i_pc_out[23]
    SLICE_X59Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.018 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           0.383     0.401    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.215    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.071%)  route 0.736ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X63Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=3, routed)           0.736     0.328    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X62Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.137    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.078%)  route 0.743ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.561    -0.551    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X60Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/Q
                         net (fo=4, routed)           0.743     0.356    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.152    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.411%)  route 0.774ns (84.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.774     0.363    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.311%)  route 0.844ns (85.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y103        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.844     0.433    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.218    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.338%)  route 0.842ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.842     0.430    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.215    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.602%)  route 0.763ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.763     0.351    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.134    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.652ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.184%)  route 0.604ns (55.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.604     1.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y106        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 31.652    

Slack (MET) :             31.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.562%)  route 0.614ns (59.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.614     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 31.702    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.239%)  route 0.602ns (53.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.602     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y105        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.070%)  route 0.440ns (47.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y105        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.086%)  route 0.602ns (56.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 31.849    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.401%)  route 0.571ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.768%)  route 0.458ns (52.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y109        FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 31.903    

Slack (MET) :             31.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.985ns  (logic 0.518ns (52.576%)  route 0.467ns (47.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.467     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y106        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 31.922    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.718ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.629ns,  Total Violation       -1.639ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.753ns  (logic 2.823ns (22.136%)  route 9.930ns (77.864%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.008     9.075    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           1.139    10.337    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.055    <hidden>
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 2.823ns (22.110%)  route 9.945ns (77.890%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.828     8.895    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.019 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.333    10.352    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.090    <hidden>
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 2.823ns (22.191%)  route 9.899ns (77.809%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.888     8.955    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.079 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_29/O
                         net (fo=2, routed)           1.227    10.306    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 2.823ns (22.229%)  route 9.877ns (77.771%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.933     9.000    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.124 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_31/O
                         net (fo=2, routed)           1.160    10.284    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.057    <hidden>
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.670ns  (logic 2.823ns (22.281%)  route 9.847ns (77.719%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.807     8.874    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.998 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_23/O
                         net (fo=2, routed)           1.256    10.254    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.057    <hidden>
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.662ns  (logic 2.823ns (22.295%)  route 9.839ns (77.705%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.927     8.994    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.118 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_28/O
                         net (fo=2, routed)           1.128    10.246    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.065    <hidden>
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 2.823ns (22.379%)  route 9.791ns (77.621%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.940     9.007    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.131 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_14/O
                         net (fo=2, routed)           1.068    10.199    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.089    <hidden>
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 2.823ns (22.428%)  route 9.764ns (77.572%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.144    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.904    10.171    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.063    <hidden>
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 2.823ns (22.402%)  route 9.779ns (77.598%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.923     8.990    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.114 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_30/O
                         net (fo=2, routed)           1.072    10.186    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.091    <hidden>
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.823ns (22.470%)  route 9.740ns (77.530%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.845     8.912    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_13/O
                         net (fo=2, routed)           1.112    10.148    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.068    <hidden>
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  6.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.629ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.254     0.020    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.135    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.617ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.619    -0.493    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.320    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.254     0.022    
    SLICE_X62Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.124    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.393ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.071ns (5.223%)  route 1.288ns (94.777%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.774    -0.337    <hidden>
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  <hidden>
                         net (fo=1, routed)           0.000    -0.292    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.818    -0.334    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.246    
                         clock uncertainty            0.254     0.008    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.092     0.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.503%)  route 0.768ns (80.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.385    -0.027    cpu/core/pipeline/stage_fetch/i_pc_out[23]
    SLICE_X59Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.018 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           0.383     0.401    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.071%)  route 0.736ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X63Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=3, routed)           0.736     0.328    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X62Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.078%)  route 0.743ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.561    -0.551    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X60Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/Q
                         net (fo=4, routed)           0.743     0.356    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.141    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.411%)  route 0.774ns (84.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.774     0.363    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.138    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.311%)  route 0.844ns (85.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y103        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.844     0.433    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.338%)  route 0.842ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.842     0.430    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.602%)  route 0.763ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.763     0.351    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.123    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.477ns,  Total Violation       -0.477ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.487ns  (logic 0.029ns (1.951%)  route 1.458ns (98.049%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.898     9.746    <hidden>
    SLICE_X70Y80         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.560    19.448    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.359    
                         clock uncertainty           -0.108    19.251    
    SLICE_X70Y80         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.213    <hidden>
  -------------------------------------------------------------------
                         required time                         19.213    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 1.202ns (15.209%)  route 6.701ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.877     5.487    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X67Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.108    -0.126    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.017    <hidden>
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.157    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.108    -0.424    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X43Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=1, routed)           0.102    -0.311    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
                         clock uncertainty            0.108    -0.433    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.070    -0.363    <hidden>
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.335%)  route 0.171ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.171    -0.231    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
                         clock uncertainty            0.108    -0.385    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.102    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.310%)  route 0.172ns (53.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.563    -0.549    <hidden>
    SLICE_X62Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.401 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.875    -0.277    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.492    
                         clock uncertainty            0.108    -0.384    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102    -0.282    <hidden>
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.549    -0.563    <hidden>
    SLICE_X55Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  <hidden>
                         net (fo=2, routed)           0.125    -0.297    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.819    -0.333    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.527    
                         clock uncertainty            0.108    -0.419    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.070    -0.349    <hidden>
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
                         clock uncertainty            0.108    -0.385    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.557    -0.555    <hidden>
    SLICE_X61Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=2, routed)           0.110    -0.304    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.827    -0.325    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.540    
                         clock uncertainty            0.108    -0.432    
    SLICE_X59Y112        FDRE (Hold_fdre_C_D)         0.075    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X39Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.102    -0.302    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.839    -0.313    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.066    -0.356    <hidden>
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.358%)  route 0.157ns (52.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X38Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.711ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.696%)  route 0.591ns (55.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y110        FDCE (Setup_fdce_C_D)       -0.220    19.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 18.711    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.024ns  (logic 0.478ns (46.679%)  route 0.546ns (53.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.546     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y110        FDCE (Setup_fdce_C_D)       -0.242    19.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.334%)  route 0.595ns (58.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y105        FDCE (Setup_fdce_C_D)       -0.218    19.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 18.768    

Slack (MET) :             18.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.610%)  route 0.640ns (58.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X28Y105        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.640     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y105        FDCE (Setup_fdce_C_D)       -0.045    19.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 18.859    

Slack (MET) :             18.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y106        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 18.864    

Slack (MET) :             18.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.388%)  route 0.571ns (55.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 18.878    

Slack (MET) :             18.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y105        FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 18.906    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.702%)  route 0.447ns (46.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y110        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y110        FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 18.988    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.711ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.696%)  route 0.591ns (55.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y110        FDCE (Setup_fdce_C_D)       -0.220    19.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 18.711    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.024ns  (logic 0.478ns (46.679%)  route 0.546ns (53.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.546     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y110        FDCE (Setup_fdce_C_D)       -0.242    19.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.334%)  route 0.595ns (58.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y105        FDCE (Setup_fdce_C_D)       -0.218    19.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 18.768    

Slack (MET) :             18.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.610%)  route 0.640ns (58.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X28Y105        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.640     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y105        FDCE (Setup_fdce_C_D)       -0.045    19.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 18.859    

Slack (MET) :             18.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y106        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 18.864    

Slack (MET) :             18.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.388%)  route 0.571ns (55.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 18.878    

Slack (MET) :             18.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y105        FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 18.906    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.702%)  route 0.447ns (46.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y110        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y110        FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 18.988    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.918ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.520ns,  Total Violation       -0.808ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][0]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][30]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.918ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.642ns (9.598%)  route 6.047ns (90.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.897    -0.008    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I1_O)        0.124     0.116 r  cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.151     4.267    cpu/core/pipeline/stage_decode/register_file/reg_file[27]
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y103        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y103        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[27][31]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 42.918    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][30]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.580ns (8.719%)  route 6.072ns (91.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 48.040 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[34]/Q
                         net (fo=36, routed)          1.757    -0.203    cpu/core/pipeline/stage_decode/register_file/wr_addr[2]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.124    -0.079 r  cpu/core/pipeline/stage_decode/register_file/reg_file[28][31]_i_1/O
                         net (fo=32, routed)          4.315     4.237    cpu/core/pipeline/stage_decode/register_file/reg_file[28]
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.579    48.040    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.532    
                         clock uncertainty           -0.145    47.387    
    SLICE_X72Y104        FDRE (Setup_fdre_C_CE)      -0.202    47.185    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[28][31]
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][14]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][20]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][23]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.580ns (8.994%)  route 5.869ns (91.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 47.957 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X51Y91         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_mw/q_reg[35]/Q
                         net (fo=38, routed)          1.493    -0.467    cpu/core/pipeline/stage_decode/register_file/wr_addr[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.124    -0.343 r  cpu/core/pipeline/stage_decode/register_file/reg_file[15][31]_i_1/O
                         net (fo=32, routed)          4.376     4.033    cpu/core/pipeline/stage_decode/register_file/reg_file[15]
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.496    47.957    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X66Y104        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.449    
                         clock uncertainty           -0.145    47.304    
    SLICE_X66Y104        FDRE (Setup_fdre_C_CE)      -0.164    47.140    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[15][26]
  -------------------------------------------------------------------
                         required time                         47.140    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.642ns (9.985%)  route 5.788ns (90.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 48.041 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.624    -2.423    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X54Y92         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -1.905 r  cpu/core/pipeline/reg_mw/q_reg[36]/Q
                         net (fo=36, routed)          1.895    -0.010    cpu/core/pipeline/stage_decode/register_file/wr_addr[4]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.114 r  cpu/core/pipeline/stage_decode/register_file/reg_file[25][31]_i_1/O
                         net (fo=32, routed)          3.893     4.007    cpu/core/pipeline/stage_decode/register_file/reg_file[25]
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    44.736 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    46.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    46.461 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.580    48.041    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y101        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism             -0.509    47.533    
                         clock uncertainty           -0.145    47.388    
    SLICE_X72Y101        FDRE (Setup_fdre_C_CE)      -0.202    47.186    cpu/core/pipeline/stage_decode/register_file/reg_file_reg[25][0]
  -------------------------------------------------------------------
                         required time                         47.186    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 43.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.520ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.026ns (2.255%)  route 1.127ns (97.745%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.613    -0.499    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.823    -0.329    <hidden>
    SLICE_X62Y75         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.241    
                         clock uncertainty            0.145    -0.096    
    SLICE_X62Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.520    

Slack (VIOLATED) :        -0.288ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.071ns (5.166%)  route 1.303ns (94.834%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.789    -0.322    <hidden>
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  <hidden>
                         net (fo=1, routed)           0.000    -0.277    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.837    -0.315    <hidden>
    SLICE_X37Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.145    -0.082    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  cpu/core/pipeline/reg_de/q_reg[68]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/core/pipeline/reg_em/q_reg[73]_0[41]
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[41]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X68Y83         FDRE (Hold_fdre_C_D)         0.016    -0.352    cpu/core/pipeline/reg_em/q_reg[41]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.804%)  route 0.120ns (39.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X41Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.120    -0.287    <hidden>
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  <hidden>
                         net (fo=1, routed)           0.000    -0.242    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X40Y84         FDSE                                         r  <hidden>
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.145    -0.390    
    SLICE_X40Y84         FDSE (Hold_fdse_C_D)         0.091    -0.299    <hidden>
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[67]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[40]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[40]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.072    -0.296    cpu/core/pipeline/reg_em/q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[64]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[37]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[37]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.298    cpu/core/pipeline/reg_em/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/reg_de/q_reg[66]/Q
                         net (fo=1, routed)           0.169    -0.239    cpu/core/pipeline/reg_em/q_reg[73]_0[39]
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X69Y83         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[39]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.145    -0.368    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.070    -0.298    cpu/core/pipeline/reg_em/q_reg[39]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_fd/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[25]/Q
                         net (fo=4, routed)           0.143    -0.269    cpu/core/pipeline/reg_fd/D[25]
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.831    -0.321    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X58Y104        FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[57]/C
                         clock pessimism             -0.218    -0.539    
                         clock uncertainty            0.145    -0.394    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.063    -0.331    cpu/core/pipeline/reg_fd/q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.564    -0.548    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.420 f  <hidden>
                         net (fo=2, routed)           0.075    -0.345    <hidden>
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.099    -0.246 r  <hidden>
                         net (fo=1, routed)           0.000    -0.246    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.833    -0.319    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.229    -0.548    
                         clock uncertainty            0.145    -0.403    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.092    -0.311    <hidden>
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_mw/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.164%)  route 0.247ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.566    -0.546    cpu/core/pipeline/reg_mw/clk_temp
    SLICE_X67Y88         FDRE                                         r  cpu/core/pipeline/reg_mw/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  cpu/core/pipeline/reg_mw/q_reg[15]/Q
                         net (fo=35, routed)          0.247    -0.172    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.834    -0.318    <hidden>
    SLICE_X62Y86         SRL16E                                       r  <hidden>
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.145    -0.367    
    SLICE_X62Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.238    <hidden>
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.707ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -1.672ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.753ns  (logic 2.823ns (22.136%)  route 9.930ns (77.864%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.008     9.075    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           1.139    10.337    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.044    <hidden>
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 2.823ns (22.110%)  route 9.945ns (77.890%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.828     8.895    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.019 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.333    10.352    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.079    <hidden>
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 2.823ns (22.191%)  route 9.899ns (77.809%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.888     8.955    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.079 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_29/O
                         net (fo=2, routed)           1.227    10.306    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.059    <hidden>
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 2.823ns (22.229%)  route 9.877ns (77.771%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.933     9.000    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.124 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_31/O
                         net (fo=2, routed)           1.160    10.284    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.046    <hidden>
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.670ns  (logic 2.823ns (22.281%)  route 9.847ns (77.719%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.807     8.874    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.998 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_23/O
                         net (fo=2, routed)           1.256    10.254    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.046    <hidden>
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.662ns  (logic 2.823ns (22.295%)  route 9.839ns (77.705%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.927     8.994    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.118 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_28/O
                         net (fo=2, routed)           1.128    10.246    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.054    <hidden>
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 2.823ns (22.379%)  route 9.791ns (77.621%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.940     9.007    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.131 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_14/O
                         net (fo=2, routed)           1.068    10.199    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.078    <hidden>
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 2.823ns (22.428%)  route 9.764ns (77.572%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.144    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.904    10.171    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.052    <hidden>
  -------------------------------------------------------------------
                         required time                         17.052    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 2.823ns (22.402%)  route 9.779ns (77.598%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.923     8.990    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.114 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_30/O
                         net (fo=2, routed)           1.072    10.186    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.265    17.098    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.080    <hidden>
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.823ns (22.470%)  route 9.740ns (77.530%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.845     8.912    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_13/O
                         net (fo=2, routed)           1.112    10.148    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.265    17.096    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.057    <hidden>
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  6.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.265     0.031    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.628ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.619    -0.493    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.320    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.265     0.033    
    SLICE_X62Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.135    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.628    

Slack (VIOLATED) :        -0.404ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.071ns (5.223%)  route 1.288ns (94.777%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.774    -0.337    <hidden>
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  <hidden>
                         net (fo=1, routed)           0.000    -0.292    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.818    -0.334    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.246    
                         clock uncertainty            0.265     0.019    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.092     0.111    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.503%)  route 0.768ns (80.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.385    -0.027    cpu/core/pipeline/stage_fetch/i_pc_out[23]
    SLICE_X59Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.018 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           0.383     0.401    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.215    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.071%)  route 0.736ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X63Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=3, routed)           0.736     0.328    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X62Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.137    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.078%)  route 0.743ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.561    -0.551    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X60Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/Q
                         net (fo=4, routed)           0.743     0.356    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.152    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.411%)  route 0.774ns (84.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.774     0.363    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.311%)  route 0.844ns (85.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y103        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.844     0.433    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.218    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.338%)  route 0.842ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.842     0.430    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.215    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.602%)  route 0.763ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.763     0.351    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.265     0.032    
    SLICE_X60Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.134    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.477ns,  Total Violation       -0.477ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.487ns  (logic 0.029ns (1.951%)  route 1.458ns (98.049%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.898     9.746    <hidden>
    SLICE_X70Y80         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.560    19.448    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.359    
                         clock uncertainty           -0.108    19.251    
    SLICE_X70Y80         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.213    <hidden>
  -------------------------------------------------------------------
                         required time                         19.213    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 1.202ns (15.209%)  route 6.701ns (84.791%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.877     5.487    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X67Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X67Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.202ns (15.582%)  route 6.512ns (84.418%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.687     5.297    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X66Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X66Y73         FDRE (Setup_fdre_C_CE)      -0.169    17.181    <hidden>
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.202ns (15.896%)  route 6.360ns (84.104%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.630    -2.417    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.961 f  <hidden>
                         net (fo=90, routed)          2.848     0.888    <hidden>
    SLICE_X53Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.012 r  <hidden>
                         net (fo=2, routed)           1.018     2.030    <hidden>
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     2.154 r  <hidden>
                         net (fo=6, routed)           1.394     3.548    <hidden>
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.698 r  <hidden>
                         net (fo=12, routed)          0.564     4.262    <hidden>
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.348     4.610 r  <hidden>
                         net (fo=10, routed)          0.535     5.145    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.497    17.959    <hidden>
    SLICE_X68Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.457    
                         clock uncertainty           -0.108    17.350    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.145    <hidden>
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.545ns (21.008%)  route 5.809ns (78.992%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.637    -2.410    <hidden>
    SLICE_X40Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  <hidden>
                         net (fo=47, routed)          2.792     0.801    <hidden>
    SLICE_X51Y75         LUT4 (Prop_lut4_I2_O)        0.327     1.128 f  <hidden>
                         net (fo=1, routed)           0.695     1.823    <hidden>
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320     2.143 r  <hidden>
                         net (fo=2, routed)           0.641     2.784    <hidden>
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.326     3.110 r  <hidden>
                         net (fo=4, routed)           0.682     3.792    <hidden>
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.153     3.945 r  <hidden>
                         net (fo=16, routed)          1.000     4.945    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.955    <hidden>
    SLICE_X54Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.502    17.453    
                         clock uncertainty           -0.108    17.346    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.376    16.970    <hidden>
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 12.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.108    -0.126    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.017    <hidden>
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.157    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.108    -0.424    
    SLICE_X34Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.558    -0.554    <hidden>
    SLICE_X43Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  <hidden>
                         net (fo=1, routed)           0.102    -0.311    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.826    -0.326    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.540    
                         clock uncertainty            0.108    -0.433    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.070    -0.363    <hidden>
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.335%)  route 0.171ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.171    -0.231    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
                         clock uncertainty            0.108    -0.385    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.102    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.310%)  route 0.172ns (53.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.563    -0.549    <hidden>
    SLICE_X62Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.401 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.875    -0.277    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.492    
                         clock uncertainty            0.108    -0.384    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102    -0.282    <hidden>
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.549    -0.563    <hidden>
    SLICE_X55Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  <hidden>
                         net (fo=2, routed)           0.125    -0.297    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.819    -0.333    <hidden>
    SLICE_X57Y119        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.527    
                         clock uncertainty            0.108    -0.419    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.070    -0.349    <hidden>
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    <hidden>
    SLICE_X62Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  <hidden>
                         net (fo=1, routed)           0.172    -0.230    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.874    -0.278    <hidden>
    RAMB36_X1Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
                         clock uncertainty            0.108    -0.385    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.557    -0.555    <hidden>
    SLICE_X61Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  <hidden>
                         net (fo=2, routed)           0.110    -0.304    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.827    -0.325    <hidden>
    SLICE_X59Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.540    
                         clock uncertainty            0.108    -0.432    
    SLICE_X59Y112        FDRE (Hold_fdre_C_D)         0.075    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.567    -0.545    <hidden>
    SLICE_X39Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.102    -0.302    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.839    -0.313    <hidden>
    SLICE_X41Y90         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.066    -0.356    <hidden>
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.358%)  route 0.157ns (52.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.562    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X38Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.652ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.184%)  route 0.604ns (55.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.604     1.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y106        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 31.652    

Slack (MET) :             31.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.562%)  route 0.614ns (59.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.614     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 31.702    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.239%)  route 0.602ns (53.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.602     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y105        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.070%)  route 0.440ns (47.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y105        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.086%)  route 0.602ns (56.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 31.849    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.401%)  route 0.571ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.768%)  route 0.458ns (52.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y109        FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 31.903    

Slack (MET) :             31.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.985ns  (logic 0.518ns (52.576%)  route 0.467ns (47.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.467     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y106        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 31.922    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.718ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.629ns,  Total Violation       -1.639ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.753ns  (logic 2.823ns (22.136%)  route 9.930ns (77.864%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.008     9.075    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O
                         net (fo=2, routed)           1.139    10.337    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.055    <hidden>
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 2.823ns (22.110%)  route 9.945ns (77.890%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.828     8.895    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.019 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_18/O
                         net (fo=2, routed)           1.333    10.352    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.090    <hidden>
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 2.823ns (22.191%)  route 9.899ns (77.809%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.888     8.955    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.079 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_29/O
                         net (fo=2, routed)           1.227    10.306    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 2.823ns (22.229%)  route 9.877ns (77.771%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.933     9.000    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.124 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_31/O
                         net (fo=2, routed)           1.160    10.284    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.057    <hidden>
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.670ns  (logic 2.823ns (22.281%)  route 9.847ns (77.719%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.807     8.874    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y102        LUT5 (Prop_lut5_I1_O)        0.124     8.998 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_23/O
                         net (fo=2, routed)           1.256    10.254    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.057    <hidden>
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.662ns  (logic 2.823ns (22.295%)  route 9.839ns (77.705%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.927     8.994    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.118 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_28/O
                         net (fo=2, routed)           1.128    10.246    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.065    <hidden>
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 2.823ns (22.379%)  route 9.791ns (77.621%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.940     9.007    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y103        LUT5 (Prop_lut5_I1_O)        0.124     9.131 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_14/O
                         net (fo=2, routed)           1.068    10.199    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.089    <hidden>
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 2.823ns (22.428%)  route 9.764ns (77.572%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          1.077     9.144    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O
                         net (fo=2, routed)           0.904    10.171    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y106        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.063    <hidden>
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 2.823ns (22.402%)  route 9.779ns (77.598%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.923     8.990    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X60Y100        LUT5 (Prop_lut5_I1_O)        0.124     9.114 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_30/O
                         net (fo=2, routed)           1.072    10.186    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.495    17.956    <hidden>
    SLICE_X62Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.363    
                         clock uncertainty           -0.254    17.109    
    SLICE_X62Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.091    <hidden>
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.823ns (22.470%)  route 9.740ns (77.530%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        1.631    -2.416    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X51Y92         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=5, routed)           0.786    -1.174    cpu/core/pipeline/reg_de/Q[34]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.124    -1.050 f  cpu/core/pipeline/reg_de/i__carry_i_15/O
                         net (fo=1, routed)           0.706    -0.344    cpu/core/pipeline/reg_em/pc_dest_addr0_carry_i_9
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124    -0.220 r  cpu/core/pipeline/reg_em/i__carry_i_11/O
                         net (fo=9, routed)           1.188     0.968    cpu/core/pipeline/reg_de/dec_em_forward_1
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.120     1.088 r  cpu/core/pipeline/reg_de/i__carry_i_10/O
                         net (fo=32, routed)          1.623     2.711    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__1[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.327     3.038 r  cpu/core/pipeline/reg_de/i__carry__2_i_3__0/O
                         net (fo=14, routed)          1.455     4.493    cpu/core/pipeline/reg_de/i_alu_op_1[13]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.617 r  cpu/core/pipeline/reg_de/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.617    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1_0[0]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.130    cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__0_n_1
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.359 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__6/i__carry__1/CO[2]
                         net (fo=3, routed)           0.601     5.960    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X68Y95         LUT6 (Prop_lut6_I1_O)        0.310     6.270 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.458     6.728    cpu/core/pipeline/reg_de/q[0]_i_5_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.852 r  cpu/core/pipeline/reg_de/stage_fetch_i_7/O
                         net (fo=1, routed)           0.691     7.544    cpu/core/pipeline/reg_de/stage_fetch_i_7_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  cpu/core/pipeline/reg_de/stage_fetch_i_3/O
                         net (fo=2, routed)           0.275     7.943    cpu/core/pipeline/reg_de/stage_fetch_i_3_n_1
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=32, routed)          0.845     8.912    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_13/O
                         net (fo=2, routed)           1.112    10.148    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.361    
                         clock uncertainty           -0.254    17.107    
    SLICE_X60Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.068    <hidden>
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  6.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.629ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.026ns (2.245%)  route 1.132ns (97.755%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.618    -0.494    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.830    -0.322    <hidden>
    SLICE_X70Y80         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.234    
                         clock uncertainty            0.254     0.020    
    SLICE_X70Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.135    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.617ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.619    -0.493    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.320    <hidden>
    SLICE_X62Y109        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.254     0.022    
    SLICE_X62Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.124    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.393ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.071ns (5.223%)  route 1.288ns (94.777%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.774    -0.337    <hidden>
    SLICE_X57Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.292 r  <hidden>
                         net (fo=1, routed)           0.000    -0.292    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.818    -0.334    <hidden>
    SLICE_X57Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.246    
                         clock uncertainty            0.254     0.008    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.092     0.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.503%)  route 0.768ns (80.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.385    -0.027    cpu/core/pipeline/stage_fetch/i_pc_out[23]
    SLICE_X59Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.018 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=2, routed)           0.383     0.401    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y105        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.071%)  route 0.736ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.563    -0.549    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X63Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=3, routed)           0.736     0.328    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y101        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X62Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.078%)  route 0.743ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.561    -0.551    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X60Y102        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[12]/Q
                         net (fo=4, routed)           0.743     0.356    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.141    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.411%)  route 0.774ns (84.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X59Y104        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.774     0.363    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.138    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.311%)  route 0.844ns (85.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.560    -0.552    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y103        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.844     0.433    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.833    -0.318    <hidden>
    SLICE_X62Y102        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X62Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.338%)  route 0.842ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[23]/Q
                         net (fo=4, routed)           0.842     0.430    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y103        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.602%)  route 0.763ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=1895, routed)        0.559    -0.553    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X61Y107        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.763     0.351    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.831    -0.321    <hidden>
    SLICE_X60Y104        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.254     0.021    
    SLICE_X60Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.123    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.108    17.422    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.108    17.422    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.966%)  route 3.061ns (87.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.061     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.413    17.541    
                         clock uncertainty           -0.108    17.433    
    SLICE_X43Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.028    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.108    17.424    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.112    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.108    17.424    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.112    

Slack (MET) :             16.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.456ns (13.527%)  route 2.915ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.915     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.494    17.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.413    17.542    
                         clock uncertainty           -0.108    17.434    
    SLICE_X42Y114        FDCE (Recov_fdce_C_CLR)     -0.319    17.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 16.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.108    17.422    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.108    17.422    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.966%)  route 3.061ns (87.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.061     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.413    17.541    
                         clock uncertainty           -0.108    17.433    
    SLICE_X43Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.028    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.108    17.424    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.112    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.108    17.424    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.112    

Slack (MET) :             16.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.456ns (13.527%)  route 2.915ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.915     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.494    17.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.413    17.542    
                         clock uncertainty           -0.108    17.434    
    SLICE_X42Y114        FDCE (Recov_fdce_C_CLR)     -0.319    17.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 16.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.108    -0.404    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.108    -0.404    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.108    17.422    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.108    17.422    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.966%)  route 3.061ns (87.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.061     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.413    17.541    
                         clock uncertainty           -0.108    17.433    
    SLICE_X43Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.028    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.108    17.423    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.108    17.424    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.112    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.108    17.424    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.112    

Slack (MET) :             16.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.456ns (13.527%)  route 2.915ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.915     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.494    17.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.413    17.542    
                         clock uncertainty           -0.108    17.434    
    SLICE_X42Y114        FDCE (Recov_fdce_C_CLR)     -0.319    17.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 16.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.108    -0.404    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.108    -0.404    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.403    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.103    17.427    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.022    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.829    

Slack (MET) :             15.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.178     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.498    17.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.429    17.530    
                         clock uncertainty           -0.103    17.427    
    SLICE_X29Y116        FDCE (Recov_fdce_C_CLR)     -0.405    17.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.022    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 15.829    

Slack (MET) :             15.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.966%)  route 3.061ns (87.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.061     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.493    17.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.413    17.541    
                         clock uncertainty           -0.103    17.438    
    SLICE_X43Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 15.956    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.103    17.428    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.103    17.428    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.103    17.428    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.456ns (13.046%)  route 3.039ns (86.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.039     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.499    17.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.429    17.531    
                         clock uncertainty           -0.103    17.428    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    17.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.103    17.429    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.456ns (13.624%)  route 2.891ns (86.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.891     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.500    17.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.103    17.429    
    SLICE_X29Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.456ns (13.527%)  route 2.915ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.607    -2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.915     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        1.494    17.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.413    17.542    
                         clock uncertainty           -0.103    17.439    
    SLICE_X42Y114        FDCE (Recov_fdce_C_CLR)     -0.319    17.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.120    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 16.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.564    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.834    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X34Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.565    -0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=4078, routed)        0.835    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.031ns (24.461%)  route 3.184ns (75.539%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X32Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 28.306    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.031ns (24.461%)  route 3.184ns (75.539%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X32Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 28.306    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.031ns (24.461%)  route 3.184ns (75.539%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X32Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 28.306    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.031ns (24.461%)  route 3.184ns (75.539%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X32Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 28.306    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.031ns (24.461%)  route 3.184ns (75.539%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X32Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 28.306    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.031ns (24.486%)  route 3.180ns (75.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     7.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X33Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.031ns (24.486%)  route 3.180ns (75.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     7.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X33Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.031ns (24.486%)  route 3.180ns (75.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     7.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X33Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.031ns (24.486%)  route 3.180ns (75.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     7.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X33Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.031ns (24.486%)  route 3.180ns (75.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.614     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.456     4.111 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.087     5.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124     5.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y119        LUT4 (Prop_lut4_I3_O)        0.119     6.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.831     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y118        LUT1 (Prop_lut1_I0_O)        0.332     7.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     7.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.359    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X33Y118        FDCE (Recov_fdce_C_CLR)     -0.405    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 28.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.649%)  route 0.132ns (48.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.564     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141     1.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.132     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.358     1.399    
    SLICE_X33Y111        FDPE (Remov_fdpe_C_PRE)     -0.095     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.649%)  route 0.132ns (48.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.564     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141     1.502 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.132     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.358     1.399    
    SLICE_X33Y111        FDPE (Remov_fdpe_C_PRE)     -0.095     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.379     1.379    
    SLICE_X32Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.379     1.379    
    SLICE_X32Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.379     1.379    
    SLICE_X32Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y107        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.379     1.379    
    SLICE_X32Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y107        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.379     1.379    
    SLICE_X32Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X32Y107        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.379     1.379    
    SLICE_X32Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.033%)  route 0.141ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X31Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.837     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.379     1.380    
    SLICE_X31Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.033%)  route 0.141ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X31Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.837     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.379     1.380    
    SLICE_X31Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.357    





