Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 18:44:55 2024
| Host         : DESKTOP-JTBO2TI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file requirement5_timing_summary_routed.rpt -pb requirement5_timing_summary_routed.pb -rpx requirement5_timing_summary_routed.rpx -warn_on_violation
| Design       : requirement5
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.536ns  (logic 5.465ns (57.302%)  route 4.072ns (42.698%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.793     3.376    btn_IBUF[0]
    SLICE_X43Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.528 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.279     5.807    led_OBUF[10]
    W18                  OBUF (Prop_obuf_I_O)         3.730     9.536 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.536    led[10]
    W18                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.186ns (56.116%)  route 4.055ns (43.884%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF_inst/O
                         net (fo=3, routed)           2.383     3.891    sw_IBUF
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.015 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.688    led_OBUF[12]
    Y18                  OBUF (Prop_obuf_I_O)         3.553     9.241 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.241    led[12]
    Y18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 5.163ns (57.803%)  route 3.769ns (42.197%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.221    sw_IBUF
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.124     3.345 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.057     5.402    led_OBUF[11]
    W16                  OBUF (Prop_obuf_I_O)         3.531     8.933 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.933    led[11]
    W16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.518ns (62.476%)  route 0.912ns (37.524%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.584     0.803    btn_IBUF[2]
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.848 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.175    led_OBUF[12]
    Y18                  OBUF (Prop_obuf_I_O)         1.254     2.429 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.429    led[12]
    Y18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.583ns (59.219%)  route 1.090ns (40.781%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.596     0.903    btn_IBUF[1]
    SLICE_X43Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.948 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.442    led_OBUF[11]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.673 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.673    led[11]
    W16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.609ns (55.449%)  route 1.292ns (44.551%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  sw_IBUF_inst/O
                         net (fo=3, routed)           0.696     0.972    sw_IBUF
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.042     1.014 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.596     1.610    led_OBUF[10]
    W18                  OBUF (Prop_obuf_I_O)         1.291     2.901 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.901    led[10]
    W18                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





