{"vcs1":{"timestamp_begin":1680402977.002526391, "rt":0.83, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1680402977.868951008, "rt":0.85, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680402978.736216012, "rt":0.56, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680402976.723714015}
{"VCS_COMP_START_TIME": 1680402976.723714015}
{"VCS_COMP_END_TIME": 1680402980.875610154}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339232}}
{"stitch_vcselab": {"peak_mem": 239076}}
