// Due to byte array nature of RAM, each instruction needs to be split over 4 lines
// assembler used: https://riscvasm.lucasteske.dev/#
00
00
01
13
00
50
01
93
00
11
01
13
00
31
44
63
00
00
00
67
04
50
07
93
00
50
01
13
00
10
04
93
40
91
01
33
00
91
44
63
01
80
00
67
04
50
08
13
00
00
00
67
