// Verilog HDL and netlist files of
// "barbaLib memcell_testbench schematic"

// Netlisted models

// netlist file - barbaLib, inverter, schematic.
ihnl/cds0/netlist
// netlist file - barbaLib, COMPP, schematic.
ihnl/cds1/netlist
// netlist file - barbaLib, memcell_testbench, schematic.
ihnl/cds2/netlist


// End HDL models

// globals file 
hdlFilesDir/cds_globals.v

