ENTRADAS:
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

SALIDAS:
11111111001001000
00110000001000000
11101110000110000
11111100000010000
00110001000110000
11011101000110000
11011111000110000
11110000000000000
11111111001001000
11110000000000001
11011111000110001
11011101000110001
00110001000110001
11111100000010001
11101110000110001
00110000001000001


=======SWICTH VHDL==========
when "0000" => display <= "11111111001001000";
when "0001" => display <= "00110000001000000";
when "0010" => display <= "11101110000110000";
when "0011" => display <= "11111100000010000";
when "0100" => display <= "00110001000110000";
when "0101" => display <= "11011101000110000";
when "0110" => display <= "11011111000110000";
when "0111" => display <= "11110000000000000";
when "1000" => display <= "11111111001001000";
when "1001" => display <= "11110000000000001";
when "1010" => display <= "11011111000110001";
when "1011" => display <= "11011101000110001";
when "1100" => display <= "00110001000110001";
when "1101" => display <= "11111100000010001";
when "1110" => display <= "11101110000110001";
when "1111" => display <= "00110000001000001";
