{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545196850734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545196850734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 12:20:50 2018 " "Processing started: Wed Dec 19 12:20:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545196850734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545196850734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545196850734 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545196851366 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cau4.v(21) " "Verilog HDL information at cau4.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1545196851449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cau4.v(29) " "Verilog HDL information at cau4.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1545196851449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau4.v 3 3 " "Found 3 design units, including 3 entities, in source file cau4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau4 " "Found entity 1: cau4" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545196851451 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545196851451 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_0_9 " "Found entity 3: display_0_9" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545196851451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545196851451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(9) " "Verilog HDL Instantiation warning at cau4.v(9): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1545196851451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(10) " "Verilog HDL Instantiation warning at cau4.v(10): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1545196851451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(11) " "Verilog HDL Instantiation warning at cau4.v(11): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1545196851452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau4 " "Elaborating entity \"cau4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545196851483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "cau4.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545196851503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cau4.v(26) " "Verilog HDL assignment warning at cau4.v(26): truncated value with size 32 to match size of target (26)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545196851504 "|cau4|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau4.v(49) " "Verilog HDL assignment warning at cau4.v(49): truncated value with size 32 to match size of target (4)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545196851505 "|cau4|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau4.v(52) " "Verilog HDL assignment warning at cau4.v(52): truncated value with size 32 to match size of target (4)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545196851505 "|cau4|counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_0_9 display_0_9:comb_4 " "Elaborating entity \"display_0_9\" for hierarchy \"display_0_9:comb_4\"" {  } { { "cau4.v" "comb_4" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545196851549 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/cau4.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1545196851967 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1545196851967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/output_files/cau4.map.smsg " "Generated suppressed messages file E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau4/output_files/cau4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1545196852106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545196852500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545196852500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545196852745 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545196852745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545196852745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545196852745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545196852898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 12:20:52 2018 " "Processing ended: Wed Dec 19 12:20:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545196852898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545196852898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545196852898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545196852898 ""}
