

================================================================
== Vitis HLS Report for 'ZipperRemoval'
================================================================
* Date:           Thu May  8 10:10:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.637 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295360506|  4.000 ns|  17.181 sec|    1|  4295360506|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100  |ZipperRemoval_Pipeline_VITIS_LOOP_1056_2  |        5|    65540|  20.000 ns|  0.262 ms|    5|  65540|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1054_1  |        0|  4295360505|  8 ~ 65543|          -|          -|  0 ~ 65535|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      62|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     226|     480|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     107|    -|
|Register         |        -|     -|     160|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     386|     649|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100  |ZipperRemoval_Pipeline_VITIS_LOOP_1056_2  |        0|   0|  226|  480|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   0|  226|  480|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_126_p2    |         +|   0|  0|  24|          17|           1|
    |y_2_fu_165_p2          |         +|   0|  0|  23|          16|           1|
    |icmp_ln1054_fu_160_p2  |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  62|          50|          19|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done                           |   9|          2|    1|          2|
    |conv2_i_i_lcssa969_fu_72          |   9|          2|   10|         20|
    |imgRgb_read                       |   9|          2|    1|          2|
    |imgUnzip_write                    |   9|          2|    1|          2|
    |p_0_0_0_0_0930_lcssa948973_fu_80  |   9|          2|   10|         20|
    |p_0_1_0_0_0932_lcssa950975_fu_84  |   9|          2|   10|         20|
    |p_0_2_0_0_0934_lcssa946971_fu_76  |   9|          2|   10|         20|
    |real_start                        |   9|          2|    1|          2|
    |y_fu_52                           |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         23|   61|        125|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |   4|   0|    4|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |conv2_i_i_lcssa969_fu_72                                          |  10|   0|   10|          0|
    |conv2_i_i_lcssa969_load_reg_261                                   |  10|   0|   10|          0|
    |grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |loopWidth_reg_253                                                 |  17|   0|   17|          0|
    |p_0_0_0480_1_lcssa967_fu_68                                       |  10|   0|   10|          0|
    |p_0_0_0481_1_lcssa965_fu_64                                       |  10|   0|   10|          0|
    |p_0_0_0482_1_lcssa963_fu_60                                       |  10|   0|   10|          0|
    |p_0_0_0483_1_lcssa961_fu_56                                       |  10|   0|   10|          0|
    |p_0_0_0_0_0930_lcssa948973_fu_80                                  |  10|   0|   10|          0|
    |p_0_0_0_0_0930_lcssa948973_load_reg_271                           |  10|   0|   10|          0|
    |p_0_1_0_0_0932_lcssa950975_fu_84                                  |  10|   0|   10|          0|
    |p_0_1_0_0_0932_lcssa950975_load_reg_276                           |  10|   0|   10|          0|
    |p_0_2_0_0_0934_lcssa946971_fu_76                                  |  10|   0|   10|          0|
    |p_0_2_0_0_0934_lcssa946971_load_reg_266                           |  10|   0|   10|          0|
    |start_once_reg                                                    |   1|   0|    1|          0|
    |y_fu_52                                                           |  16|   0|   16|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 160|   0|  160|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|imgRgb_dout              |   in|   30|     ap_fifo|         imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    2|     ap_fifo|         imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    2|     ap_fifo|         imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|         imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|         imgRgb|       pointer|
|imgUnzip_din             |  out|   30|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_num_data_valid  |   in|    2|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_fifo_cap        |   in|    2|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_full_n          |   in|    1|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_write           |  out|    1|     ap_fifo|       imgUnzip|       pointer|
|height                   |   in|   16|   ap_stable|         height|        scalar|
|width                    |   in|   16|   ap_stable|          width|        scalar|
+-------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0483_1_lcssa961 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0483_1_lcssa961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0482_1_lcssa963 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0482_1_lcssa963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0481_1_lcssa965 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_0481_1_lcssa965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0480_1_lcssa967 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0480_1_lcssa967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv2_i_i_lcssa969 = alloca i32 1"   --->   Operation 10 'alloca' 'conv2_i_i_lcssa969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0934_lcssa946971 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_2_0_0_0934_lcssa946971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0930_lcssa948973 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_0930_lcssa948973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0932_lcssa950975 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_0932_lcssa950975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height"   --->   Operation 15 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgUnzip, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1040 = zext i16 %width_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040]   --->   Operation 20 'zext' 'zext_ln1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%loopWidth = add i17 %zext_ln1040, i17 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040]   --->   Operation 21 'add' 'loopWidth' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln1054 = store i10 0, i10 %p_0_1_0_0_0932_lcssa950975" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 22 'store' 'store_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln1054 = store i10 0, i10 %p_0_0_0_0_0930_lcssa948973" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 23 'store' 'store_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln1054 = store i10 0, i10 %p_0_2_0_0_0934_lcssa946971" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 24 'store' 'store_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln1054 = store i10 0, i10 %conv2_i_i_lcssa969" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 25 'store' 'store_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln1054 = store i16 0, i16 %y" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 26 'store' 'store_ln1054' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %VITIS_LOOP_1056_2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 27 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 28 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.10ns)   --->   "%icmp_ln1054 = icmp_eq  i16 %y_1, i16 %height_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 29 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%y_2 = add i16 %y_1, i16 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 31 'add' 'y_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %VITIS_LOOP_1056_2.split, void %for.end228.loopexit" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 32 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_i_i_lcssa969_load = load i10 %conv2_i_i_lcssa969"   --->   Operation 33 'load' 'conv2_i_i_lcssa969_load' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0934_lcssa946971_load = load i10 %p_0_2_0_0_0934_lcssa946971"   --->   Operation 34 'load' 'p_0_2_0_0_0934_lcssa946971_load' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0930_lcssa948973_load = load i10 %p_0_0_0_0_0930_lcssa948973"   --->   Operation 35 'load' 'p_0_0_0_0_0930_lcssa948973_load' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0932_lcssa950975_load = load i10 %p_0_1_0_0_0932_lcssa950975"   --->   Operation 36 'load' 'p_0_1_0_0_0932_lcssa950975_load' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_123 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_123' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln1054 = store i16 %y_2, i16 %y" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 38 'store' 'store_ln1054' <Predicate = (!icmp_ln1054)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln1120 = ret" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1120]   --->   Operation 39 'ret' 'ret_ln1120' <Predicate = (icmp_ln1054)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.52>
ST_3 : Operation 40 [2/2] (1.52ns)   --->   "%call_ln1040 = call void @ZipperRemoval_Pipeline_VITIS_LOOP_1056_2, i10 %p_0_1_0_0_0932_lcssa950975_load, i10 %p_0_0_0_0_0930_lcssa948973_load, i10 %p_0_2_0_0_0934_lcssa946971_load, i10 %conv2_i_i_lcssa969_load, i17 %loopWidth, i16 %width_read, i30 %imgRgb, i30 %imgUnzip, i10 %p_0_1_0_0_0932_lcssa950975, i10 %p_0_0_0_0_0930_lcssa948973, i10 %p_0_2_0_0_0934_lcssa946971, i10 %conv2_i_i_lcssa969, i10 %p_0_0_0480_1_lcssa967, i10 %p_0_0_0481_1_lcssa965, i10 %p_0_0_0482_1_lcssa963, i10 %p_0_0_0483_1_lcssa961" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040]   --->   Operation 40 'call' 'call_ln1040' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1038 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1038]   --->   Operation 41 'specloopname' 'specloopname_ln1038' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln1040 = call void @ZipperRemoval_Pipeline_VITIS_LOOP_1056_2, i10 %p_0_1_0_0_0932_lcssa950975_load, i10 %p_0_0_0_0_0930_lcssa948973_load, i10 %p_0_2_0_0_0934_lcssa946971_load, i10 %conv2_i_i_lcssa969_load, i17 %loopWidth, i16 %width_read, i30 %imgRgb, i30 %imgUnzip, i10 %p_0_1_0_0_0932_lcssa950975, i10 %p_0_0_0_0_0930_lcssa948973, i10 %p_0_2_0_0_0934_lcssa946971, i10 %conv2_i_i_lcssa969, i10 %p_0_0_0480_1_lcssa967, i10 %p_0_0_0481_1_lcssa965, i10 %p_0_0_0482_1_lcssa963, i10 %p_0_0_0483_1_lcssa961" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040]   --->   Operation 42 'call' 'call_ln1040' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %VITIS_LOOP_1056_2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1054]   --->   Operation 43 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgRgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgUnzip]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                               (alloca           ) [ 01111]
p_0_0_0483_1_lcssa961           (alloca           ) [ 00111]
p_0_0_0482_1_lcssa963           (alloca           ) [ 00111]
p_0_0_0481_1_lcssa965           (alloca           ) [ 00111]
p_0_0_0480_1_lcssa967           (alloca           ) [ 00111]
conv2_i_i_lcssa969              (alloca           ) [ 01111]
p_0_2_0_0_0934_lcssa946971      (alloca           ) [ 01111]
p_0_0_0_0_0930_lcssa948973      (alloca           ) [ 01111]
p_0_1_0_0_0932_lcssa950975      (alloca           ) [ 01111]
width_read                      (read             ) [ 00111]
height_read                     (read             ) [ 00111]
specinterface_ln0               (specinterface    ) [ 00000]
specinterface_ln0               (specinterface    ) [ 00000]
specinterface_ln0               (specinterface    ) [ 00000]
specinterface_ln0               (specinterface    ) [ 00000]
zext_ln1040                     (zext             ) [ 00000]
loopWidth                       (add              ) [ 00111]
store_ln1054                    (store            ) [ 00000]
store_ln1054                    (store            ) [ 00000]
store_ln1054                    (store            ) [ 00000]
store_ln1054                    (store            ) [ 00000]
store_ln1054                    (store            ) [ 00000]
br_ln1054                       (br               ) [ 00000]
y_1                             (load             ) [ 00000]
icmp_ln1054                     (icmp             ) [ 00111]
empty                           (speclooptripcount) [ 00000]
y_2                             (add              ) [ 00000]
br_ln1054                       (br               ) [ 00000]
conv2_i_i_lcssa969_load         (load             ) [ 00011]
p_0_2_0_0_0934_lcssa946971_load (load             ) [ 00011]
p_0_0_0_0_0930_lcssa948973_load (load             ) [ 00011]
p_0_1_0_0_0932_lcssa950975_load (load             ) [ 00011]
empty_123                       (wait             ) [ 00000]
store_ln1054                    (store            ) [ 00000]
ret_ln1120                      (ret              ) [ 00000]
specloopname_ln1038             (specloopname     ) [ 00000]
call_ln1040                     (call             ) [ 00000]
br_ln1054                       (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgRgb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRgb"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgUnzip">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgUnzip"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZipperRemoval_Pipeline_VITIS_LOOP_1056_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="y_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_0_0_0483_1_lcssa961_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0483_1_lcssa961/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_0_0_0482_1_lcssa963_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0482_1_lcssa963/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_0_0_0481_1_lcssa965_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0481_1_lcssa965/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_0_0_0480_1_lcssa967_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0480_1_lcssa967/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="conv2_i_i_lcssa969_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_i_i_lcssa969/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_0_2_0_0_0934_lcssa946971_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0934_lcssa946971/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_0_0_0930_lcssa948973_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0930_lcssa948973/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_1_0_0_0932_lcssa950975_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0932_lcssa950975/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="width_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="height_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="2"/>
<pin id="103" dir="0" index="2" bw="10" slack="2"/>
<pin id="104" dir="0" index="3" bw="10" slack="2"/>
<pin id="105" dir="0" index="4" bw="10" slack="2"/>
<pin id="106" dir="0" index="5" bw="17" slack="2"/>
<pin id="107" dir="0" index="6" bw="16" slack="2"/>
<pin id="108" dir="0" index="7" bw="30" slack="0"/>
<pin id="109" dir="0" index="8" bw="30" slack="0"/>
<pin id="110" dir="0" index="9" bw="10" slack="2"/>
<pin id="111" dir="0" index="10" bw="10" slack="2"/>
<pin id="112" dir="0" index="11" bw="10" slack="2"/>
<pin id="113" dir="0" index="12" bw="10" slack="2"/>
<pin id="114" dir="0" index="13" bw="10" slack="2"/>
<pin id="115" dir="0" index="14" bw="10" slack="2"/>
<pin id="116" dir="0" index="15" bw="10" slack="2"/>
<pin id="117" dir="0" index="16" bw="10" slack="2"/>
<pin id="118" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1040/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln1040_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1040/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="loopWidth_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln1054_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln1054_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln1054_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln1054_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln1054_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="y_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln1054_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1054/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="y_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="conv2_i_i_lcssa969_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_i_i_lcssa969_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_0_2_0_0_0934_lcssa946971_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="1"/>
<pin id="176" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0934_lcssa946971_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_0_0_0_0_0930_lcssa948973_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0930_lcssa948973_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_0_1_0_0_0932_lcssa950975_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="1"/>
<pin id="182" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0932_lcssa950975_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln1054_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="1"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="y_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="195" class="1005" name="p_0_0_0483_1_lcssa961_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="2"/>
<pin id="197" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0483_1_lcssa961 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_0_0_0482_1_lcssa963_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="2"/>
<pin id="202" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0482_1_lcssa963 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_0_0_0481_1_lcssa965_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="2"/>
<pin id="207" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0481_1_lcssa965 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_0_0_0480_1_lcssa967_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="2"/>
<pin id="212" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0480_1_lcssa967 "/>
</bind>
</comp>

<comp id="215" class="1005" name="conv2_i_i_lcssa969_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="conv2_i_i_lcssa969 "/>
</bind>
</comp>

<comp id="222" class="1005" name="p_0_2_0_0_0934_lcssa946971_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0934_lcssa946971 "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_0_0_0_0_0930_lcssa948973_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0930_lcssa948973 "/>
</bind>
</comp>

<comp id="236" class="1005" name="p_0_1_0_0_0932_lcssa950975_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0932_lcssa950975 "/>
</bind>
</comp>

<comp id="243" class="1005" name="width_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2"/>
<pin id="245" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="height_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="loopWidth_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="17" slack="2"/>
<pin id="255" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="261" class="1005" name="conv2_i_i_lcssa969_load_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="2"/>
<pin id="263" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_lcssa969_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_0_2_0_0_0934_lcssa946971_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="2"/>
<pin id="268" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0934_lcssa946971_load "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_0_0_0_0_0930_lcssa948973_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="2"/>
<pin id="273" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0930_lcssa948973_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_0_1_0_0_0932_lcssa950975_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="2"/>
<pin id="278" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0932_lcssa950975_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="187"><net_src comp="165" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="52" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="198"><net_src comp="56" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="100" pin=16"/></net>

<net id="203"><net_src comp="60" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="100" pin=15"/></net>

<net id="208"><net_src comp="64" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="100" pin=14"/></net>

<net id="213"><net_src comp="68" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="100" pin=13"/></net>

<net id="218"><net_src comp="72" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="100" pin=12"/></net>

<net id="225"><net_src comp="76" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="100" pin=11"/></net>

<net id="232"><net_src comp="80" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="100" pin=10"/></net>

<net id="239"><net_src comp="84" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="246"><net_src comp="88" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="100" pin=6"/></net>

<net id="251"><net_src comp="94" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="256"><net_src comp="126" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="100" pin=5"/></net>

<net id="264"><net_src comp="171" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="269"><net_src comp="174" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="274"><net_src comp="177" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="279"><net_src comp="180" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgUnzip | {3 4 }
 - Input state : 
	Port: ZipperRemoval : imgRgb | {3 4 }
	Port: ZipperRemoval : height | {1 }
	Port: ZipperRemoval : width | {1 }
  - Chain level:
	State 1
		loopWidth : 1
		store_ln1054 : 1
		store_ln1054 : 1
		store_ln1054 : 1
		store_ln1054 : 1
		store_ln1054 : 1
	State 2
		icmp_ln1054 : 1
		y_2 : 1
		br_ln1054 : 2
		store_ln1054 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|
|   call   | grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100 |   124   |   303   |
|----------|-----------------------------------------------------|---------|---------|
|    add   |                   loopWidth_fu_126                  |    0    |    23   |
|          |                      y_2_fu_165                     |    0    |    23   |
|----------|-----------------------------------------------------|---------|---------|
|   icmp   |                  icmp_ln1054_fu_160                 |    0    |    13   |
|----------|-----------------------------------------------------|---------|---------|
|   read   |                width_read_read_fu_88                |    0    |    0    |
|          |                height_read_read_fu_94               |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   zext   |                  zext_ln1040_fu_122                 |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   Total  |                                                     |   124   |   362   |
|----------|-----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|    conv2_i_i_lcssa969_load_reg_261    |   10   |
|       conv2_i_i_lcssa969_reg_215      |   10   |
|          height_read_reg_248          |   16   |
|           loopWidth_reg_253           |   17   |
|     p_0_0_0480_1_lcssa967_reg_210     |   10   |
|     p_0_0_0481_1_lcssa965_reg_205     |   10   |
|     p_0_0_0482_1_lcssa963_reg_200     |   10   |
|     p_0_0_0483_1_lcssa961_reg_195     |   10   |
|p_0_0_0_0_0930_lcssa948973_load_reg_271|   10   |
|   p_0_0_0_0_0930_lcssa948973_reg_229  |   10   |
|p_0_1_0_0_0932_lcssa950975_load_reg_276|   10   |
|   p_0_1_0_0_0932_lcssa950975_reg_236  |   10   |
|p_0_2_0_0_0934_lcssa946971_load_reg_266|   10   |
|   p_0_2_0_0_0934_lcssa946971_reg_222  |   10   |
|           width_read_reg_243          |   16   |
|               y_reg_188               |   16   |
+---------------------------------------+--------+
|                 Total                 |   185  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   124  |   362  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   185  |    -   |
+-----------+--------+--------+
|   Total   |   309  |   362  |
+-----------+--------+--------+
