<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="concept"/>
<meta name="DC.Title" content="Program and Debug"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_aqj_x3c_d5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Program and Debug</title>
</head>
<body id="concept_aqj_x3c_d5">


 <h1 class="title topictitle1">Program and Debug</h1>

    <div class="body conbody">
        <div class="section">
        <p class="p" id="concept_aqj_x3c_d5__p_ftk_rrw_25">The Program and Debug environment is opened when the Hardware Manager
                is selected from the Flow Navigator, or the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xopen_hw" target="_blank">open_hw</a> command is run from the <a class="xref" href="tcl_console_window.html">Tcl Console</a>. To create the
                Program and Debug environment you must connect to a hardware server and hardware
                target using the <a class="xref" href="open_new_hardware_target_open_hardware_target_wizard.html#concept_bqj_lqr_b6">Open New Hardware Target</a> wizard.</p>

        <p class="p">When the Program and Debug environment is already open, you can activate the environment
                by clicking <span Class="uicontrol">Program and Debug</span> in the Flow Navigator.</p>

        <table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__simpletable_fd1_cmg_55" border="0" class="simpletable"><tr class="strow">
                <td valign="top" class="stentry" width="62.6865671641791%">
                    <p class="p">From the Program and Debug environment you can: </p>

                    <ul class="ul" id="concept_aqj_x3c_d5__ul_edh_bx2_55">
                        <li class="li">Specify bitstream settings, and device configuration properties, and
                                generate a bitstream to program the hardware target. </li>

                            <li class="li">Connect to a hardware server running locally or remotely, and open
                                the hardware target. </li>

                            <li class="li">Directly program Xilinx® devices via JTAG. </li>

                            <li class="li">Use Integrated Logic Analyzer (ILA) cores to perform in-system
                                debugging of designs running in real time on a device to monitor
                                signals and capture data from the running device.</li>

                            <li class="li">Use Virtual Input/Output (VIO) cores to drive internal FPGA signals
                                and trigger events in real time.</li>

                            <li class="li">Use the IBERT (Integrated Bit Error Ratio Tester) Serial Analyzer
                                design to measure and optimize high-speed serial I/O links in the
                                design. </li>

                            <li class="li">Use the JTAG-to-AXI Master core to generate AXI transactions that
                                interact with various AXI full and AXI lite slave cores to
                                debug/drive AXI signals.</li>

                            <li class="li">Indirectly program flash-based configuration memory devices to
                                create boot devices for your design.</li>

                    </ul>

                </td>

                <td valign="top" class="stentry" width="37.3134328358209%"><img class="image" id="concept_aqj_x3c_d5__image_nt2_2mg_55" src="../../images/environment_program_and_debug.png"/></td>

            </tr>
</table>

        </div>

        <div class="section"><h2 class="title sectiontitle">See Also</h2>
            
            <table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
                    <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_aqj_x3c_d5__image_l3p_kvv_c5" src="../../images/new.png" alt="Icon"/></td>

                    <td valign="top" class="stentry" width="95.23809523809524%">
                        <p class="p">Vivado Design Hub - <a class="xref" href="http://www.xilinx.com/support/documentation-navigation/design-hubs/dh0011-vivado-programming-and-debug-hub.html" target="_blank">Programming and Debug</a></p>

                    </td>

                </tr>
<tr class="strow">
                    <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_av4_jvr_b5" src="../../images/play.png" alt="Icon"/></td>

                    <td valign="top" class="stentry"><a class="xref" href="http://www.xilinx.com/video/hardware/logic-debug-in-vivado.html" target="_blank">Vivado Design Suite QuickTake Video: Logic Debug in
                        Vivado</a></td>

                </tr>
</table>

        </div>

    </div>


</body>
</html>