# compile vhdl design source files
vhdl xil_defaultlib  "../../../simulation_and.srcs/sources_1/new/AND_GATE.vhd"
vhdl xil_defaultlib  "../../../simulation_and.srcs/sim_1/new/AND_tb.vhd"

# Do not sort compile order
nosort
