{"Source Block": ["oh/elink/dv/dv_elink.v@44:54@HdlIdDef", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@47:57", "   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@42:52", "   /*AUTOINPUT*/\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n"], ["oh/elink/dv/dv_elink.v@45:55", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@43:53", "  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n"], ["oh/elink/dv/dv_elink.v@41:51", "\n   /*AUTOINPUT*/\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@48:58", "   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@46:56", "   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@49:59", "   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n"]], "Diff Content": {"Delete": [[49, "   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n"]], "Add": [[49, "   wire [11:0]\t\tchipid;\t\t\t// From elink2 of axi_elink.v\n"], [49, "   wire\t\t\telink0_cclk_n;\t\t// From elink0 of elink.v\n"], [49, "   wire\t\t\telink0_cclk_p;\t\t// From elink0 of elink.v\n"], [49, "   wire\t\t\telink0_chip_resetb;\t// From elink0 of elink.v\n"], [49, "   wire [11:0]\t\telink0_chipid;\t\t// From elink0 of elink.v\n"]]}}