% to compile: Shift+Alt+F1
\documentclass[a4paper,11pt]{article}%,twocolumn
\input{settings/packages}
\input{settings/page}
\input{settings/macros}


\begin{document}
\input{content/title_page}

\pagebreak

\tableofcontents
\vfill
\textit{\textbf{Note:}}\\
\textit{All the materials related to the report can also be found at \url{https://github.com/bimalka98/Digital-IC-Design}}

\pagebreak
\listoffigures
\listoftables
\input{content/abbreviations}



\pagebreak
\section{Introduction}

\subsection{Practical}
In this practical, you will be using \textit{Cadence Innovus} to place and route the design you synthesized in Laboratory Experiment 2. As inputs to Innovus, you will provide,

\begin{enumerate}
	\item Source Verilog files
	\item Technology libraries provided by the fabrication plant (here, $45~nm$ educational \ac{gpdk} given by Cadence) : {\tt (.lib, .lef, .tch)}
	
	\begin{itemize}
		\item Library Timing (.lib) files specify timing (cell delay, cell transition time, setup and hold time requirement) and power characteristics of standard cells. Slow and fast libraries 	characterize standard cells with maximum and minimum signal delays, which could occur from process variations.

		\item Tch files are binary files that accurately characterize library elements, that include  capacitance and resistance.
		
		\item Library Exchange Format (LEF) specify design rules, metal capacitances, layer information…etc.
	\end{itemize}
	
	\item Multi Mode Multi Corner file (.view)
	\item Constraints file (.sdc)
	\item Scan \ac{def} file (.scandef)
\end{enumerate}

and will obtain the GDSII file as output, which is an industry standard format for exchanging \ac{ic} layout data. You will then analyze, compare, and comment on the placement, cell count, congestion etc. of the design at various stages of the place and route design flow.

\subsection{Place \& Route}

Place \& route is the final step in the IC design flow before fabrication. As the name implies, this step comprises of two main tasks – placement and routing.\\

In placement, the IC designer decides where to place all the elements of the design. In addition to placing cells, this step involves making initial decisions about the aspect ratio and utilization factors (core utilization / cell utilization).\\

Then, in the routing step, the designer makes the physical interconnects between the placed elements. This step comprises of three main stages: (1) Power Routing: routing of VDD and GND nets, (2) Clock Tree Synthesis: re-synthesizing of clock nets based on cell placement in order to balance clock skew throughout the design and minimize insertion delay, and (3) Signal Routing: routing of all other nets.\\

\pagebreak
The general design flow for place \& Route, which we will be following in this laboratory experiment, is shown in Figure \ref{fig:flow}.

\begin{figure}[h]
	\centering
	\fbox{
		\includegraphics[width=0.95\linewidth]{figures/flow}
	}
	\caption{The general design flow for place \& Route}
	\label{fig:flow}
\end{figure}

\pagebreak
\section{Using Innovus for Place and Route}
This section demonstrates the steps carried out at the `Step 3' in the Laboratory guide, with necessary illustrations.

\begin{enumerate}[1.)]
	\item Import the Design: this step loads the design according to the netlist, technology libraries, labels for power nets and the timing analysis configurations. Once the design is loaded an empty core in the design area of Innovus can be observed as shown in the Figure \ref{fig:innovus_1},  and it displays ``In Memory'' in the bottom right corner of Innovus.
	
	\begin{figure}[h]
		\centering
		\fbox{
			\includegraphics[width=0.95\linewidth]{figures/innovus_1.png}
		}
		\caption{Empty core in the design area of Innovus, when the design is loaded}
		\label{fig:innovus_1}
	\end{figure}
	
	
	\item  Read the scanDEF file: this file specifies the scan chains available in the design and to perform scan reordering later.
	
	\begin{figure}[h]
		\centering
		\fbox{
			\includegraphics[width=0.95\linewidth]{figures/defIn}
		}
		\caption{Innovus log for reading the scan\ac{def} file}
		\label{fig:defIn}
	\end{figure}
	
	\item Set the design mode to 45nm process
	
	\begin{figure}[h]
		\centering
		\fbox{
			\includegraphics[width=0.95\linewidth]{figures/setDesignMode}
		}
		\caption{Innovus log for setting the design mode to 45nm process}
		\label{fig:setDesignMode}
	\end{figure}
	\pagebreak
	\item Specify floorplan: Set the \textit{Aspect Ratio} as 1.0 and \textit{Core Utilization} as 0.4.  Set core margins by core to \ac{io} boundary. Set a margin of 5 Microns to all sides from the core. This resulted in a floor plan shown in the Figure \ref{fig:innovus_2}.
	
	\begin{figure}[h]
	\centering
	\fbox{
		\includegraphics[width=0.9\linewidth]{figures/innovus_2.png}
	}
	\caption{Specified floorplan}
	\label{fig:innovus_2}
	\end{figure}
		
	\item Add power rings and power stripes:Metal 7 layer is used  for for horizontal power rings/stripes, while Metal 8  layer for vertical power rings/stripes.
	
	\begin{enumerate}[a.]
		\item  Power rings
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_3_2.png}
			}
			\caption{Adding power rings}
			\label{fig:innovus_3_2}
		\end{figure}
		\pagebreak
		\item Horizontal power strips
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_4_2.png}
			}
			\caption{Adding horizontal power strips}
			\label{fig:innovus_4_2}
		\end{figure}
		
		\item Vertical power strips
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_4_4.png}
			}
			\caption{Adding vertical power strips}
			\label{fig:innovus_4_4}
		\end{figure}	
	\end{enumerate}
	
	\pagebreak
	\item Pin Placement: assigns a set of pin to the \ac{io} boundary. By default the pins are set as \textit{SIGNAL} pins. However, we should change this attribute for the clock pins {\tt clk\_a} and {\tt clk\_b} to \textit{CLOCK}. Figure \ref{fig:innovus_6_1} illustrated the view of the floorplan after all the pins are assigned.
	
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/innovus_5_5.png}
		}
		\caption{Assigning the pins to the \ac{io} boundary}
		\label{fig:innovus_5_5}
	\end{figure}

	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/innovus_6_1.png}
		}
		\caption{View of the floorplan after the pins are assigned}
		\label{fig:innovus_6_1}
	\end{figure}
	
	\pagebreak
	\item Standard cell placement: this step runs a full placement with pre-place optimization as shown in the dialog box of the Figure \ref{fig:innovus_7_2}.
	
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/innovus_7_2.png}
		}
		\caption{`Run Full Placement' with `Pre-Place Optimization'}
		\label{fig:innovus_7_2}
	\end{figure}
	%TODO: check the validty of these ss. they are used in a ltare item!
	\begin{enumerate}[a.]
		\item A screenshot of the design without any nets
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_9_2.png}
			}
			\caption{Screenshot of the design without any nets}
			\label{fig:innovus_9_2}
		\end{figure}
		
		\item A screenshot of the design with the clock net		
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_9_3.png}
			}
			\caption{Screenshot of the design with the clock net}
			\label{fig:innovus_9_3}
		\end{figure}
	\end{enumerate}
	
	\item  Report gate count and area
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/gateCount}
		}
		\caption{Gate count and the area report}
		\label{fig:gateCount}
	\end{figure}
	
	\item Pre-\ac{cts} setup time analysis: according to the given constraints,  there will be no violations at this stage. Summary of this is shown in the Figure \ref{fig:timeDesign}. (\textbf{Pre-CTS} as the design stage,  \textbf{Setup} as the analysis type)
	
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.6\linewidth]{figures/timeDesign }
		}
		\caption{Summary of the Pre-CTS setup time analysis}
		\label{fig:timeDesign}
	\end{figure} 
	
	
	\item Route power nets: observe the horizontal power routes spanning across the core area shown in the Figure \ref{fig:innovus_8_1}.
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/innovus_8_1.png}
		}
		\caption{Horizontal power routes spanning across the core area}
		\label{fig:innovus_8_1}
	\end{figure}

	\item \ac{cts} using {\tt ccopt\_design} command: resynthesize the clock net and add buffers or change wire lengths of clock nets to balance clock skew throughout the design.
	
	\begin{enumerate}[a.]
		\item A screenshot of the design without any nets after \ac{cts}
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_9_2.png}
			}
			\caption{Screenshot of the design without any nets after \ac{cts}}
			%\label{fig:innovus_9_2}
		\end{figure}
		
		\item A screenshot of the design with the clock net	after \ac{cts}	
		\begin{figure}[H]
			\centering
			\fbox{
				\includegraphics[width=0.9\linewidth]{figures/innovus_9_3.png}
			}
			\caption{Screenshot of the design with the clock net after \ac{cts}}
			%\label{fig:innovus_9_3}
		\end{figure}
	\end{enumerate}
	
	
	\item Scan reorder: performs clock tree aware scan chain reordering, which will contribute to reduce signal routing congestion in the design.
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/scanReorder}
		}
		\caption{Innovus log of the scan reordering}
		\label{fig:scanReorder}
	\end{figure}
	
	\item Post \ac{cts} timing analysis: \textbf{Post-CTS} as the design stage,  \textbf{Hold} as the analysis type. Ass shown in the Figure \ref{fig:postCTStimeDesign} there are no paths with timing violations.
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.7\linewidth]{figures/postCTStimeDesign}
		}
		\caption{Summary of the Post \ac{cts} timing analysis}
		\label{fig:postCTStimeDesign}
	\end{figure}
	
	\item Signal Route; NanoRoute configuration window which is shown in the Figure \ref*{fig:innovus_q16_2} is used to route signal nets.
	
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/innovus_q16_2}
		}
		\caption{NanoRoute configuration window to route the signal nets}
		\label{fig:innovus_q16_2}
	\end{figure}
	
	\item  Post-Route Timing analysis: we have fully placed and routed the functional design, we may now perform post route timing analysis to ensure that all timing constraints are still met. For post route timing analysis, before generating the timing reports, we should change the analysis type to \ac{ocv}.
	
	\item Place filler cells: ensures that there is \textit{n-well} continuity and to avoid sagging of layers after fabrication, we need fill the empty spaces in the core area with filler cells. Figure \ref{fig:innovus_q18_2} shows the design after the filler cell placement.
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/addFiller}
		}
		\caption{Innovus log for placing filler cells}
		\label{fig:addFiller}
	\end{figure}
	
	\begin{figure}[H]
		\centering
		\fbox{
			\includegraphics[width=0.9\linewidth]{figures/innovus_q18_2}
		}
		\caption{Design after the filler cell placement}
		\label{fig:innovus_q18_2}
	\end{figure}

	\item Verification: before exporting the design verify that there are no geometry violations (cell overlaps, spacing, min area etc.) and no connectivity issues (open nets, unrouted nets) in the design. As it is shown in the Figure \ref{fig:verification} there are no violations in the geometry or the connectivity.
	
	\begin{figure}[h]
		\centering
		\fbox{
			\subfigure[Geometry Verification]
			{ \includegraphics[scale=0.5]{figures/verifyGeometry}
			}\hfill
			\subfigure[Connectivity Verification]
			{ \includegraphics[scale=0.5]{figures/verifyConnectivity}
		}}
		\caption{Verification reports}
		\label{fig:verification}
	\end{figure}
	
	\item GDSII Export: After making sure that there are no timing violations and design rule violations in the design, the final step in the place and route process is to generate the data exchange file required by the foundries to fabricate the design.
	
\end{enumerate} 

\section{Exercise}

\pagebreak
%\vfill
%\hrule
{\small
\bibliographystyle{IEEEtran}
\bibliography{refer}
}
%---------------------------------------------------------------------------
\end{document}
-
