Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuit_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "circuit_tb_time_synth.sdf", for root module "circuit_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "circuit_tb_time_synth.sdf", for root module "circuit_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1010100111...
Compiling module xil_defaultlib.unimacro_BRAM_TDP_MACRO
Compiling module xil_defaultlib.MemIN
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.control
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.linecalc
Compiling module xil_defaultlib.linecalc_0
Compiling module xil_defaultlib.linecalc_1
Compiling module xil_defaultlib.linecalc_2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.linecalc_3
Compiling module xil_defaultlib.linecalc_4
Compiling module xil_defaultlib.linecalc_5
Compiling module xil_defaultlib.linecalc_6
Compiling module xil_defaultlib.linecalc_7
Compiling module xil_defaultlib.linecalc_8
Compiling module xil_defaultlib.linecalc_9
Compiling module xil_defaultlib.linecalc_10
Compiling module xil_defaultlib.linecalc_11
Compiling module xil_defaultlib.linecalc_12
Compiling module xil_defaultlib.linecalc_13
Compiling module xil_defaultlib.linecalc_14
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.circuit
Compiling architecture behavioral of entity xil_defaultlib.circuit_tb
Built simulation snapshot circuit_tb_time_synth
