Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jan 27 02:11:09 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Board_Nexys4DDR_timing_summary_routed.rpt -pb Board_Nexys4DDR_timing_summary_routed.pb -rpx Board_Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Board_Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: tck (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.981        0.000                      0                 2026        0.064        0.000                      0                 2026        3.000        0.000                       0                   720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100Mhz  {0.000 5.000}      10.000          100.000         
  clkI1    {0.000 5.000}      10.000          100.000         
  clkfbI   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100Mhz                                                                                                                                                       3.000        0.000                       0                     1  
  clkI1             0.981        0.000                      0                 2026        0.064        0.000                      0                 2026        3.750        0.000                       0                   716  
  clkfbI                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz
  To Clock:  clk100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkI1
  To Clock:  clkI1

Setup :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 2.897ns (34.877%)  route 5.409ns (65.123%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.716    -0.824    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X3Y82          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.153     0.785    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.935 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.645     1.580    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.328     1.908 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.908    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.421 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.421    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.538 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.538    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.655 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.655    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.772 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.772    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.026 f  core/coreArea_cpu/coreJ1CPU/dtos_reg[15]_i_19/CO[0]
                         net (fo=20, routed)          0.915     3.941    core/coreArea_cpu/mainMem/dtos[5]_i_3_0[0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.395     4.336 f  core/coreArea_cpu/mainMem/dtos[4]_i_11/O
                         net (fo=1, routed)           0.594     4.930    core/coreArea_cpu/mainMem/dtos[4]_i_11_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.326     5.256 r  core/coreArea_cpu/mainMem/dtos[4]_i_3/O
                         net (fo=1, routed)           0.862     6.118    core/coreArea_cpu/mainMem/dtos[4]_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.124     6.242 r  core/coreArea_cpu/mainMem/dtos[4]_i_1/O
                         net (fo=4, routed)           1.241     7.483    core/coreArea_cpu/mainMem/D[4]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 2.897ns (35.247%)  route 5.322ns (64.753%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.716    -0.824    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X3Y82          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.153     0.785    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.935 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.645     1.580    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.328     1.908 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.908    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.421 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.421    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.538 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.538    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.655 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.655    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.772 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.772    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.026 f  core/coreArea_cpu/coreJ1CPU/dtos_reg[15]_i_19/CO[0]
                         net (fo=20, routed)          0.915     3.941    core/coreArea_cpu/mainMem/dtos[5]_i_3_0[0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.395     4.336 f  core/coreArea_cpu/mainMem/dtos[4]_i_11/O
                         net (fo=1, routed)           0.594     4.930    core/coreArea_cpu/mainMem/dtos[4]_i_11_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.326     5.256 r  core/coreArea_cpu/mainMem/dtos[4]_i_3/O
                         net (fo=1, routed)           0.862     6.118    core/coreArea_cpu/mainMem/dtos[4]_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.124     6.242 r  core/coreArea_cpu/mainMem/dtos[4]_i_1/O
                         net (fo=4, routed)           1.154     7.395    core/coreArea_cpu/mainMem/D[4]
    RAMB36_X0Y16         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.560     8.539    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y16         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.099    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.459    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 core/coreArea_cpu_cpuBus_address_delay_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 1.428ns (17.382%)  route 6.787ns (82.618%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.720    -0.820    core/clkOut
    SLICE_X3Y86          FDRE                                         r  core/coreArea_cpu_cpuBus_address_delay_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  core/coreArea_cpu_cpuBus_address_delay_1_reg[7]/Q
                         net (fo=133, routed)         1.541     1.177    core/coreArea_cpu/mainMem/irqVectors_3_1_reg[0][7]
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.150     1.327 f  core/coreArea_cpu/mainMem/dtos[4]_i_25/O
                         net (fo=6, routed)           1.129     2.456    core/coreArea_pwm/dtos[2]_i_14_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.326     2.782 r  core/coreArea_pwm/dtos[2]_i_20/O
                         net (fo=1, routed)           0.505     3.287    core/coreArea_pwm/dtos[2]_i_20_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.411 f  core/coreArea_pwm/dtos[2]_i_14/O
                         net (fo=1, routed)           1.110     4.521    core/coreArea_pButtons/dtos[2]_i_4
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     4.645 f  core/coreArea_pButtons/dtos[2]_i_8/O
                         net (fo=1, routed)           0.862     5.507    core/coreArea_cpu/mainMem/ramList_1_reg_19
    SLICE_X5Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.631 f  core/coreArea_cpu/mainMem/dtos[2]_i_4/O
                         net (fo=1, routed)           0.723     6.354    core/coreArea_cpu/mainMem/dtos[2]_i_4_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.478 r  core/coreArea_cpu/mainMem/dtos[2]_i_1/O
                         net (fo=4, routed)           0.918     7.396    core/coreArea_cpu/mainMem/D[2]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 core/coreArea_cpu_cpuBus_address_delay_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.498ns (18.275%)  route 6.699ns (81.725%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.720    -0.820    core/clkOut
    SLICE_X2Y86          FDRE                                         r  core/coreArea_cpu_cpuBus_address_delay_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  core/coreArea_cpu_cpuBus_address_delay_1_reg[5]/Q
                         net (fo=118, routed)         1.614     1.312    core/coreArea_cpu/mainMem/irqVectors_3_1_reg[0][5]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.152     1.464 f  core/coreArea_cpu/mainMem/irqVectors_3_1[11]_i_2/O
                         net (fo=8, routed)           1.181     2.645    core/coreArea_pwm/dtos[5]_i_10_2
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.332     2.977 r  core/coreArea_pwm/dtos[5]_i_15/O
                         net (fo=1, routed)           0.648     3.625    core/coreArea_pwm/dtos[5]_i_15_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.749 r  core/coreArea_pwm/dtos[5]_i_10/O
                         net (fo=1, routed)           0.776     4.526    core/coreArea_pwm/dtos[5]_i_10_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     4.650 r  core/coreArea_pwm/dtos[5]_i_7/O
                         net (fo=1, routed)           0.916     5.565    core/coreArea_cpu/mainMem/ramList_1_reg_21
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.689 f  core/coreArea_cpu/mainMem/dtos[5]_i_3/O
                         net (fo=1, routed)           0.647     6.336    core/coreArea_cpu/mainMem/dtos[5]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.460 r  core/coreArea_cpu/mainMem/dtos[5]_i_1/O
                         net (fo=4, routed)           0.917     7.377    core/coreArea_cpu/mainMem/D[5]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 core/coreArea_cpu_cpuBus_address_delay_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 1.428ns (17.838%)  route 6.578ns (82.162%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.720    -0.820    core/clkOut
    SLICE_X3Y86          FDRE                                         r  core/coreArea_cpu_cpuBus_address_delay_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  core/coreArea_cpu_cpuBus_address_delay_1_reg[7]/Q
                         net (fo=133, routed)         1.541     1.177    core/coreArea_cpu/mainMem/irqVectors_3_1_reg[0][7]
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.150     1.327 f  core/coreArea_cpu/mainMem/dtos[4]_i_25/O
                         net (fo=6, routed)           1.129     2.456    core/coreArea_pwm/dtos[2]_i_14_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.326     2.782 r  core/coreArea_pwm/dtos[2]_i_20/O
                         net (fo=1, routed)           0.505     3.287    core/coreArea_pwm/dtos[2]_i_20_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.411 f  core/coreArea_pwm/dtos[2]_i_14/O
                         net (fo=1, routed)           1.110     4.521    core/coreArea_pButtons/dtos[2]_i_4
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     4.645 f  core/coreArea_pButtons/dtos[2]_i_8/O
                         net (fo=1, routed)           0.862     5.507    core/coreArea_cpu/mainMem/ramList_1_reg_19
    SLICE_X5Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.631 f  core/coreArea_cpu/mainMem/dtos[2]_i_4/O
                         net (fo=1, routed)           0.723     6.354    core/coreArea_cpu/mainMem/dtos[2]_i_4_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.478 r  core/coreArea_cpu/mainMem/dtos[2]_i_1/O
                         net (fo=4, routed)           0.708     7.186    core/coreArea_cpu/mainMem/D[2]
    RAMB36_X0Y16         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.560     8.539    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y16         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.099    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.459    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 core/coreArea_cpu_cpuBus_address_delay_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 1.498ns (18.723%)  route 6.503ns (81.277%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.720    -0.820    core/clkOut
    SLICE_X2Y86          FDRE                                         r  core/coreArea_cpu_cpuBus_address_delay_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  core/coreArea_cpu_cpuBus_address_delay_1_reg[5]/Q
                         net (fo=118, routed)         1.614     1.312    core/coreArea_cpu/mainMem/irqVectors_3_1_reg[0][5]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.152     1.464 f  core/coreArea_cpu/mainMem/irqVectors_3_1[11]_i_2/O
                         net (fo=8, routed)           1.181     2.645    core/coreArea_pwm/dtos[5]_i_10_2
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.332     2.977 r  core/coreArea_pwm/dtos[5]_i_15/O
                         net (fo=1, routed)           0.648     3.625    core/coreArea_pwm/dtos[5]_i_15_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.749 r  core/coreArea_pwm/dtos[5]_i_10/O
                         net (fo=1, routed)           0.776     4.526    core/coreArea_pwm/dtos[5]_i_10_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     4.650 r  core/coreArea_pwm/dtos[5]_i_7/O
                         net (fo=1, routed)           0.916     5.565    core/coreArea_cpu/mainMem/ramList_1_reg_21
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.689 f  core/coreArea_cpu/mainMem/dtos[5]_i_3/O
                         net (fo=1, routed)           0.647     6.336    core/coreArea_cpu/mainMem/dtos[5]_i_3_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.460 r  core/coreArea_cpu/mainMem/dtos[5]_i_1/O
                         net (fo=4, routed)           0.721     7.181    core/coreArea_cpu/mainMem/D[5]
    RAMB36_X0Y16         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.560     8.539    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y16         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.099    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.459    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 core/coreArea_intCtrl/bufferCC_4/buffers_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 1.815ns (22.671%)  route 6.191ns (77.329%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.646    -0.894    core/coreArea_intCtrl/bufferCC_4/clkOut
    SLICE_X13Y96         FDRE                                         r  core/coreArea_intCtrl/bufferCC_4/buffers_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  core/coreArea_intCtrl/bufferCC_4/buffers_2_reg[3]/Q
                         net (fo=22, routed)          1.293     0.819    core/coreArea_intCtrl/bufferCC_4/bufferCC_4_io_dataOut[3]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.322     1.141 f  core/coreArea_intCtrl/bufferCC_4/dtos[15]_i_31/O
                         net (fo=1, routed)           0.662     1.803    core/coreArea_intCtrl/bufferCC_4/dtos[15]_i_31_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.348     2.151 f  core/coreArea_intCtrl/bufferCC_4/dtos[15]_i_21/O
                         net (fo=1, routed)           0.734     2.885    core/coreArea_cpu/mainMem/dtos[0]_i_6
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  core/coreArea_cpu/mainMem/dtos[15]_i_10/O
                         net (fo=77, routed)          1.401     4.409    core/coreArea_cpu/mainMem/ramList_0_reg_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.152     4.561 f  core/coreArea_cpu/mainMem/dtos[10]_i_10/O
                         net (fo=2, routed)           0.603     5.164    core/coreArea_cpu/mainMem/dtos[10]_i_10_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I3_O)        0.326     5.490 r  core/coreArea_cpu/mainMem/dtos[10]_i_4/O
                         net (fo=1, routed)           0.575     6.066    core/coreArea_cpu/mainMem/dtos[10]_i_4_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.190 r  core/coreArea_cpu/mainMem/dtos[10]_i_1/O
                         net (fo=4, routed)           0.922     7.112    core/coreArea_cpu/mainMem/D[10]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 3.376ns (42.643%)  route 4.541ns (57.357%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.684    -0.856    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     1.598 r  core/coreArea_cpu/mainMem/ramList_1_reg/DOBDO[13]
                         net (fo=2, routed)           1.370     2.967    core/coreArea_cpu/mainMem/zz_5[13]
    SLICE_X8Y84          LUT4 (Prop_lut4_I2_O)        0.150     3.117 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_43/O
                         net (fo=1, routed)           0.655     3.773    core/coreArea_cpu/mainMem/ramList_1_reg_i_43_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I2_O)        0.328     4.101 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_39/O
                         net (fo=14, routed)          0.596     4.696    core/coreArea_cpu/mainMem/ramList_1_reg_i_39_n_0
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.116     4.812 f  core/coreArea_cpu/mainMem/ramList_1_reg_i_28/O
                         net (fo=1, routed)           0.834     5.646    core/coreArea_cpu/mainMem/ramList_1_reg_i_28_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.328     5.974 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_7/O
                         net (fo=3, routed)           1.087     7.061    core/coreArea_cpu/mainMem/buffers_1_reg[5]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.562     8.541    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
                         clock pessimism              0.602     9.144    
                         clock uncertainty           -0.074     9.070    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.504    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.180ns (40.286%)  route 4.714ns (59.714%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.684    -0.856    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     1.598 r  core/coreArea_cpu/mainMem/ramList_1_reg/DOBDO[15]
                         net (fo=5, routed)           1.241     2.839    core/coreArea_cpu/mainMem/zz_5[15]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124     2.963 r  core/coreArea_cpu/mainMem/dtos[13]_i_2/O
                         net (fo=25, routed)          0.959     3.922    core/coreArea_cpu/mainMem/dtos[13]_i_2_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.150     4.072 r  core/coreArea_cpu/mainMem/dtos[15]_i_6/O
                         net (fo=21, routed)          0.614     4.686    core/coreArea_cpu/mainMem/dtos[15]_i_6_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I2_O)        0.328     5.014 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_18/O
                         net (fo=13, routed)          0.806     5.820    core/coreArea_cpu/mainMem/ramList_1_reg_i_18_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_10/O
                         net (fo=3, routed)           1.094     7.037    core/coreArea_cpu/mainMem/buffers_1_reg[2]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.562     8.541    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
                         clock pessimism              0.602     9.144    
                         clock uncertainty           -0.074     9.070    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.504    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 3.376ns (42.882%)  route 4.497ns (57.118%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.684    -0.856    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     1.598 r  core/coreArea_cpu/mainMem/ramList_1_reg/DOBDO[13]
                         net (fo=2, routed)           1.370     2.967    core/coreArea_cpu/mainMem/zz_5[13]
    SLICE_X8Y84          LUT4 (Prop_lut4_I2_O)        0.150     3.117 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_43/O
                         net (fo=1, routed)           0.655     3.773    core/coreArea_cpu/mainMem/ramList_1_reg_i_43_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I2_O)        0.328     4.101 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_39/O
                         net (fo=14, routed)          0.777     4.877    core/coreArea_cpu/mainMem/ramList_1_reg_i_39_n_0
    SLICE_X11Y78         LUT4 (Prop_lut4_I2_O)        0.118     4.995 f  core/coreArea_cpu/mainMem/ramList_1_reg_i_37/O
                         net (fo=1, routed)           0.652     5.647    core/coreArea_cpu/mainMem/ramList_1_reg_i_37_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.326     5.973 r  core/coreArea_cpu/mainMem/ramList_1_reg_i_12/O
                         net (fo=3, routed)           1.043     7.017    core/coreArea_cpu/mainMem/buffers_1_reg[0]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         1.562     8.541    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
                         clock pessimism              0.602     9.144    
                         clock uncertainty           -0.074     9.070    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.504    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core/coreArea_intCtrl/bufferCC_4/buffers_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_intCtrl/bufferCC_4/buffers_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.531%)  route 0.231ns (58.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.570    -0.594    core/coreArea_intCtrl/bufferCC_4/clkOut
    SLICE_X12Y100        FDRE                                         r  core/coreArea_intCtrl/bufferCC_4/buffers_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  core/coreArea_intCtrl/bufferCC_4/buffers_0_reg[3]/Q
                         net (fo=1, routed)           0.231    -0.199    core/coreArea_intCtrl/bufferCC_4/buffers_0[3]
    SLICE_X13Y96         FDRE                                         r  core/coreArea_intCtrl/bufferCC_4/buffers_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.846    -0.827    core/coreArea_intCtrl/bufferCC_4/clkOut
    SLICE_X13Y96         FDRE                                         r  core/coreArea_intCtrl/bufferCC_4/buffers_1_reg[3]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.055    -0.263    core/coreArea_intCtrl/bufferCC_4/buffers_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMS32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMS32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.598    -0.566    core/coreArea_uartCtrl_io_read_queueWithOccupancy/clkOut
    SLICE_X7Y101         FDRE                                         r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_pushPtr_value_reg[1]/Q
                         net (fo=23, routed)          0.289    -0.137    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/ADDRD1
    SLICE_X6Y101         RAMS32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/WCLK
    SLICE_X6Y101         RAMS32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.244    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl/rx/stateMachine_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.599    -0.565    core/coreArea_uartCtrl/rx/clkOut
    SLICE_X3Y102         FDRE                                         r  core/coreArea_uartCtrl/rx/stateMachine_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  core/coreArea_uartCtrl/rx/stateMachine_shifter_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.297    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_0_5/DIB1
    SLICE_X6Y102         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=714, routed)         0.868    -0.804    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_0_5/WCLK
    SLICE_X6Y102         RAMD32                                       r  core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X6Y102         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.405    core/coreArea_uartCtrl_io_read_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkI1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { makeClk/clkgen/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17     core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y16     core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     core/coreArea_cpu/mainMem/ramList_0_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   makeClk/clk1Buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X9Y109     core/bufferCC_4/buffers_0_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X9Y109     core/bufferCC_4/buffers_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y111    core/bufferCC_5/buffers_0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y87     core/bufferCC_5/buffers_1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  makeClk/clkgen/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83      core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83      core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83      core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83      core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y101    core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbI
  To Clock:  clkfbI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { makeClk/clkgen/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   makeClk/feedbackBuffer/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBOUT



