{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625515292864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625515292864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 23:01:32 2021 " "Processing started: Mon Jul 05 23:01:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625515292864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625515292864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT " "Command: quartus_map --read_settings_files=on --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625515292864 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293113 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293143 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515293153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625515293413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/up_der.vhd " "Can't analyze file -- file ../src/up_der.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1625515293463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-behave " "Found design unit 1: UART_TX-behave" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293923 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-srtuct " "Found design unit 1: UART_TOP-srtuct" {  } { { "../src/UART_TOP.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293931 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "../src/UART_TOP.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-behave " "Found design unit 1: UART_RX-behave" {  } { { "../src/UART_RX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_RX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293933 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART_RX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_RX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/text_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/text_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_CONVERT-struct " "Found design unit 1: TEXT_CONVERT-struct" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293933 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_CONVERT " "Found entity 1: TEXT_CONVERT" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/stabilizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stabilizer-struct " "Found design unit 1: stabilizer-struct" {  } { { "../src/stabilizer.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/stabilizer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""} { "Info" "ISGN_ENTITY_NAME" "1 stabilizer " "Found entity 1: stabilizer" {  } { { "../src/stabilizer.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/stabilizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/down_der.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/down_der.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_der-behave " "Found design unit 1: down_der-behave" {  } { { "../src/down_der.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/down_der.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_der " "Found entity 1: down_der" {  } { { "../src/down_der.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/down_der.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-behave " "Found design unit 1: CONTROLLER-behave" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bin2bcd_12bit_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bin2bcd_12bit_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit_sync-Behavioral " "Found design unit 1: bin2bcd_12bit_sync-Behavioral" {  } { { "../src/bin2bcd_12bit_sync.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bin2bcd_12bit_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293954 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit_sync " "Found entity 1: bin2bcd_12bit_sync" {  } { { "../src/bin2bcd_12bit_sync.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bin2bcd_12bit_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behave " "Found design unit 1: bcd_to_7seg-behave" {  } { { "../src/bcd_to_7seg.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bcd_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293954 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../src/bcd_to_7seg.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bcd_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625515293954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625515293954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEXT_CONVERT " "Elaborating entity \"TEXT_CONVERT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625515294198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TOP UART_TOP:u1_uart " "Elaborating entity \"UART_TOP\" for hierarchy \"UART_TOP:u1_uart\"" {  } { { "../src/TEXT_CONVERT.vhd" "u1_uart" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:u1_uart\|UART_RX:u1_UART_RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:u1_uart\|UART_RX:u1_UART_RX\"" {  } { { "../src/UART_TOP.vhd" "u1_UART_RX" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stabilizer UART_TOP:u1_uart\|UART_RX:u1_UART_RX\|stabilizer:u1 " "Elaborating entity \"stabilizer\" for hierarchy \"UART_TOP:u1_uart\|UART_RX:u1_UART_RX\|stabilizer:u1\"" {  } { { "../src/UART_RX.vhd" "u1" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_RX.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:u1_uart\|UART_TX:u2_UART_TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\"" {  } { { "../src/UART_TOP.vhd" "u2_UART_TX" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:u2_controller " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:u2_controller\"" {  } { { "../src/TEXT_CONVERT.vhd" "u2_controller" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294216 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SRAM_CE_N CONTROLLER.vhd(18) " "VHDL Signal Declaration warning at CONTROLLER.vhd(18): used explicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625515294216 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SRAM_UB_N CONTROLLER.vhd(19) " "VHDL Signal Declaration warning at CONTROLLER.vhd(19): used explicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625515294216 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SRAM_LB_N CONTROLLER.vhd(20) " "VHDL Signal Declaration warning at CONTROLLER.vhd(20): used explicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625515294216 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED1 CONTROLLER.vhd(30) " "VHDL Signal Declaration warning at CONTROLLER.vhd(30): used explicit default value for signal \"LED1\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625515294216 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[15\] SRAM_DQ\[7\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[7\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[15\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[14\] SRAM_DQ\[6\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[6\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[14\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[13\] SRAM_DQ\[5\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[5\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[13\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[12\] SRAM_DQ\[4\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[4\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[12\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[11\] SRAM_DQ\[3\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[3\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[11\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[10\] SRAM_DQ\[2\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[2\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[10\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[9\] SRAM_DQ\[1\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[1\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[9\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[8\] SRAM_DQ\[0\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[0\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[8\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_der CONTROLLER:u2_controller\|down_der:u2 " "Elaborating entity \"down_der\" for hierarchy \"CONTROLLER:u2_controller\|down_der:u2\"" {  } { { "../src/CONTROLLER.vhd" "u2" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_12bit_sync bin2bcd_12bit_sync:u3_bin2bcd " "Elaborating entity \"bin2bcd_12bit_sync\" for hierarchy \"bin2bcd_12bit_sync:u3_bin2bcd\"" {  } { { "../src/TEXT_CONVERT.vhd" "u3_bin2bcd" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:u4_bcd2seg_1 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:u4_bcd2seg_1\"" {  } { { "../src/TEXT_CONVERT.vhd" "u4_bcd2seg_1" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625515294226 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[2\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[2\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[1\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[1\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[0\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[0\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[3\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[3\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[5\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[5\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[6\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[6\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[4\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[4\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[7\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[7\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625515294844 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1625515294844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 16 -1 0 } } { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1625515294854 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1625515294854 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[8\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[8\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[9\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[9\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[10\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[10\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[11\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[11\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[12\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[12\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[13\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[13\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[14\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[14\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[15\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[15\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296277 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1625515296277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 VCC " "Pin \"LED1\" is stuck at VCC" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625515296278 "|TEXT_CONVERT|LED1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1625515296278 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|TX High " "Register UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|TX will power up to High" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1625515296281 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1625515296281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625515296766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625515296766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625515296824 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625515296824 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1625515296824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625515296824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625515296824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625515296870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 23:01:36 2021 " "Processing ended: Mon Jul 05 23:01:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625515296870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625515296870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625515296870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625515296870 ""}
