Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Nov  5 16:35:06 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Logical Constraint:
+--------------------------------------------------------+
| Object               | Attribute          | Value     
+--------------------------------------------------------+
| i:sys_clk_ibuf       | PAP_DONT_TOUCH     | TRUE      
| i:sys_rst_n_ibuf     | PAP_DONT_TOUCH     | TRUE      
+--------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk       | input             | B5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | G5      | 1.5       | LVCMOS15       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name           | Fanout     
+-------------------------------------------------------------------------------------------------------------+
| CAPDR               | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_3         | u_CORES/capt_o     | 1          
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | u_CORES/drck_o     | 1          
| O                   | sys_clk_ibuf                   | clkbufg_5         | nt_sys_clk         | 1          
+-------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| N1                                              | N1                                              | 21         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 388        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| u_CORES/u_debug_core_0/resetn                   | u_CORES/u_debug_core_0/resetn                   | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 2          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 62         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N187                                            | u_CORES/u_jtag_hub/N187_0                                              | 9          
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 3          
| u_ram_1port/U_ipml_spram_ram_1port/clk_en_b                        | u_ram_1port/U_ipml_spram_ram_1port/N28                                 | 1          
| u_CORES/u_debug_core_0/u0_trig_unit/N1606                          | u_CORES/u_debug_core_0/u0_trig_unit/N1606                              | 70         
| u_CORES/u_debug_core_0/u_Storage_Condition/N373                    | u_CORES/u_debug_core_0/u_Storage_Condition/N373                        | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N377                    | u_CORES/u_debug_core_0/u_Storage_Condition/N377                        | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N389                    | u_CORES/u_debug_core_0/u_Storage_Condition/N389_3                      | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N381                    | u_CORES/u_debug_core_0/u_Storage_Condition/N381                        | 9          
| u_CORES/u_debug_core_0/u_Trigger_Condition/N130                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N130                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N330                      | u_CORES/u_debug_core_0/u_hub_data_decode/N330                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N483                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N483_5                            | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N487                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N487                              | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N162     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N162_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                       | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_2                                                               | clkbufg_5                                                                    | 393        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                    | 388        
| ntclkbufg_1                                                               | clkbufg_4                                                                    | 158        
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                     | 115        
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                         | 115        
| u_CORES/u_debug_core_0/u0_trig_unit/N1606                                 | u_CORES/u_debug_core_0/u0_trig_unit/N1606                                    | 70         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                  | 62         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                           | 35         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                      | 32         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                      | 32         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                  | 29         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                  | 28         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                  | 27         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                | 22         
| N1                                                                        | N1                                                                           | 21         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                | 19         
| u_CORES/u_debug_core_0/u_rd_addr_gen/ramdata_en                           | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8:0]_172       | 18         
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                | 18         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                  | 16         
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]                | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N377                           | u_CORES/u_debug_core_0/u_Storage_Condition/N377                              | 14         
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]                | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]                       | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                      | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                | 12         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                   | 11         
| ntclkbufg_0                                                               | clkbufg_3                                                                    | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1495                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N132_1                                  | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                             | 11         
| u_CORES/u_debug_core_0/_N1519                                             | u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186                                 | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1494                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_85                                  | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N487                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N487                                    | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N389                           | u_CORES/u_debug_core_0/u_Storage_Condition/N389_3                            | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                  | 10         
| u_ram_rw/rw_cnt [5]                                                       | u_ram_rw/rw_cnt[5]                                                           | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]                  | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]                  | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N373                           | u_CORES/u_debug_core_0/u_Storage_Condition/N373                              | 10         
| nt_addra[0]                                                               | u_ram_rw/ram_addr[0]                                                         | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]         | 9          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                          | 9          
| u_CORES/u_debug_core_0/_N1954                                             | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1:0]_6     | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N483                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N483_5                                  | 9          
| u_CORES/u_debug_core_0/conf_sel_int [20]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_2_1                     | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/N381                           | u_CORES/u_debug_core_0/u_Storage_Condition/N381                              | 9          
| nt_addra[1]                                                               | u_ram_rw/ram_addr[1]                                                         | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1524                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_89                                  | 9          
| u_CORES/u_jtag_hub/N187                                                   | u_CORES/u_jtag_hub/N187_0                                                    | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1496                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N132_2                                  | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/N226                           | u_CORES/u_debug_core_0/u_Storage_Condition/N226                              | 8          
| u_CORES/u_debug_core_0/conf_sel_int [21]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3                       | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]                  | 8          
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]                | 8          
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]                | 8          
| nt_addra[2]                                                               | u_ram_rw/ram_addr[2]                                                         | 8          
| u_CORES/u_debug_core_0/conf_rden [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]                        | 8          
| nt_addra[3]                                                               | u_ram_rw/ram_addr[3]                                                         | 7          
| nt_dina[0]                                                                | u_ram_rw/ram_wr_data[0]                                                      | 7          
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini                    | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]                  | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv                  | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]         | 6          
| nt_addra[4]                                                               | u_ram_rw/ram_addr[4]                                                         | 6          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]                | 6          
| nt_dina[1]                                                                | u_ram_rw/ram_wr_data[1]                                                      | 6          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                            | 6          
| u_CORES/u_jtag_hub/N189                                                   | u_CORES/u_jtag_hub/N189                                                      | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                                | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                      | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                      | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                    | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                    | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]                       | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                      | 5          
| nt_dina[3]                                                                | u_ram_rw/ram_wr_data[3]                                                      | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]         | 5          
| nt_dina[7]                                                                | u_ram_rw/ram_wr_data[7]                                                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]         | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]                       | 5          
| nt_dina[6]                                                                | u_ram_rw/ram_wr_data[6]                                                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]                       | 5          
| nt_wea                                                                    | u_ram_rw/N4                                                                  | 5          
| nt_ena                                                                    | sys_rst_n_ibuf                                                               | 5          
| nt_dina[2]                                                                | u_ram_rw/ram_wr_data[2]                                                      | 5          
| nt_dina[4]                                                                | u_ram_rw/ram_wr_data[4]                                                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]                    | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]                  | u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]                  | 5          
| nt_dina[5]                                                                | u_ram_rw/ram_wr_data[5]                                                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]                    | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/N330                             | u_CORES/u_debug_core_0/u_hub_data_decode/N330                                | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]                    | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]                  | u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]                       | 5          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.14 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 563      | 26304         | 3                   
| LUT                   | 552      | 17536         | 4                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 1.5      | 48            | 4                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------+
| Type       | File Name                                                            
+------------------------------------------------------------------------------------+
| Input      | F:/1_Verilog/11_ip_1port_ram/prj/synthesize/ip_1port_ram_syn.adf     
|            | F:/1_Verilog/11_ip_1port_ram/prj/synthesize/ip_1port_ram_syn.fic     
| Output     | F:/1_Verilog/11_ip_1port_ram/prj/device_map/ip_1port_ram_map.adf     
|            | F:/1_Verilog/11_ip_1port_ram/prj/device_map/ip_1port_ram_dmr.prt     
|            | F:/1_Verilog/11_ip_1port_ram/prj/device_map/ip_1port_ram.dmr         
+------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 198,504,448 bytes
Total CPU  time to dev_map completion : 3.016 sec
Process Total CPU  time to dev_map completion : 3.016 sec
Total real time to dev_map completion : 13.000 sec
