<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.350</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6348219</Best-caseLatency>
            <Average-caseLatency>6348219</Average-caseLatency>
            <Worst-caseLatency>6348219</Worst-caseLatency>
            <Best-caseRealTimeLatency>27.616 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>27.616 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>27.616 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>6322198</DataflowPipelineThroughput>
            <Interval-min>6322198</Interval-min>
            <Interval-max>6322198</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/ResidualBlock.cpp:23</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>630</BRAM_18K>
            <DSP>84</DSP>
            <FF>24486</FF>
            <LUT>24865</LUT>
            <URAM>14</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_address0</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_ce0</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_d0</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_q0</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_we0</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_address1</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_ce1</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_d1</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_q1</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_we1</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_address0</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_ce0</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_d0</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_q0</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_we0</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_address1</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_ce1</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_d1</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_q1</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_we1</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_address0</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_ce0</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_d0</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_q0</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_we0</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_address1</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_ce1</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_d1</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_q1</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_we1</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_address0</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_ce0</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_d0</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_q0</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_we0</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_address1</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_ce1</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_d1</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_q1</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_we1</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_address0</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_ce0</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_d0</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_q0</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_we0</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_address1</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_ce1</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_d1</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_q1</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_0_we1</name>
            <Object>v3_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_address0</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_ce0</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_d0</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_q0</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_we0</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_address1</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_ce1</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_d1</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_q1</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_1_we1</name>
            <Object>v3_0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_address0</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_ce0</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_d0</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_q0</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_we0</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_address1</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_ce1</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_d1</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_q1</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_2_we1</name>
            <Object>v3_0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_address0</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_ce0</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_d0</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_q0</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_we0</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_address1</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_ce1</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_d1</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_q1</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_3_we1</name>
            <Object>v3_0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_address0</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_ce0</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_d0</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_q0</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_we0</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_address1</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_ce1</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_d1</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_q1</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_4_we1</name>
            <Object>v3_0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_address0</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_ce0</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_d0</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_q0</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_we0</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_address1</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_ce1</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_d1</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_q1</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_5_we1</name>
            <Object>v3_0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_address0</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_ce0</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_d0</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_q0</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_we0</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_address1</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_ce1</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_d1</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_q1</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_6_we1</name>
            <Object>v3_0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_address0</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_ce0</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_d0</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_q0</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_we0</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_address1</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_ce1</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_d1</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_q1</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_0_we1</name>
            <Object>v3_0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_address0</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_ce0</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_d0</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_q0</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_we0</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_address1</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_ce1</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_d1</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_q1</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_1_we1</name>
            <Object>v3_0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_address0</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_ce0</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_d0</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_q0</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_we0</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_address1</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_ce1</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_d1</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_q1</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_2_we1</name>
            <Object>v3_0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_address0</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_ce0</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_d0</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_q0</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_we0</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_address1</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_ce1</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_d1</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_q1</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_3_we1</name>
            <Object>v3_0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_address0</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_ce0</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_d0</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_q0</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_we0</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_address1</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_ce1</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_d1</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_q1</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_4_we1</name>
            <Object>v3_0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_address0</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_ce0</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_d0</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_q0</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_we0</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_address1</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_ce1</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_d1</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_q1</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_5_we1</name>
            <Object>v3_0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_address0</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_ce0</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_d0</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_q0</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_we0</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_address1</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_ce1</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_d1</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_q1</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_6_we1</name>
            <Object>v3_0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_address0</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_ce0</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_d0</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_q0</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_we0</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_address1</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_ce1</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_d1</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_q1</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_0_we1</name>
            <Object>v3_1_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_address0</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_ce0</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_d0</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_q0</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_we0</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_address1</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_ce1</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_d1</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_q1</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_1_we1</name>
            <Object>v3_1_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_address0</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_ce0</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_d0</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_q0</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_we0</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_address1</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_ce1</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_d1</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_q1</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_2_we1</name>
            <Object>v3_1_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_address0</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_ce0</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_d0</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_q0</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_we0</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_address1</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_ce1</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_d1</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_q1</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_3_we1</name>
            <Object>v3_1_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_address0</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_ce0</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_d0</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_q0</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_we0</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_address1</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_ce1</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_d1</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_q1</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_4_we1</name>
            <Object>v3_1_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_address0</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_ce0</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_d0</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_q0</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_we0</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_address1</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_ce1</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_d1</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_q1</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_5_we1</name>
            <Object>v3_1_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_address0</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_ce0</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_d0</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_q0</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_we0</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_address1</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_ce1</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_d1</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_q1</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_6_we1</name>
            <Object>v3_1_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_address0</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_ce0</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_d0</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_q0</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_we0</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_address1</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_ce1</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_d1</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_q1</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_0_we1</name>
            <Object>v3_1_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_address0</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_ce0</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_d0</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_q0</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_we0</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_address1</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_ce1</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_d1</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_q1</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_1_we1</name>
            <Object>v3_1_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_address0</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_ce0</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_d0</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_q0</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_we0</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_address1</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_ce1</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_d1</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_q1</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_2_we1</name>
            <Object>v3_1_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_address0</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_ce0</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_d0</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_q0</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_we0</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_address1</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_ce1</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_d1</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_q1</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_3_we1</name>
            <Object>v3_1_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_address0</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_ce0</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_d0</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_q0</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_we0</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_address1</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_ce1</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_d1</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_q1</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_4_we1</name>
            <Object>v3_1_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_address0</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_ce0</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_d0</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_q0</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_we0</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_address1</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_ce1</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_d1</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_q1</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_5_we1</name>
            <Object>v3_1_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_address0</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_ce0</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_d0</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_q0</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_we0</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_address1</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_ce1</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_d1</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_q1</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_6_we1</name>
            <Object>v3_1_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_loop0_proc_U0</InstName>
                    <ModuleName>Loop_loop0_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>540</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_32</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <BindInstances>add_ln32_1_fu_164_p2 add_ln32_fu_182_p2 add_ln33_fu_228_p2 mul_4ns_6ns_9_1_1_U1 mul_4ns_6ns_9_1_1_U2 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4 add_ln34_fu_288_p2 add_ln33_1_fu_294_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop6_loop7_loop8_fu_40</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop6_loop7_loop8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln47_1_fu_244_p2 add_ln47_fu_262_p2 add_ln49_fu_282_p2 add_ln49_1_fu_322_p2 add_ln49_2_fu_342_p2 sub_ln55_fu_463_p2 mul_4ns_6ns_9_1_1_U9 mul_4ns_6ns_9_1_1_U10 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12 add_ln55_fu_479_p2 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14 add_ln56_fu_396_p2 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14 add_ln48_fu_402_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_loop12_proc1_U0</InstName>
                    <ModuleName>Loop_loop12_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>556</ID>
                    <BindInstances>v18_U v18_1_U add_ln66_1_fu_497_p2 add_ln66_fu_515_p2 add_ln67_fu_968_p2 add_ln68_fu_1338_p2 add_ln69_fu_657_p2 add_ln70_fu_715_p2 empty_221_fu_1443_p2 empty_223_fu_1475_p2 empty_224_fu_1488_p2 empty_227_fu_1524_p2 sub_ln81_fu_1039_p2 sub_ln81_1_fu_801_p2 mul_4ns_6ns_9_1_1_U31 sub_ln81_2_fu_1082_p2 sub_ln81_3_fu_843_p2 mul_4ns_6ns_9_1_1_U32 add_ln81_fu_1109_p2 add_ln81_1_fu_1127_p2 add_ln81_2_fu_1145_p2 add_ln81_3_fu_1163_p2 empty_237_fu_1354_p2 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36 empty_238_fu_1193_p2 ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34 ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34 ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33 ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33 empty_239_fu_1378_p2 ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34 ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35 ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_5_no_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_5_no_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_5_no_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_5_no_dsp_1_U28 add_ln71_fu_861_p2 add_ln70_1_fu_867_p2 add_ln69_1_fu_881_p2 add_ln68_1_fu_895_p2 add_ln67_1_fu_909_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop24_proc2_U0</InstName>
                    <ModuleName>Loop_loop24_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>568</ID>
                    <BindInstances>add_ln107_fu_162_p2 fmul_32ns_32ns_32_4_max_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U53</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop30_proc3_U0</InstName>
                    <ModuleName>Loop_loop30_proc3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>580</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_loop30_proc3_Pipeline_loop30_loop31_loop32_fu_40</InstName>
                            <ModuleName>Loop_loop30_proc3_Pipeline_loop30_loop31_loop32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln131_1_fu_353_p2 add_ln131_fu_362_p2 add_ln132_fu_461_p2 mac_muladd_4ns_5ns_5ns_9_4_1_U67 mac_muladd_4ns_5ns_5ns_9_4_1_U68 mac_muladd_4ns_5ns_5ns_9_4_1_U67 mac_muladd_4ns_5ns_5ns_9_4_1_U68 add_ln133_fu_506_p2 add_ln132_1_fu_402_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_loop30_proc3_Pipeline_loop36_loop37_loop38_fu_60</InstName>
                            <ModuleName>Loop_loop30_proc3_Pipeline_loop36_loop37_loop38</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>60</ID>
                            <BindInstances>add_ln146_1_fu_377_p2 add_ln146_fu_386_p2 add_ln148_fu_448_p2 add_ln148_2_fu_478_p2 add_ln148_3_fu_497_p2 mul_4ns_6ns_9_1_1_U78 mul_4ns_6ns_9_1_1_U79 add_ln155_fu_554_p2 add_ln155_1_fu_560_p2 add_ln155_2_fu_570_p2 add_ln155_3_fu_576_p2 add_ln148_1_fu_586_p2 add_ln147_fu_406_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_loop42_proc4_U0</InstName>
                    <ModuleName>Loop_loop42_proc4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>596</ID>
                    <BindInstances>v67_U v67_1_U v67_2_U v67_3_U v67_4_U v67_5_U v67_6_U v67_7_U v67_8_U v67_9_U v67_10_U v67_11_U v67_12_U v6715_U add_ln165_1_fu_3365_p2 add_ln165_fu_3389_p2 add_ln166_fu_3465_p2 add_ln167_fu_3529_p2 add_ln168_fu_3575_p2 add_ln169_fu_3633_p2 empty_200_fu_5186_p2 empty_201_fu_5200_p2 empty_203_fu_3715_p2 empty_204_fu_3957_p2 sub_ln180_fu_3992_p2 sub_ln180_1_fu_4030_p2 mul_4ns_6ns_9_1_1_U136 sub_ln180_2_fu_4075_p2 sub_ln180_3_fu_4113_p2 mul_4ns_6ns_9_1_1_U137 add_ln180_fu_4140_p2 add_ln180_1_fu_4158_p2 add_ln180_2_fu_4176_p2 add_ln180_3_fu_4194_p2 empty_209_fu_3761_p2 add_ln179_fu_4215_p2 sub_ln179_fu_4780_p2 add_ln179_1_fu_4221_p2 sub_ln179_1_fu_4238_p2 empty_210_fu_3767_p2 add_ln179_2_fu_4259_p2 sub_ln179_2_fu_4796_p2 add_ln179_3_fu_4265_p2 sub_ln179_3_fu_4282_p2 empty_211_fu_3795_p2 add_ln179_4_fu_4810_p2 add_ln179_5_fu_4331_p2 add_ln179_6_fu_4827_p2 add_ln179_7_fu_4349_p2 fmul_32ns_32ns_32_4_max_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U112 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 tmp32_fu_3815_p2 empty_217_fu_4411_p2 add_ln179_8_fu_4844_p2 add_ln179_9_fu_4430_p2 add_ln179_10_fu_4861_p2 add_ln179_11_fu_4448_p2 fmul_32ns_32ns_32_4_max_dsp_1_U113 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 tmp30_fu_3821_p2 empty_216_fu_4469_p2 add_ln179_12_fu_4878_p2 add_ln179_13_fu_4488_p2 add_ln179_14_fu_4895_p2 add_ln179_15_fu_4506_p2 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U114 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 tmp28_fu_3827_p2 empty_215_fu_4527_p2 add_ln179_16_fu_4912_p2 add_ln179_17_fu_4546_p2 add_ln179_18_fu_4929_p2 add_ln179_19_fu_4564_p2 fmul_32ns_32ns_32_4_max_dsp_1_U115 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 empty_214_fu_4593_p2 add_ln179_20_fu_4953_p2 add_ln179_21_fu_4612_p2 add_ln179_22_fu_4970_p2 add_ln179_23_fu_4630_p2 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U116 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 tmp24_fu_3833_p2 empty_213_fu_4651_p2 add_ln179_24_fu_4987_p2 add_ln179_25_fu_4670_p2 add_ln179_26_fu_5004_p2 add_ln179_27_fu_4688_p2 fmul_32ns_32ns_32_4_max_dsp_1_U117 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 empty_212_fu_4706_p2 add_ln179_28_fu_5021_p2 add_ln179_29_fu_4726_p2 add_ln179_30_fu_5038_p2 add_ln179_31_fu_4744_p2 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U119 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U104 fadd_32ns_32ns_32_5_no_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U105 fadd_32ns_32ns_32_5_no_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U106 fadd_32ns_32ns_32_5_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U107 fadd_32ns_32ns_32_5_no_dsp_1_U111 add_ln170_fu_3839_p2 add_ln169_1_fu_3845_p2 add_ln168_1_fu_3859_p2 add_ln167_1_fu_3873_p2 add_ln166_1_fu_3887_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop54_proc5_U0</InstName>
                    <ModuleName>Loop_loop54_proc5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>638</ID>
                    <BindInstances>add_ln206_1_fu_998_p2 add_ln206_fu_1016_p2 add_ln207_fu_1062_p2 sub_ln215_fu_1143_p2 add_ln215_6_fu_1156_p2 sub_ln215_1_fu_1182_p2 empty_192_fu_1208_p2 add_ln215_7_fu_1228_p2 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U180 add_ln215_fu_1248_p2 add_ln215_8_fu_1264_p2 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U181 add_ln215_1_fu_1276_p2 add_ln215_9_fu_1300_p2 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U182 add_ln215_2_fu_1313_p2 add_ln215_10_fu_1337_p2 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U180 add_ln215_3_fu_1350_p2 add_ln215_11_fu_1387_p2 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U180 add_ln215_4_fu_1400_p2 add_ln215_12_fu_1429_p2 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U180 add_ln215_5_fu_1442_p2 add_ln215_13_fu_1451_p2 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U181 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_7_full_dsp_1_U183 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_7_full_dsp_1_U182 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_7_full_dsp_1_U183 add_ln208_fu_1214_p2 add_ln207_1_fu_1076_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop60_proc6_U0</InstName>
                    <ModuleName>Loop_loop60_proc6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>706</ID>
                    <BindInstances>add_ln231_1_fu_788_p2 add_ln231_fu_836_p2 add_ln232_fu_877_p2 add_ln240_1_fu_971_p2 add_ln233_fu_940_p2 add_ln232_1_fu_803_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v4_1_U v4_U v19_U v19_1_U v19_2_U v19_3_U v38_U v38_1_U v38_2_U v38_3_U v53_7_U v53_6_U v53_5_U v53_4_U v53_3_U v53_2_U v53_1_U v53_U v68_U v68_1_U v68_2_U v68_3_U v68_4_U v68_5_U v68_6_U v68_7_U v68_8_U v68_9_U v68_10_U v68_11_U v68_12_U v68_13_U v68_14_U v68_15_U v68_16_U v68_17_U v68_18_U v68_19_U v68_20_U v68_21_U v68_22_U v68_23_U v68_24_U v68_25_U v68_26_U v68_27_U v87_U v87_1_U v87_2_U v87_3_U v87_4_U v87_5_U v87_6_U v87_7_U v87_8_U v87_9_U v87_10_U v87_11_U v87_12_U v87_13_U v87_14_U v87_15_U v87_16_U v87_17_U v87_18_U v87_19_U v87_20_U v87_21_U v87_22_U v87_23_U v87_24_U v87_25_U v87_26_U v87_27_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</Name>
            <Loops>
                <loop0_loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13461</Best-caseLatency>
                    <Average-caseLatency>13461</Average-caseLatency>
                    <Worst-caseLatency>13461</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.825 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.825 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.825 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13461</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1_loop2>
                        <Name>loop0_loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>13456</TripCount>
                        <Latency>13459</Latency>
                        <AbsoluteTimeLatency>44.818 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1_loop2>
                            <Name>loop0_loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:32</SourceLocation>
                        </loop0_loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>321</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_164_p2" SOURCE="src/ResidualBlock.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_182_p2" SOURCE="src/ResidualBlock.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_228_p2" SOURCE="src/ResidualBlock.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U1" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U2" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_288_p2" SOURCE="src/ResidualBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_294_p2" SOURCE="src/ResidualBlock.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop6_loop7_loop8</Name>
            <Loops>
                <loop6_loop7_loop8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12549</Best-caseLatency>
                    <Average-caseLatency>12549</Average-caseLatency>
                    <Worst-caseLatency>12549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.788 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.788 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.788 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7_loop8>
                        <Name>loop6_loop7_loop8</Name>
                        <Slack>2.43</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>12547</Latency>
                        <AbsoluteTimeLatency>41.782 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7_loop8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7_loop8>
                            <Name>loop6_loop7_loop8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:47</SourceLocation>
                        </loop6_loop7_loop8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>300</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>422</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_244_p2" SOURCE="src/ResidualBlock.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_262_p2" SOURCE="src/ResidualBlock.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_282_p2" SOURCE="src/ResidualBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_322_p2" SOURCE="src/ResidualBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_342_p2" SOURCE="src/ResidualBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_fu_463_p2" SOURCE="src/ResidualBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U9" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U10" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_479_p2" SOURCE="src/ResidualBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_396_p2" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_402_p2" SOURCE="src/ResidualBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26013</Best-caseLatency>
                    <Average-caseLatency>26013</Average-caseLatency>
                    <Worst-caseLatency>26013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>86.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>86.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>450</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1004</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_loop12_proc1</Name>
            <Loops>
                <loop12_loop13_loop14_loop15_loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.801</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6322197</Best-caseLatency>
                    <Average-caseLatency>6322197</Average-caseLatency>
                    <Worst-caseLatency>6322197</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.030 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.030 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6322197</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop12_loop13_loop14_loop15_loop16_loop17>
                        <Name>loop12_loop13_loop14_loop15_loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>903168</TripCount>
                        <Latency>6322195</Latency>
                        <AbsoluteTimeLatency>24.030 ms</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop12_loop13_loop14_loop15_loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop12_loop13_loop14_loop15_loop16_loop17>
                            <Name>loop12_loop13_loop14_loop15_loop16_loop17</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/ResidualBlock.cpp:70</SourceLocation>
                        </loop12_loop13_loop14_loop15_loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>98</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2299</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2653</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v18_U" SOURCE="src/ResidualBlock.cpp:63" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v18_1_U" SOURCE="src/ResidualBlock.cpp:63" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_497_p2" SOURCE="src/ResidualBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_515_p2" SOURCE="src/ResidualBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_968_p2" SOURCE="src/ResidualBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1338_p2" SOURCE="src/ResidualBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_657_p2" SOURCE="src/ResidualBlock.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_715_p2" SOURCE="src/ResidualBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="empty_221_fu_1443_p2" SOURCE="src/ResidualBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="empty_223_fu_1475_p2" SOURCE="src/ResidualBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_1488_p2" SOURCE="src/ResidualBlock.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_1524_p2" SOURCE="src/ResidualBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_fu_1039_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_1_fu_801_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U31" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_2_fu_1082_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_3_fu_843_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U32" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_1109_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_1127_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_1145_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_3_fu_1163_p2" SOURCE="src/ResidualBlock.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_1354_p2" SOURCE="src/ResidualBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_1193_p2" SOURCE="src/ResidualBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_1378_p2" SOURCE="src/ResidualBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36" SOURCE="src/ResidualBlock.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U28" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U28" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U30" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U30" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U28" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="v36_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U30" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U30" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U28" SOURCE="src/ResidualBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_861_p2" SOURCE="src/ResidualBlock.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_867_p2" SOURCE="src/ResidualBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_881_p2" SOURCE="src/ResidualBlock.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_895_p2" SOURCE="src/ResidualBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14_loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_909_p2" SOURCE="src/ResidualBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop24_proc2</Name>
            <Loops>
                <loop24_loop25_loop26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12553</Best-caseLatency>
                    <Average-caseLatency>12553</Average-caseLatency>
                    <Worst-caseLatency>12553</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.801 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.801 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.801 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12553</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop24_loop25_loop26>
                        <Name>loop24_loop25_loop26</Name>
                        <Slack>2.43</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>12551</Latency>
                        <AbsoluteTimeLatency>41.795 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop24_loop25_loop26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop24_loop25_loop26>
                            <Name>loop24_loop25_loop26</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:107</SourceLocation>
                        </loop24_loop25_loop26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1116</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>611</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_162_p2" SOURCE="src/ResidualBlock.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop24_loop25_loop26" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop24_loop25_loop26" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop24_loop25_loop26" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop24_loop25_loop26" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v49_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop30_proc3_Pipeline_loop30_loop31_loop32</Name>
            <Loops>
                <loop30_loop31_loop32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13461</Best-caseLatency>
                    <Average-caseLatency>13461</Average-caseLatency>
                    <Worst-caseLatency>13461</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.825 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.825 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.825 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13461</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop30_loop31_loop32>
                        <Name>loop30_loop31_loop32</Name>
                        <Slack>2.43</Slack>
                        <TripCount>13456</TripCount>
                        <Latency>13459</Latency>
                        <AbsoluteTimeLatency>44.818 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop30_loop31_loop32>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:133</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop30_loop31_loop32>
                            <Name>loop30_loop31_loop32</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:132</SourceLocation>
                        </loop30_loop31_loop32>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_353_p2" SOURCE="src/ResidualBlock.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_362_p2" SOURCE="src/ResidualBlock.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_461_p2" SOURCE="src/ResidualBlock.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U67" SOURCE="src/ResidualBlock.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U68" SOURCE="src/ResidualBlock.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U67" SOURCE="src/ResidualBlock.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U68" SOURCE="src/ResidualBlock.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_506_p2" SOURCE="src/ResidualBlock.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_402_p2" SOURCE="src/ResidualBlock.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop30_proc3_Pipeline_loop36_loop37_loop38</Name>
            <Loops>
                <loop36_loop37_loop38/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12547</Best-caseLatency>
                    <Average-caseLatency>12547</Average-caseLatency>
                    <Worst-caseLatency>12547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.782 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.782 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.782 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12547</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop36_loop37_loop38>
                        <Name>loop36_loop37_loop38</Name>
                        <Slack>2.43</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>12545</Latency>
                        <AbsoluteTimeLatency>41.775 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop36_loop37_loop38>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:148</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop36_loop37_loop38>
                            <Name>loop36_loop37_loop38</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:147</SourceLocation>
                        </loop36_loop37_loop38>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>220</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>581</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_377_p2" SOURCE="src/ResidualBlock.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_386_p2" SOURCE="src/ResidualBlock.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_448_p2" SOURCE="src/ResidualBlock.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_2_fu_478_p2" SOURCE="src/ResidualBlock.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_3_fu_497_p2" SOURCE="src/ResidualBlock.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U78" SOURCE="src/ResidualBlock.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U79" SOURCE="src/ResidualBlock.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_554_p2" SOURCE="src/ResidualBlock.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_560_p2" SOURCE="src/ResidualBlock.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_2_fu_570_p2" SOURCE="src/ResidualBlock.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_3_fu_576_p2" SOURCE="src/ResidualBlock.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_1_fu_586_p2" SOURCE="src/ResidualBlock.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop36_loop37_loop38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_406_p2" SOURCE="src/ResidualBlock.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop30_proc3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26011</Best-caseLatency>
                    <Average-caseLatency>26011</Average-caseLatency>
                    <Worst-caseLatency>26011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.617 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>86.617 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>86.617 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26011</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>308</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1879</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_loop42_proc4</Name>
            <Loops>
                <loop42_loop43_loop44_loop45_loop46_loop47/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>4.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>903188</Best-caseLatency>
                    <Average-caseLatency>903188</Average-caseLatency>
                    <Worst-caseLatency>903188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.929 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.929 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.929 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>903188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop42_loop43_loop44_loop45_loop46_loop47>
                        <Name>loop42_loop43_loop44_loop45_loop46_loop47</Name>
                        <Slack>2.43</Slack>
                        <TripCount>129024</TripCount>
                        <Latency>903186</Latency>
                        <AbsoluteTimeLatency>3.929 ms</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop42_loop43_loop44_loop45_loop46_loop47>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop42_loop43_loop44_loop45_loop46_loop47>
                            <Name>loop42_loop43_loop44_loop45_loop46_loop47</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/ResidualBlock.cpp:169</SourceLocation>
                        </loop42_loop43_loop44_loop45_loop46_loop47>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8196</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8993</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>14</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_1_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_2_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_3_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_4_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_5_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_6_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_7_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_8_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_9_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_10_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_11_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v67_12_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v67_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v6715_U" SOURCE="src/ResidualBlock.cpp:162" STORAGESIZE="32 3584 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v6715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_3365_p2" SOURCE="src/ResidualBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_3389_p2" SOURCE="src/ResidualBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_3465_p2" SOURCE="src/ResidualBlock.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_3529_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_3575_p2" SOURCE="src/ResidualBlock.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_3633_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_5186_p2" SOURCE="src/ResidualBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_5200_p2" SOURCE="src/ResidualBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="empty_203_fu_3715_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_3957_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_fu_3992_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_1_fu_4030_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln180_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U136" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_2_fu_4075_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln180_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_3_fu_4113_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln180_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U137" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_4140_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_4158_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_2_fu_4176_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_3_fu_4194_p2" SOURCE="src/ResidualBlock.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_209_fu_3761_p2" SOURCE="src/ResidualBlock.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_4215_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_fu_4780_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_1_fu_4221_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_1_fu_4238_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_210_fu_3767_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_2_fu_4259_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_2_fu_4796_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_3_fu_4265_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_3_fu_4282_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_3795_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_4_fu_4810_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_5_fu_4331_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_6_fu_4827_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_7_fu_4349_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="tmp32_fu_3815_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_217_fu_4411_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_8_fu_4844_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_9_fu_4430_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_10_fu_4861_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_11_fu_4448_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="tmp30_fu_3821_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_4469_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_12_fu_4878_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_13_fu_4488_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_14_fu_4895_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_15_fu_4506_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="tmp28_fu_3827_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_4527_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_16_fu_4912_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_17_fu_4546_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_18_fu_4929_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_19_fu_4564_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_4593_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_20_fu_4953_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_21_fu_4612_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_22_fu_4970_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_23_fu_4630_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="tmp24_fu_3833_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_4651_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_24_fu_4987_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_25_fu_4670_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_26_fu_5004_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_27_fu_4688_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_4706_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_28_fu_5021_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_29_fu_4726_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_30_fu_5038_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_31_fu_4744_p2" SOURCE="src/ResidualBlock.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U112" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U113" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U108" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U105" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U109" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U106" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U110" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="src/ResidualBlock.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v84_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U107" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U111" SOURCE="src/ResidualBlock.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="v85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_3839_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_3845_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_3859_p2" SOURCE="src/ResidualBlock.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_3873_p2" SOURCE="src/ResidualBlock.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop42_loop43_loop44_loop45_loop46_loop47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_1_fu_3887_p2" SOURCE="src/ResidualBlock.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop54_proc5</Name>
            <Loops>
                <loop54_loop55_loop56/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.752</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12562</Best-caseLatency>
                    <Average-caseLatency>12562</Average-caseLatency>
                    <Worst-caseLatency>12562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.831 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.831 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.831 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop54_loop55_loop56>
                        <Name>loop54_loop55_loop56</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1792</TripCount>
                        <Latency>12560</Latency>
                        <AbsoluteTimeLatency>41.825 us</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop54_loop55_loop56>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:208</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop54_loop55_loop56>
                            <Name>loop54_loop55_loop56</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:206</SourceLocation>
                        </loop54_loop55_loop56>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5971</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3968</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_1_fu_998_p2" SOURCE="src/ResidualBlock.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_1016_p2" SOURCE="src/ResidualBlock.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_1062_p2" SOURCE="src/ResidualBlock.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_fu_1143_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_6_fu_1156_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_1_fu_1182_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln215_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="sub" PRAGMA="" RTLNAME="empty_192_fu_1208_p2" SOURCE="src/ResidualBlock.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_7_fu_1228_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_1248_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_8_fu_1264_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_1_fu_1276_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_9_fu_1300_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_2_fu_1313_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_10_fu_1337_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_3_fu_1350_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_11_fu_1387_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_4_fu_1400_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_12_fu_1429_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_5_fu_1442_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_13_fu_1451_p2" SOURCE="src/ResidualBlock.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U181" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U182" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop54_loop55_loop56" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="v99_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop54_loop55_loop56" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U183" SOURCE="src/ResidualBlock.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v101_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_1214_p2" SOURCE="src/ResidualBlock.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop54_loop55_loop56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_1_fu_1076_p2" SOURCE="src/ResidualBlock.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop60_proc6</Name>
            <Loops>
                <loop60_loop61_loop62/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1795</Best-caseLatency>
                    <Average-caseLatency>1795</Average-caseLatency>
                    <Worst-caseLatency>1795</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.977 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.977 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.977 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1795</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop60_loop61_loop62>
                        <Name>loop60_loop61_loop62</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1792</TripCount>
                        <Latency>1793</Latency>
                        <AbsoluteTimeLatency>5.971 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop60_loop61_loop62>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:233</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop60_loop61_loop62>
                            <Name>loop60_loop61_loop62</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:231</SourceLocation>
                        </loop60_loop61_loop62>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>575</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop60_loop61_loop62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_788_p2" SOURCE="src/ResidualBlock.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop60_loop61_loop62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_836_p2" SOURCE="src/ResidualBlock.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop60_loop61_loop62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_877_p2" SOURCE="src/ResidualBlock.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop60_loop61_loop62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_1_fu_971_p2" SOURCE="src/ResidualBlock.cpp:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop60_loop61_loop62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_940_p2" SOURCE="src/ResidualBlock.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop60_loop61_loop62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_803_p2" SOURCE="src/ResidualBlock.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>4.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6348219</Best-caseLatency>
                    <Average-caseLatency>6348219</Average-caseLatency>
                    <Worst-caseLatency>6348219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.616 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.616 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.616 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>6322198</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>6322198</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>630</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>84</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>24486</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>24865</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>14</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="105" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_1_U" SOURCE="src/ResidualBlock.cpp:31" STORAGESIZE="32 26912 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4_1"/>
                <BindNode BINDTYPE="storage" BRAM="105" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v4_U" SOURCE="src/ResidualBlock.cpp:31" STORAGESIZE="32 26912 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_U" SOURCE="src/ResidualBlock.cpp:64" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_1_U" SOURCE="src/ResidualBlock.cpp:64" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_2_U" SOURCE="src/ResidualBlock.cpp:64" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v19_3_U" SOURCE="src/ResidualBlock.cpp:64" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v19_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_U" SOURCE="src/ResidualBlock.cpp:105" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_1_U" SOURCE="src/ResidualBlock.cpp:105" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_2_U" SOURCE="src/ResidualBlock.cpp:105" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v38_3_U" SOURCE="src/ResidualBlock.cpp:105" STORAGESIZE="32 12544 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v38_3"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_7_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_7"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_6_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_6"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_5_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_5"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_4_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_4"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_3_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_3"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_2_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_2"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_1_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53_1"/>
                <BindNode BINDTYPE="storage" BRAM="27" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v53_U" SOURCE="src/ResidualBlock.cpp:130" STORAGESIZE="32 6960 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_t2p channel" URAM="0" VARIABLE="v53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_1_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_2_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_3_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_4_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_5_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_6_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_7_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_8_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_9_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_10_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_11_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_12_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_13_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_14_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_15_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_16_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_17_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_18_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_19_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_20_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_21_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_22_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_23_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_24_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_25_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_26_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v68_27_U" SOURCE="src/ResidualBlock.cpp:163" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v68_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_1_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_2_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_3_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_4_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_5_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_6_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_7_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_8_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_9_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_10_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_11_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_12_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_13_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_14_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_15_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_16_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_17_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_18_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_19_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_20_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_21_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_22_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_23_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_24_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_25_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_26_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_27_U" SOURCE="src/ResidualBlock.cpp:204" STORAGESIZE="32 1792 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87_27"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v19_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_1_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_2_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v19_3_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_1_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_2_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v38_3_U</Name>
            <ParentInst/>
            <StaticDepth>12544</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_1_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_2_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_3_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_4_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_5_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_6_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_7_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_8_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_9_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_10_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_11_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_12_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_13_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_14_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_15_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_16_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_17_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_18_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_19_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_20_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_21_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_22_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_23_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_24_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_25_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_26_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v68_27_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_1_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_2_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_3_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_4_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_5_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_6_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_7_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_8_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_9_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_10_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_11_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_12_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_13_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_14_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_15_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_16_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_17_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_18_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_19_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_20_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_21_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_22_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_23_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_24_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_25_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_26_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v87_27_U</Name>
            <ParentInst/>
            <StaticDepth>1792</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v0_0_0_address0" name="v0_0_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_0_0_ce0" name="v0_0_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_0_d0" name="v0_0_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_0_0_q0" name="v0_0_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_0_0_we0" name="v0_0_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_0_address1" name="v0_0_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_0_0_ce1" name="v0_0_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_0_d1" name="v0_0_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_0_0_q1" name="v0_0_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_0_0_we1" name="v0_0_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_1_address0" name="v0_0_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_0_1_ce0" name="v0_0_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_1_d0" name="v0_0_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_0_1_q0" name="v0_0_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_0_1_we0" name="v0_0_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_1_address1" name="v0_0_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_0_1_ce1" name="v0_0_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_0_1_d1" name="v0_0_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_0_1_q1" name="v0_0_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_0_1_we1" name="v0_0_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_0_address0" name="v0_1_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_1_0_ce0" name="v0_1_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_0_d0" name="v0_1_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_1_0_q0" name="v0_1_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_1_0_we0" name="v0_1_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_0_address1" name="v0_1_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_1_0_ce1" name="v0_1_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_0_d1" name="v0_1_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_1_0_q1" name="v0_1_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_1_0_we1" name="v0_1_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_1_address0" name="v0_1_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_1_1_ce0" name="v0_1_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_1_d0" name="v0_1_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_1_1_q0" name="v0_1_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_1_1_we0" name="v0_1_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_1_address1" name="v0_1_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_1_1_ce1" name="v0_1_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_1_1_d1" name="v0_1_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_1_1_q1" name="v0_1_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_1_1_we1" name="v0_1_1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v1_address0" name="v1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce0" name="v1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d0" name="v1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q0" name="v1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we0" name="v1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_address1" name="v1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce1" name="v1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d1" name="v1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q1" name="v1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we1" name="v1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v2_address0" name="v2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce0" name="v2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d0" name="v2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q0" name="v2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we0" name="v2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_address1" name="v2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce1" name="v2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d1" name="v2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q1" name="v2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we1" name="v2_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v3_0_0_0_address0" name="v3_0_0_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_ce0" name="v3_0_0_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_d0" name="v3_0_0_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_q0" name="v3_0_0_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_0_we0" name="v3_0_0_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_address1" name="v3_0_0_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_ce1" name="v3_0_0_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_d1" name="v3_0_0_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_0_q1" name="v3_0_0_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_0_we1" name="v3_0_0_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_address0" name="v3_0_0_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_ce0" name="v3_0_0_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_d0" name="v3_0_0_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_q0" name="v3_0_0_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_1_we0" name="v3_0_0_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_address1" name="v3_0_0_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_ce1" name="v3_0_0_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_d1" name="v3_0_0_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_1_q1" name="v3_0_0_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_1_we1" name="v3_0_0_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_address0" name="v3_0_0_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_ce0" name="v3_0_0_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_d0" name="v3_0_0_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_q0" name="v3_0_0_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_2_we0" name="v3_0_0_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_address1" name="v3_0_0_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_ce1" name="v3_0_0_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_d1" name="v3_0_0_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_2_q1" name="v3_0_0_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_2_we1" name="v3_0_0_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_address0" name="v3_0_0_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_ce0" name="v3_0_0_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_d0" name="v3_0_0_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_q0" name="v3_0_0_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_3_we0" name="v3_0_0_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_address1" name="v3_0_0_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_ce1" name="v3_0_0_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_d1" name="v3_0_0_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_3_q1" name="v3_0_0_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_3_we1" name="v3_0_0_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_address0" name="v3_0_0_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_ce0" name="v3_0_0_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_d0" name="v3_0_0_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_q0" name="v3_0_0_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_4_we0" name="v3_0_0_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_address1" name="v3_0_0_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_ce1" name="v3_0_0_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_d1" name="v3_0_0_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_4_q1" name="v3_0_0_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_4_we1" name="v3_0_0_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_address0" name="v3_0_0_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_ce0" name="v3_0_0_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_d0" name="v3_0_0_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_q0" name="v3_0_0_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_5_we0" name="v3_0_0_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_address1" name="v3_0_0_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_ce1" name="v3_0_0_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_d1" name="v3_0_0_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_5_q1" name="v3_0_0_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_5_we1" name="v3_0_0_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_address0" name="v3_0_0_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_ce0" name="v3_0_0_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_d0" name="v3_0_0_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_q0" name="v3_0_0_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_6_we0" name="v3_0_0_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_address1" name="v3_0_0_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_ce1" name="v3_0_0_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_d1" name="v3_0_0_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_0_6_q1" name="v3_0_0_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_0_6_we1" name="v3_0_0_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_address0" name="v3_0_1_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_ce0" name="v3_0_1_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_d0" name="v3_0_1_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_q0" name="v3_0_1_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_0_we0" name="v3_0_1_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_address1" name="v3_0_1_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_ce1" name="v3_0_1_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_d1" name="v3_0_1_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_0_q1" name="v3_0_1_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_0_we1" name="v3_0_1_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_address0" name="v3_0_1_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_ce0" name="v3_0_1_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_d0" name="v3_0_1_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_q0" name="v3_0_1_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_1_we0" name="v3_0_1_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_address1" name="v3_0_1_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_ce1" name="v3_0_1_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_d1" name="v3_0_1_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_1_q1" name="v3_0_1_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_1_we1" name="v3_0_1_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_address0" name="v3_0_1_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_ce0" name="v3_0_1_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_d0" name="v3_0_1_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_q0" name="v3_0_1_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_2_we0" name="v3_0_1_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_address1" name="v3_0_1_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_ce1" name="v3_0_1_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_d1" name="v3_0_1_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_2_q1" name="v3_0_1_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_2_we1" name="v3_0_1_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_address0" name="v3_0_1_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_ce0" name="v3_0_1_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_d0" name="v3_0_1_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_q0" name="v3_0_1_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_3_we0" name="v3_0_1_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_address1" name="v3_0_1_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_ce1" name="v3_0_1_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_d1" name="v3_0_1_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_3_q1" name="v3_0_1_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_3_we1" name="v3_0_1_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_address0" name="v3_0_1_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_ce0" name="v3_0_1_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_d0" name="v3_0_1_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_q0" name="v3_0_1_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_4_we0" name="v3_0_1_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_address1" name="v3_0_1_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_ce1" name="v3_0_1_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_d1" name="v3_0_1_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_4_q1" name="v3_0_1_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_4_we1" name="v3_0_1_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_address0" name="v3_0_1_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_ce0" name="v3_0_1_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_d0" name="v3_0_1_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_q0" name="v3_0_1_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_5_we0" name="v3_0_1_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_address1" name="v3_0_1_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_ce1" name="v3_0_1_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_d1" name="v3_0_1_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_5_q1" name="v3_0_1_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_5_we1" name="v3_0_1_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_address0" name="v3_0_1_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_ce0" name="v3_0_1_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_d0" name="v3_0_1_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_q0" name="v3_0_1_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_6_we0" name="v3_0_1_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_address1" name="v3_0_1_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_ce1" name="v3_0_1_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_d1" name="v3_0_1_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_0_1_6_q1" name="v3_0_1_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_0_1_6_we1" name="v3_0_1_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_address0" name="v3_1_0_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_ce0" name="v3_1_0_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_d0" name="v3_1_0_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_q0" name="v3_1_0_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_0_we0" name="v3_1_0_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_address1" name="v3_1_0_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_ce1" name="v3_1_0_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_d1" name="v3_1_0_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_0_q1" name="v3_1_0_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_0_we1" name="v3_1_0_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_address0" name="v3_1_0_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_ce0" name="v3_1_0_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_d0" name="v3_1_0_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_q0" name="v3_1_0_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_1_we0" name="v3_1_0_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_address1" name="v3_1_0_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_ce1" name="v3_1_0_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_d1" name="v3_1_0_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_1_q1" name="v3_1_0_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_1_we1" name="v3_1_0_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_address0" name="v3_1_0_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_ce0" name="v3_1_0_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_d0" name="v3_1_0_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_q0" name="v3_1_0_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_2_we0" name="v3_1_0_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_address1" name="v3_1_0_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_ce1" name="v3_1_0_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_d1" name="v3_1_0_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_2_q1" name="v3_1_0_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_2_we1" name="v3_1_0_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_address0" name="v3_1_0_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_ce0" name="v3_1_0_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_d0" name="v3_1_0_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_q0" name="v3_1_0_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_3_we0" name="v3_1_0_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_address1" name="v3_1_0_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_ce1" name="v3_1_0_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_d1" name="v3_1_0_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_3_q1" name="v3_1_0_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_3_we1" name="v3_1_0_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_address0" name="v3_1_0_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_ce0" name="v3_1_0_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_d0" name="v3_1_0_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_q0" name="v3_1_0_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_4_we0" name="v3_1_0_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_address1" name="v3_1_0_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_ce1" name="v3_1_0_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_d1" name="v3_1_0_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_4_q1" name="v3_1_0_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_4_we1" name="v3_1_0_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_address0" name="v3_1_0_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_ce0" name="v3_1_0_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_d0" name="v3_1_0_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_q0" name="v3_1_0_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_5_we0" name="v3_1_0_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_address1" name="v3_1_0_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_ce1" name="v3_1_0_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_d1" name="v3_1_0_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_5_q1" name="v3_1_0_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_5_we1" name="v3_1_0_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_address0" name="v3_1_0_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_ce0" name="v3_1_0_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_d0" name="v3_1_0_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_q0" name="v3_1_0_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_6_we0" name="v3_1_0_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_address1" name="v3_1_0_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_ce1" name="v3_1_0_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_d1" name="v3_1_0_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_0_6_q1" name="v3_1_0_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_0_6_we1" name="v3_1_0_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_address0" name="v3_1_1_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_ce0" name="v3_1_1_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_d0" name="v3_1_1_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_q0" name="v3_1_1_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_0_we0" name="v3_1_1_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_address1" name="v3_1_1_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_ce1" name="v3_1_1_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_d1" name="v3_1_1_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_0_q1" name="v3_1_1_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_0_we1" name="v3_1_1_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_address0" name="v3_1_1_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_ce0" name="v3_1_1_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_d0" name="v3_1_1_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_q0" name="v3_1_1_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_1_we0" name="v3_1_1_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_address1" name="v3_1_1_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_ce1" name="v3_1_1_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_d1" name="v3_1_1_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_1_q1" name="v3_1_1_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_1_we1" name="v3_1_1_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_address0" name="v3_1_1_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_ce0" name="v3_1_1_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_d0" name="v3_1_1_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_q0" name="v3_1_1_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_2_we0" name="v3_1_1_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_address1" name="v3_1_1_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_ce1" name="v3_1_1_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_d1" name="v3_1_1_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_2_q1" name="v3_1_1_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_2_we1" name="v3_1_1_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_address0" name="v3_1_1_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_ce0" name="v3_1_1_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_d0" name="v3_1_1_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_q0" name="v3_1_1_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_3_we0" name="v3_1_1_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_address1" name="v3_1_1_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_ce1" name="v3_1_1_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_d1" name="v3_1_1_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_3_q1" name="v3_1_1_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_3_we1" name="v3_1_1_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_address0" name="v3_1_1_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_ce0" name="v3_1_1_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_d0" name="v3_1_1_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_q0" name="v3_1_1_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_4_we0" name="v3_1_1_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_address1" name="v3_1_1_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_ce1" name="v3_1_1_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_d1" name="v3_1_1_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_4_q1" name="v3_1_1_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_4_we1" name="v3_1_1_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_address0" name="v3_1_1_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_ce0" name="v3_1_1_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_d0" name="v3_1_1_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_q0" name="v3_1_1_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_5_we0" name="v3_1_1_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_address1" name="v3_1_1_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_ce1" name="v3_1_1_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_d1" name="v3_1_1_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_5_q1" name="v3_1_1_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_5_we1" name="v3_1_1_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_address0" name="v3_1_1_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_ce0" name="v3_1_1_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_d0" name="v3_1_1_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_q0" name="v3_1_1_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_6_we0" name="v3_1_1_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_address1" name="v3_1_1_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_ce1" name="v3_1_1_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_d1" name="v3_1_1_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_1_1_6_q1" name="v3_1_1_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_1_1_6_we1" name="v3_1_1_6_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_0_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_0_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_0_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_0_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_0_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_0_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_1_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_1_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_1_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v0_1_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_1_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_0_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_0_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_0_1_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_0_1_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_0_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_0_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v3_1_1_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_1_1_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v0_0_0_address0">out, 14</column>
                    <column name="v0_0_0_address1">out, 14</column>
                    <column name="v0_0_0_d0">out, 32</column>
                    <column name="v0_0_0_d1">out, 32</column>
                    <column name="v0_0_0_q0">in, 32</column>
                    <column name="v0_0_0_q1">in, 32</column>
                    <column name="v0_0_1_address0">out, 14</column>
                    <column name="v0_0_1_address1">out, 14</column>
                    <column name="v0_0_1_d0">out, 32</column>
                    <column name="v0_0_1_d1">out, 32</column>
                    <column name="v0_0_1_q0">in, 32</column>
                    <column name="v0_0_1_q1">in, 32</column>
                    <column name="v0_1_0_address0">out, 14</column>
                    <column name="v0_1_0_address1">out, 14</column>
                    <column name="v0_1_0_d0">out, 32</column>
                    <column name="v0_1_0_d1">out, 32</column>
                    <column name="v0_1_0_q0">in, 32</column>
                    <column name="v0_1_0_q1">in, 32</column>
                    <column name="v0_1_1_address0">out, 14</column>
                    <column name="v0_1_1_address1">out, 14</column>
                    <column name="v0_1_1_d0">out, 32</column>
                    <column name="v0_1_1_d1">out, 32</column>
                    <column name="v0_1_1_q0">in, 32</column>
                    <column name="v0_1_1_q1">in, 32</column>
                    <column name="v1_address0">out, 12</column>
                    <column name="v1_address1">out, 12</column>
                    <column name="v1_d0">out, 32</column>
                    <column name="v1_d1">out, 32</column>
                    <column name="v1_q0">in, 32</column>
                    <column name="v1_q1">in, 32</column>
                    <column name="v2_address0">out, 12</column>
                    <column name="v2_address1">out, 12</column>
                    <column name="v2_d0">out, 32</column>
                    <column name="v2_d1">out, 32</column>
                    <column name="v2_q0">in, 32</column>
                    <column name="v2_q1">in, 32</column>
                    <column name="v3_0_0_0_address0">out, 11</column>
                    <column name="v3_0_0_0_address1">out, 11</column>
                    <column name="v3_0_0_0_d0">out, 32</column>
                    <column name="v3_0_0_0_d1">out, 32</column>
                    <column name="v3_0_0_0_q0">in, 32</column>
                    <column name="v3_0_0_0_q1">in, 32</column>
                    <column name="v3_0_0_1_address0">out, 11</column>
                    <column name="v3_0_0_1_address1">out, 11</column>
                    <column name="v3_0_0_1_d0">out, 32</column>
                    <column name="v3_0_0_1_d1">out, 32</column>
                    <column name="v3_0_0_1_q0">in, 32</column>
                    <column name="v3_0_0_1_q1">in, 32</column>
                    <column name="v3_0_0_2_address0">out, 11</column>
                    <column name="v3_0_0_2_address1">out, 11</column>
                    <column name="v3_0_0_2_d0">out, 32</column>
                    <column name="v3_0_0_2_d1">out, 32</column>
                    <column name="v3_0_0_2_q0">in, 32</column>
                    <column name="v3_0_0_2_q1">in, 32</column>
                    <column name="v3_0_0_3_address0">out, 11</column>
                    <column name="v3_0_0_3_address1">out, 11</column>
                    <column name="v3_0_0_3_d0">out, 32</column>
                    <column name="v3_0_0_3_d1">out, 32</column>
                    <column name="v3_0_0_3_q0">in, 32</column>
                    <column name="v3_0_0_3_q1">in, 32</column>
                    <column name="v3_0_0_4_address0">out, 11</column>
                    <column name="v3_0_0_4_address1">out, 11</column>
                    <column name="v3_0_0_4_d0">out, 32</column>
                    <column name="v3_0_0_4_d1">out, 32</column>
                    <column name="v3_0_0_4_q0">in, 32</column>
                    <column name="v3_0_0_4_q1">in, 32</column>
                    <column name="v3_0_0_5_address0">out, 11</column>
                    <column name="v3_0_0_5_address1">out, 11</column>
                    <column name="v3_0_0_5_d0">out, 32</column>
                    <column name="v3_0_0_5_d1">out, 32</column>
                    <column name="v3_0_0_5_q0">in, 32</column>
                    <column name="v3_0_0_5_q1">in, 32</column>
                    <column name="v3_0_0_6_address0">out, 11</column>
                    <column name="v3_0_0_6_address1">out, 11</column>
                    <column name="v3_0_0_6_d0">out, 32</column>
                    <column name="v3_0_0_6_d1">out, 32</column>
                    <column name="v3_0_0_6_q0">in, 32</column>
                    <column name="v3_0_0_6_q1">in, 32</column>
                    <column name="v3_0_1_0_address0">out, 11</column>
                    <column name="v3_0_1_0_address1">out, 11</column>
                    <column name="v3_0_1_0_d0">out, 32</column>
                    <column name="v3_0_1_0_d1">out, 32</column>
                    <column name="v3_0_1_0_q0">in, 32</column>
                    <column name="v3_0_1_0_q1">in, 32</column>
                    <column name="v3_0_1_1_address0">out, 11</column>
                    <column name="v3_0_1_1_address1">out, 11</column>
                    <column name="v3_0_1_1_d0">out, 32</column>
                    <column name="v3_0_1_1_d1">out, 32</column>
                    <column name="v3_0_1_1_q0">in, 32</column>
                    <column name="v3_0_1_1_q1">in, 32</column>
                    <column name="v3_0_1_2_address0">out, 11</column>
                    <column name="v3_0_1_2_address1">out, 11</column>
                    <column name="v3_0_1_2_d0">out, 32</column>
                    <column name="v3_0_1_2_d1">out, 32</column>
                    <column name="v3_0_1_2_q0">in, 32</column>
                    <column name="v3_0_1_2_q1">in, 32</column>
                    <column name="v3_0_1_3_address0">out, 11</column>
                    <column name="v3_0_1_3_address1">out, 11</column>
                    <column name="v3_0_1_3_d0">out, 32</column>
                    <column name="v3_0_1_3_d1">out, 32</column>
                    <column name="v3_0_1_3_q0">in, 32</column>
                    <column name="v3_0_1_3_q1">in, 32</column>
                    <column name="v3_0_1_4_address0">out, 11</column>
                    <column name="v3_0_1_4_address1">out, 11</column>
                    <column name="v3_0_1_4_d0">out, 32</column>
                    <column name="v3_0_1_4_d1">out, 32</column>
                    <column name="v3_0_1_4_q0">in, 32</column>
                    <column name="v3_0_1_4_q1">in, 32</column>
                    <column name="v3_0_1_5_address0">out, 11</column>
                    <column name="v3_0_1_5_address1">out, 11</column>
                    <column name="v3_0_1_5_d0">out, 32</column>
                    <column name="v3_0_1_5_d1">out, 32</column>
                    <column name="v3_0_1_5_q0">in, 32</column>
                    <column name="v3_0_1_5_q1">in, 32</column>
                    <column name="v3_0_1_6_address0">out, 11</column>
                    <column name="v3_0_1_6_address1">out, 11</column>
                    <column name="v3_0_1_6_d0">out, 32</column>
                    <column name="v3_0_1_6_d1">out, 32</column>
                    <column name="v3_0_1_6_q0">in, 32</column>
                    <column name="v3_0_1_6_q1">in, 32</column>
                    <column name="v3_1_0_0_address0">out, 11</column>
                    <column name="v3_1_0_0_address1">out, 11</column>
                    <column name="v3_1_0_0_d0">out, 32</column>
                    <column name="v3_1_0_0_d1">out, 32</column>
                    <column name="v3_1_0_0_q0">in, 32</column>
                    <column name="v3_1_0_0_q1">in, 32</column>
                    <column name="v3_1_0_1_address0">out, 11</column>
                    <column name="v3_1_0_1_address1">out, 11</column>
                    <column name="v3_1_0_1_d0">out, 32</column>
                    <column name="v3_1_0_1_d1">out, 32</column>
                    <column name="v3_1_0_1_q0">in, 32</column>
                    <column name="v3_1_0_1_q1">in, 32</column>
                    <column name="v3_1_0_2_address0">out, 11</column>
                    <column name="v3_1_0_2_address1">out, 11</column>
                    <column name="v3_1_0_2_d0">out, 32</column>
                    <column name="v3_1_0_2_d1">out, 32</column>
                    <column name="v3_1_0_2_q0">in, 32</column>
                    <column name="v3_1_0_2_q1">in, 32</column>
                    <column name="v3_1_0_3_address0">out, 11</column>
                    <column name="v3_1_0_3_address1">out, 11</column>
                    <column name="v3_1_0_3_d0">out, 32</column>
                    <column name="v3_1_0_3_d1">out, 32</column>
                    <column name="v3_1_0_3_q0">in, 32</column>
                    <column name="v3_1_0_3_q1">in, 32</column>
                    <column name="v3_1_0_4_address0">out, 11</column>
                    <column name="v3_1_0_4_address1">out, 11</column>
                    <column name="v3_1_0_4_d0">out, 32</column>
                    <column name="v3_1_0_4_d1">out, 32</column>
                    <column name="v3_1_0_4_q0">in, 32</column>
                    <column name="v3_1_0_4_q1">in, 32</column>
                    <column name="v3_1_0_5_address0">out, 11</column>
                    <column name="v3_1_0_5_address1">out, 11</column>
                    <column name="v3_1_0_5_d0">out, 32</column>
                    <column name="v3_1_0_5_d1">out, 32</column>
                    <column name="v3_1_0_5_q0">in, 32</column>
                    <column name="v3_1_0_5_q1">in, 32</column>
                    <column name="v3_1_0_6_address0">out, 11</column>
                    <column name="v3_1_0_6_address1">out, 11</column>
                    <column name="v3_1_0_6_d0">out, 32</column>
                    <column name="v3_1_0_6_d1">out, 32</column>
                    <column name="v3_1_0_6_q0">in, 32</column>
                    <column name="v3_1_0_6_q1">in, 32</column>
                    <column name="v3_1_1_0_address0">out, 11</column>
                    <column name="v3_1_1_0_address1">out, 11</column>
                    <column name="v3_1_1_0_d0">out, 32</column>
                    <column name="v3_1_1_0_d1">out, 32</column>
                    <column name="v3_1_1_0_q0">in, 32</column>
                    <column name="v3_1_1_0_q1">in, 32</column>
                    <column name="v3_1_1_1_address0">out, 11</column>
                    <column name="v3_1_1_1_address1">out, 11</column>
                    <column name="v3_1_1_1_d0">out, 32</column>
                    <column name="v3_1_1_1_d1">out, 32</column>
                    <column name="v3_1_1_1_q0">in, 32</column>
                    <column name="v3_1_1_1_q1">in, 32</column>
                    <column name="v3_1_1_2_address0">out, 11</column>
                    <column name="v3_1_1_2_address1">out, 11</column>
                    <column name="v3_1_1_2_d0">out, 32</column>
                    <column name="v3_1_1_2_d1">out, 32</column>
                    <column name="v3_1_1_2_q0">in, 32</column>
                    <column name="v3_1_1_2_q1">in, 32</column>
                    <column name="v3_1_1_3_address0">out, 11</column>
                    <column name="v3_1_1_3_address1">out, 11</column>
                    <column name="v3_1_1_3_d0">out, 32</column>
                    <column name="v3_1_1_3_d1">out, 32</column>
                    <column name="v3_1_1_3_q0">in, 32</column>
                    <column name="v3_1_1_3_q1">in, 32</column>
                    <column name="v3_1_1_4_address0">out, 11</column>
                    <column name="v3_1_1_4_address1">out, 11</column>
                    <column name="v3_1_1_4_d0">out, 32</column>
                    <column name="v3_1_1_4_d1">out, 32</column>
                    <column name="v3_1_1_4_q0">in, 32</column>
                    <column name="v3_1_1_4_q1">in, 32</column>
                    <column name="v3_1_1_5_address0">out, 11</column>
                    <column name="v3_1_1_5_address1">out, 11</column>
                    <column name="v3_1_1_5_d0">out, 32</column>
                    <column name="v3_1_1_5_d1">out, 32</column>
                    <column name="v3_1_1_5_q0">in, 32</column>
                    <column name="v3_1_1_5_q1">in, 32</column>
                    <column name="v3_1_1_6_address0">out, 11</column>
                    <column name="v3_1_1_6_address1">out, 11</column>
                    <column name="v3_1_1_6_d0">out, 32</column>
                    <column name="v3_1_1_6_d1">out, 32</column>
                    <column name="v3_1_1_6_q0">in, 32</column>
                    <column name="v3_1_1_6_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v0">v0_0_0_address0, port, offset</column>
                    <column name="v0">v0_0_0_ce0, port, </column>
                    <column name="v0">v0_0_0_d0, port, </column>
                    <column name="v0">v0_0_0_q0, port, </column>
                    <column name="v0">v0_0_0_we0, port, </column>
                    <column name="v0">v0_0_0_address1, port, offset</column>
                    <column name="v0">v0_0_0_ce1, port, </column>
                    <column name="v0">v0_0_0_d1, port, </column>
                    <column name="v0">v0_0_0_q1, port, </column>
                    <column name="v0">v0_0_0_we1, port, </column>
                    <column name="v0">v0_0_1_address0, port, offset</column>
                    <column name="v0">v0_0_1_ce0, port, </column>
                    <column name="v0">v0_0_1_d0, port, </column>
                    <column name="v0">v0_0_1_q0, port, </column>
                    <column name="v0">v0_0_1_we0, port, </column>
                    <column name="v0">v0_0_1_address1, port, offset</column>
                    <column name="v0">v0_0_1_ce1, port, </column>
                    <column name="v0">v0_0_1_d1, port, </column>
                    <column name="v0">v0_0_1_q1, port, </column>
                    <column name="v0">v0_0_1_we1, port, </column>
                    <column name="v0">v0_1_0_address0, port, offset</column>
                    <column name="v0">v0_1_0_ce0, port, </column>
                    <column name="v0">v0_1_0_d0, port, </column>
                    <column name="v0">v0_1_0_q0, port, </column>
                    <column name="v0">v0_1_0_we0, port, </column>
                    <column name="v0">v0_1_0_address1, port, offset</column>
                    <column name="v0">v0_1_0_ce1, port, </column>
                    <column name="v0">v0_1_0_d1, port, </column>
                    <column name="v0">v0_1_0_q1, port, </column>
                    <column name="v0">v0_1_0_we1, port, </column>
                    <column name="v0">v0_1_1_address0, port, offset</column>
                    <column name="v0">v0_1_1_ce0, port, </column>
                    <column name="v0">v0_1_1_d0, port, </column>
                    <column name="v0">v0_1_1_q0, port, </column>
                    <column name="v0">v0_1_1_we0, port, </column>
                    <column name="v0">v0_1_1_address1, port, offset</column>
                    <column name="v0">v0_1_1_ce1, port, </column>
                    <column name="v0">v0_1_1_d1, port, </column>
                    <column name="v0">v0_1_1_q1, port, </column>
                    <column name="v0">v0_1_1_we1, port, </column>
                    <column name="v1">v1_address0, port, offset</column>
                    <column name="v1">v1_ce0, port, </column>
                    <column name="v1">v1_d0, port, </column>
                    <column name="v1">v1_q0, port, </column>
                    <column name="v1">v1_we0, port, </column>
                    <column name="v1">v1_address1, port, offset</column>
                    <column name="v1">v1_ce1, port, </column>
                    <column name="v1">v1_d1, port, </column>
                    <column name="v1">v1_q1, port, </column>
                    <column name="v1">v1_we1, port, </column>
                    <column name="v2">v2_address0, port, offset</column>
                    <column name="v2">v2_ce0, port, </column>
                    <column name="v2">v2_d0, port, </column>
                    <column name="v2">v2_q0, port, </column>
                    <column name="v2">v2_we0, port, </column>
                    <column name="v2">v2_address1, port, offset</column>
                    <column name="v2">v2_ce1, port, </column>
                    <column name="v2">v2_d1, port, </column>
                    <column name="v2">v2_q1, port, </column>
                    <column name="v2">v2_we1, port, </column>
                    <column name="v3">v3_0_0_0_address0, port, offset</column>
                    <column name="v3">v3_0_0_0_ce0, port, </column>
                    <column name="v3">v3_0_0_0_d0, port, </column>
                    <column name="v3">v3_0_0_0_q0, port, </column>
                    <column name="v3">v3_0_0_0_we0, port, </column>
                    <column name="v3">v3_0_0_0_address1, port, offset</column>
                    <column name="v3">v3_0_0_0_ce1, port, </column>
                    <column name="v3">v3_0_0_0_d1, port, </column>
                    <column name="v3">v3_0_0_0_q1, port, </column>
                    <column name="v3">v3_0_0_0_we1, port, </column>
                    <column name="v3">v3_0_0_1_address0, port, offset</column>
                    <column name="v3">v3_0_0_1_ce0, port, </column>
                    <column name="v3">v3_0_0_1_d0, port, </column>
                    <column name="v3">v3_0_0_1_q0, port, </column>
                    <column name="v3">v3_0_0_1_we0, port, </column>
                    <column name="v3">v3_0_0_1_address1, port, offset</column>
                    <column name="v3">v3_0_0_1_ce1, port, </column>
                    <column name="v3">v3_0_0_1_d1, port, </column>
                    <column name="v3">v3_0_0_1_q1, port, </column>
                    <column name="v3">v3_0_0_1_we1, port, </column>
                    <column name="v3">v3_0_0_2_address0, port, offset</column>
                    <column name="v3">v3_0_0_2_ce0, port, </column>
                    <column name="v3">v3_0_0_2_d0, port, </column>
                    <column name="v3">v3_0_0_2_q0, port, </column>
                    <column name="v3">v3_0_0_2_we0, port, </column>
                    <column name="v3">v3_0_0_2_address1, port, offset</column>
                    <column name="v3">v3_0_0_2_ce1, port, </column>
                    <column name="v3">v3_0_0_2_d1, port, </column>
                    <column name="v3">v3_0_0_2_q1, port, </column>
                    <column name="v3">v3_0_0_2_we1, port, </column>
                    <column name="v3">v3_0_0_3_address0, port, offset</column>
                    <column name="v3">v3_0_0_3_ce0, port, </column>
                    <column name="v3">v3_0_0_3_d0, port, </column>
                    <column name="v3">v3_0_0_3_q0, port, </column>
                    <column name="v3">v3_0_0_3_we0, port, </column>
                    <column name="v3">v3_0_0_3_address1, port, offset</column>
                    <column name="v3">v3_0_0_3_ce1, port, </column>
                    <column name="v3">v3_0_0_3_d1, port, </column>
                    <column name="v3">v3_0_0_3_q1, port, </column>
                    <column name="v3">v3_0_0_3_we1, port, </column>
                    <column name="v3">v3_0_0_4_address0, port, offset</column>
                    <column name="v3">v3_0_0_4_ce0, port, </column>
                    <column name="v3">v3_0_0_4_d0, port, </column>
                    <column name="v3">v3_0_0_4_q0, port, </column>
                    <column name="v3">v3_0_0_4_we0, port, </column>
                    <column name="v3">v3_0_0_4_address1, port, offset</column>
                    <column name="v3">v3_0_0_4_ce1, port, </column>
                    <column name="v3">v3_0_0_4_d1, port, </column>
                    <column name="v3">v3_0_0_4_q1, port, </column>
                    <column name="v3">v3_0_0_4_we1, port, </column>
                    <column name="v3">v3_0_0_5_address0, port, offset</column>
                    <column name="v3">v3_0_0_5_ce0, port, </column>
                    <column name="v3">v3_0_0_5_d0, port, </column>
                    <column name="v3">v3_0_0_5_q0, port, </column>
                    <column name="v3">v3_0_0_5_we0, port, </column>
                    <column name="v3">v3_0_0_5_address1, port, offset</column>
                    <column name="v3">v3_0_0_5_ce1, port, </column>
                    <column name="v3">v3_0_0_5_d1, port, </column>
                    <column name="v3">v3_0_0_5_q1, port, </column>
                    <column name="v3">v3_0_0_5_we1, port, </column>
                    <column name="v3">v3_0_0_6_address0, port, offset</column>
                    <column name="v3">v3_0_0_6_ce0, port, </column>
                    <column name="v3">v3_0_0_6_d0, port, </column>
                    <column name="v3">v3_0_0_6_q0, port, </column>
                    <column name="v3">v3_0_0_6_we0, port, </column>
                    <column name="v3">v3_0_0_6_address1, port, offset</column>
                    <column name="v3">v3_0_0_6_ce1, port, </column>
                    <column name="v3">v3_0_0_6_d1, port, </column>
                    <column name="v3">v3_0_0_6_q1, port, </column>
                    <column name="v3">v3_0_0_6_we1, port, </column>
                    <column name="v3">v3_0_1_0_address0, port, offset</column>
                    <column name="v3">v3_0_1_0_ce0, port, </column>
                    <column name="v3">v3_0_1_0_d0, port, </column>
                    <column name="v3">v3_0_1_0_q0, port, </column>
                    <column name="v3">v3_0_1_0_we0, port, </column>
                    <column name="v3">v3_0_1_0_address1, port, offset</column>
                    <column name="v3">v3_0_1_0_ce1, port, </column>
                    <column name="v3">v3_0_1_0_d1, port, </column>
                    <column name="v3">v3_0_1_0_q1, port, </column>
                    <column name="v3">v3_0_1_0_we1, port, </column>
                    <column name="v3">v3_0_1_1_address0, port, offset</column>
                    <column name="v3">v3_0_1_1_ce0, port, </column>
                    <column name="v3">v3_0_1_1_d0, port, </column>
                    <column name="v3">v3_0_1_1_q0, port, </column>
                    <column name="v3">v3_0_1_1_we0, port, </column>
                    <column name="v3">v3_0_1_1_address1, port, offset</column>
                    <column name="v3">v3_0_1_1_ce1, port, </column>
                    <column name="v3">v3_0_1_1_d1, port, </column>
                    <column name="v3">v3_0_1_1_q1, port, </column>
                    <column name="v3">v3_0_1_1_we1, port, </column>
                    <column name="v3">v3_0_1_2_address0, port, offset</column>
                    <column name="v3">v3_0_1_2_ce0, port, </column>
                    <column name="v3">v3_0_1_2_d0, port, </column>
                    <column name="v3">v3_0_1_2_q0, port, </column>
                    <column name="v3">v3_0_1_2_we0, port, </column>
                    <column name="v3">v3_0_1_2_address1, port, offset</column>
                    <column name="v3">v3_0_1_2_ce1, port, </column>
                    <column name="v3">v3_0_1_2_d1, port, </column>
                    <column name="v3">v3_0_1_2_q1, port, </column>
                    <column name="v3">v3_0_1_2_we1, port, </column>
                    <column name="v3">v3_0_1_3_address0, port, offset</column>
                    <column name="v3">v3_0_1_3_ce0, port, </column>
                    <column name="v3">v3_0_1_3_d0, port, </column>
                    <column name="v3">v3_0_1_3_q0, port, </column>
                    <column name="v3">v3_0_1_3_we0, port, </column>
                    <column name="v3">v3_0_1_3_address1, port, offset</column>
                    <column name="v3">v3_0_1_3_ce1, port, </column>
                    <column name="v3">v3_0_1_3_d1, port, </column>
                    <column name="v3">v3_0_1_3_q1, port, </column>
                    <column name="v3">v3_0_1_3_we1, port, </column>
                    <column name="v3">v3_0_1_4_address0, port, offset</column>
                    <column name="v3">v3_0_1_4_ce0, port, </column>
                    <column name="v3">v3_0_1_4_d0, port, </column>
                    <column name="v3">v3_0_1_4_q0, port, </column>
                    <column name="v3">v3_0_1_4_we0, port, </column>
                    <column name="v3">v3_0_1_4_address1, port, offset</column>
                    <column name="v3">v3_0_1_4_ce1, port, </column>
                    <column name="v3">v3_0_1_4_d1, port, </column>
                    <column name="v3">v3_0_1_4_q1, port, </column>
                    <column name="v3">v3_0_1_4_we1, port, </column>
                    <column name="v3">v3_0_1_5_address0, port, offset</column>
                    <column name="v3">v3_0_1_5_ce0, port, </column>
                    <column name="v3">v3_0_1_5_d0, port, </column>
                    <column name="v3">v3_0_1_5_q0, port, </column>
                    <column name="v3">v3_0_1_5_we0, port, </column>
                    <column name="v3">v3_0_1_5_address1, port, offset</column>
                    <column name="v3">v3_0_1_5_ce1, port, </column>
                    <column name="v3">v3_0_1_5_d1, port, </column>
                    <column name="v3">v3_0_1_5_q1, port, </column>
                    <column name="v3">v3_0_1_5_we1, port, </column>
                    <column name="v3">v3_0_1_6_address0, port, offset</column>
                    <column name="v3">v3_0_1_6_ce0, port, </column>
                    <column name="v3">v3_0_1_6_d0, port, </column>
                    <column name="v3">v3_0_1_6_q0, port, </column>
                    <column name="v3">v3_0_1_6_we0, port, </column>
                    <column name="v3">v3_0_1_6_address1, port, offset</column>
                    <column name="v3">v3_0_1_6_ce1, port, </column>
                    <column name="v3">v3_0_1_6_d1, port, </column>
                    <column name="v3">v3_0_1_6_q1, port, </column>
                    <column name="v3">v3_0_1_6_we1, port, </column>
                    <column name="v3">v3_1_0_0_address0, port, offset</column>
                    <column name="v3">v3_1_0_0_ce0, port, </column>
                    <column name="v3">v3_1_0_0_d0, port, </column>
                    <column name="v3">v3_1_0_0_q0, port, </column>
                    <column name="v3">v3_1_0_0_we0, port, </column>
                    <column name="v3">v3_1_0_0_address1, port, offset</column>
                    <column name="v3">v3_1_0_0_ce1, port, </column>
                    <column name="v3">v3_1_0_0_d1, port, </column>
                    <column name="v3">v3_1_0_0_q1, port, </column>
                    <column name="v3">v3_1_0_0_we1, port, </column>
                    <column name="v3">v3_1_0_1_address0, port, offset</column>
                    <column name="v3">v3_1_0_1_ce0, port, </column>
                    <column name="v3">v3_1_0_1_d0, port, </column>
                    <column name="v3">v3_1_0_1_q0, port, </column>
                    <column name="v3">v3_1_0_1_we0, port, </column>
                    <column name="v3">v3_1_0_1_address1, port, offset</column>
                    <column name="v3">v3_1_0_1_ce1, port, </column>
                    <column name="v3">v3_1_0_1_d1, port, </column>
                    <column name="v3">v3_1_0_1_q1, port, </column>
                    <column name="v3">v3_1_0_1_we1, port, </column>
                    <column name="v3">v3_1_0_2_address0, port, offset</column>
                    <column name="v3">v3_1_0_2_ce0, port, </column>
                    <column name="v3">v3_1_0_2_d0, port, </column>
                    <column name="v3">v3_1_0_2_q0, port, </column>
                    <column name="v3">v3_1_0_2_we0, port, </column>
                    <column name="v3">v3_1_0_2_address1, port, offset</column>
                    <column name="v3">v3_1_0_2_ce1, port, </column>
                    <column name="v3">v3_1_0_2_d1, port, </column>
                    <column name="v3">v3_1_0_2_q1, port, </column>
                    <column name="v3">v3_1_0_2_we1, port, </column>
                    <column name="v3">v3_1_0_3_address0, port, offset</column>
                    <column name="v3">v3_1_0_3_ce0, port, </column>
                    <column name="v3">v3_1_0_3_d0, port, </column>
                    <column name="v3">v3_1_0_3_q0, port, </column>
                    <column name="v3">v3_1_0_3_we0, port, </column>
                    <column name="v3">v3_1_0_3_address1, port, offset</column>
                    <column name="v3">v3_1_0_3_ce1, port, </column>
                    <column name="v3">v3_1_0_3_d1, port, </column>
                    <column name="v3">v3_1_0_3_q1, port, </column>
                    <column name="v3">v3_1_0_3_we1, port, </column>
                    <column name="v3">v3_1_0_4_address0, port, offset</column>
                    <column name="v3">v3_1_0_4_ce0, port, </column>
                    <column name="v3">v3_1_0_4_d0, port, </column>
                    <column name="v3">v3_1_0_4_q0, port, </column>
                    <column name="v3">v3_1_0_4_we0, port, </column>
                    <column name="v3">v3_1_0_4_address1, port, offset</column>
                    <column name="v3">v3_1_0_4_ce1, port, </column>
                    <column name="v3">v3_1_0_4_d1, port, </column>
                    <column name="v3">v3_1_0_4_q1, port, </column>
                    <column name="v3">v3_1_0_4_we1, port, </column>
                    <column name="v3">v3_1_0_5_address0, port, offset</column>
                    <column name="v3">v3_1_0_5_ce0, port, </column>
                    <column name="v3">v3_1_0_5_d0, port, </column>
                    <column name="v3">v3_1_0_5_q0, port, </column>
                    <column name="v3">v3_1_0_5_we0, port, </column>
                    <column name="v3">v3_1_0_5_address1, port, offset</column>
                    <column name="v3">v3_1_0_5_ce1, port, </column>
                    <column name="v3">v3_1_0_5_d1, port, </column>
                    <column name="v3">v3_1_0_5_q1, port, </column>
                    <column name="v3">v3_1_0_5_we1, port, </column>
                    <column name="v3">v3_1_0_6_address0, port, offset</column>
                    <column name="v3">v3_1_0_6_ce0, port, </column>
                    <column name="v3">v3_1_0_6_d0, port, </column>
                    <column name="v3">v3_1_0_6_q0, port, </column>
                    <column name="v3">v3_1_0_6_we0, port, </column>
                    <column name="v3">v3_1_0_6_address1, port, offset</column>
                    <column name="v3">v3_1_0_6_ce1, port, </column>
                    <column name="v3">v3_1_0_6_d1, port, </column>
                    <column name="v3">v3_1_0_6_q1, port, </column>
                    <column name="v3">v3_1_0_6_we1, port, </column>
                    <column name="v3">v3_1_1_0_address0, port, offset</column>
                    <column name="v3">v3_1_1_0_ce0, port, </column>
                    <column name="v3">v3_1_1_0_d0, port, </column>
                    <column name="v3">v3_1_1_0_q0, port, </column>
                    <column name="v3">v3_1_1_0_we0, port, </column>
                    <column name="v3">v3_1_1_0_address1, port, offset</column>
                    <column name="v3">v3_1_1_0_ce1, port, </column>
                    <column name="v3">v3_1_1_0_d1, port, </column>
                    <column name="v3">v3_1_1_0_q1, port, </column>
                    <column name="v3">v3_1_1_0_we1, port, </column>
                    <column name="v3">v3_1_1_1_address0, port, offset</column>
                    <column name="v3">v3_1_1_1_ce0, port, </column>
                    <column name="v3">v3_1_1_1_d0, port, </column>
                    <column name="v3">v3_1_1_1_q0, port, </column>
                    <column name="v3">v3_1_1_1_we0, port, </column>
                    <column name="v3">v3_1_1_1_address1, port, offset</column>
                    <column name="v3">v3_1_1_1_ce1, port, </column>
                    <column name="v3">v3_1_1_1_d1, port, </column>
                    <column name="v3">v3_1_1_1_q1, port, </column>
                    <column name="v3">v3_1_1_1_we1, port, </column>
                    <column name="v3">v3_1_1_2_address0, port, offset</column>
                    <column name="v3">v3_1_1_2_ce0, port, </column>
                    <column name="v3">v3_1_1_2_d0, port, </column>
                    <column name="v3">v3_1_1_2_q0, port, </column>
                    <column name="v3">v3_1_1_2_we0, port, </column>
                    <column name="v3">v3_1_1_2_address1, port, offset</column>
                    <column name="v3">v3_1_1_2_ce1, port, </column>
                    <column name="v3">v3_1_1_2_d1, port, </column>
                    <column name="v3">v3_1_1_2_q1, port, </column>
                    <column name="v3">v3_1_1_2_we1, port, </column>
                    <column name="v3">v3_1_1_3_address0, port, offset</column>
                    <column name="v3">v3_1_1_3_ce0, port, </column>
                    <column name="v3">v3_1_1_3_d0, port, </column>
                    <column name="v3">v3_1_1_3_q0, port, </column>
                    <column name="v3">v3_1_1_3_we0, port, </column>
                    <column name="v3">v3_1_1_3_address1, port, offset</column>
                    <column name="v3">v3_1_1_3_ce1, port, </column>
                    <column name="v3">v3_1_1_3_d1, port, </column>
                    <column name="v3">v3_1_1_3_q1, port, </column>
                    <column name="v3">v3_1_1_3_we1, port, </column>
                    <column name="v3">v3_1_1_4_address0, port, offset</column>
                    <column name="v3">v3_1_1_4_ce0, port, </column>
                    <column name="v3">v3_1_1_4_d0, port, </column>
                    <column name="v3">v3_1_1_4_q0, port, </column>
                    <column name="v3">v3_1_1_4_we0, port, </column>
                    <column name="v3">v3_1_1_4_address1, port, offset</column>
                    <column name="v3">v3_1_1_4_ce1, port, </column>
                    <column name="v3">v3_1_1_4_d1, port, </column>
                    <column name="v3">v3_1_1_4_q1, port, </column>
                    <column name="v3">v3_1_1_4_we1, port, </column>
                    <column name="v3">v3_1_1_5_address0, port, offset</column>
                    <column name="v3">v3_1_1_5_ce0, port, </column>
                    <column name="v3">v3_1_1_5_d0, port, </column>
                    <column name="v3">v3_1_1_5_q0, port, </column>
                    <column name="v3">v3_1_1_5_we0, port, </column>
                    <column name="v3">v3_1_1_5_address1, port, offset</column>
                    <column name="v3">v3_1_1_5_ce1, port, </column>
                    <column name="v3">v3_1_1_5_d1, port, </column>
                    <column name="v3">v3_1_1_5_q1, port, </column>
                    <column name="v3">v3_1_1_5_we1, port, </column>
                    <column name="v3">v3_1_1_6_address0, port, offset</column>
                    <column name="v3">v3_1_1_6_ce0, port, </column>
                    <column name="v3">v3_1_1_6_d0, port, </column>
                    <column name="v3">v3_1_1_6_q0, port, </column>
                    <column name="v3">v3_1_1_6_we0, port, </column>
                    <column name="v3">v3_1_1_6_address1, port, offset</column>
                    <column name="v3">v3_1_1_6_ce1, port, </column>
                    <column name="v3">v3_1_1_6_d1, port, </column>
                    <column name="v3">v3_1_1_6_q1, port, </column>
                    <column name="v3">v3_1_1_6_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="dataflow" location="src/ResidualBlock.cpp:23" status="warning" parentFunction="forward" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 9 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="array_partition" location="src/ResidualBlock.cpp:24" status="valid" parentFunction="forward" variable="v0" isDirective="0" options="variable=v0 cyclic dim=2 factor=2"/>
        <Pragma type="array_partition" location="src/ResidualBlock.cpp:25" status="valid" parentFunction="forward" variable="v0" isDirective="0" options="variable=v0 cyclic dim=3 factor=2"/>
        <Pragma type="array_partition" location="src/ResidualBlock.cpp:27" status="valid" parentFunction="forward" variable="v3" isDirective="0" options="variable=v3 cyclic dim=2 factor=2"/>
        <Pragma type="array_partition" location="src/ResidualBlock.cpp:28" status="valid" parentFunction="forward" variable="v3" isDirective="0" options="variable=v3 cyclic dim=3 factor=2"/>
        <Pragma type="array_partition" location="src/ResidualBlock.cpp:29" status="valid" parentFunction="forward" variable="v3" isDirective="0" options="variable=v3 cyclic dim=4 factor=7"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:35" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:36" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:50" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:51" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:65" status="valid" parentFunction="forward" variable="v19" isDirective="0" options="variable=v19 depth=12544"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:72" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:73" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:106" status="valid" parentFunction="forward" variable="v38" isDirective="0" options="variable=v38 depth=12544"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:110" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:111" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:134" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:135" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:149" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:150" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:164" status="valid" parentFunction="forward" variable="v68" isDirective="0" options="variable=v68 depth=1792"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:171" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:172" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:205" status="valid" parentFunction="forward" variable="v87" isDirective="0" options="variable=v87 depth=1792"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:209" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:210" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:234" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:235" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=2 type=cyclic factor=2 variable=v4" pragmaLocId="src/ResidualBlock.cpp:31:0" srcPragmaType="pipeline" srcPragmaLoc="src/ResidualBlock.cpp:35" srcPragmaSource="pragma" srcIsDirective="0" variable="v4" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=2 type=cyclic factor=2 variable=v18" pragmaLocId="src/ResidualBlock.cpp:63:0" srcPragmaType="pipeline" srcPragmaLoc="src/ResidualBlock.cpp:72" srcPragmaSource="pragma" srcIsDirective="0" variable="v18" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=3 type=cyclic factor=4 variable=v53" pragmaLocId="src/ResidualBlock.cpp:130:0" srcPragmaType="pipeline" srcPragmaLoc="src/ResidualBlock.cpp:134" srcPragmaSource="pragma" srcIsDirective="0" variable="v53" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="forward" options="dim=3 type=cyclic factor=7 variable=v67" pragmaLocId="src/ResidualBlock.cpp:162:0" srcPragmaType="pipeline" srcPragmaLoc="src/ResidualBlock.cpp:171" srcPragmaSource="pragma" srcIsDirective="0" variable="v67" varLoc=""/>
    </AutoPragmaReport>
</profile>

