#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 24 10:27:07 2023
# Process ID: 14168
# Current directory: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5360 C:\Users\lifei\Desktop\FPGA\ss\SPWM1\PWM\PWM.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lifei/Desktop/FPGA/SPWM1/PWM' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/lifei/Desktop/FPGA/sin.coe'; using path 'C:/Users/lifei/Desktop/sin.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/lifei/Desktop/FPGA/name.tcl'; using path 'C:/Users/lifei/Desktop/name.tcl' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/lifei/Desktop/FPGA/sin.coe'; using path 'C:/Users/lifei/Desktop/sin.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/lifei/Desktop/FPGA/name.tcl'; using path 'C:/Users/lifei/Desktop/name.tcl' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/lifei/Desktop/FPGA/name.tcl'; using path 'C:/Users/lifei/Desktop/name.tcl' instead.
INFO: [filemgmt 56-1] impl_1 strategy "Vivado Implementation Defaults," step write_bitstream, attribute : File not found as 'C:/Users/lifei/Desktop/FPGA/name.tcl'; using path 'C:/Users/lifei/Desktop/name.tcl' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/ip/rom_sin/rom_sin.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_sin'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/BYSYS/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'rom_sin'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'rom_sin'. Failed to generate 'Vivado Verilog Simulation' outputs: 
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 10:28:33 2023...
