############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode ap_hs "lab3_z1" res
set_directive_interface -mode ap_hs "lab3_z1" inB
set_directive_interface -mode ap_hs "lab3_z1" inA
set_directive_interface -mode ap_hs "lab3_z1" inC
set_directive_interface -mode ap_ctrl_chain "lab3_z1"
set_directive_top -name lab3_z1 "lab3_z1"
