OPENROAD: /usr/openroad/OpenROAD-flow-scripts/tools/OpenROAD
[sv111610@vlsi01 ~]$ cd Desktop
[sv111610@vlsi01 Desktop]$ cd HW7
[sv111610@vlsi01 HW7]$ vcs -full64 -sverilog top_xp.sv xp_fixed.v -debug_access+all -l compile_fixed.log
                         Chronologic VCS (TM)
       Version W-2024.09-SP2_Full64 -- Sat Aug  9 13:54:24 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'top_xp.sv'
Parsing design file 'xp_fixed.v'
Top Level Modules:
       top_xp
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module queue
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys/vcs/W-2024.09-SP2/linux64/lib -L/usr/synopsys/vcs/W-2024.09-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o  _599269_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/synopsys/vcs/W-2024.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/synopsys/vcs/W-2024.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi/W-2024.09-SP2//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .317 seconds to compile + .370 seconds to elab + .333 seconds to link
[sv111610@vlsi01 HW7]$ ./simv +vcs+lic+wait -l results_fixed.log
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP2_Full64; Runtime version W-2024.09-SP2_Full64;  Aug  9 13:55 2025
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.310 seconds;       Data structure size:   0.0Mb
Sat Aug  9 13:55:06 2025
[sv111610@vlsi01 HW7]$ cd ~/Desktop/HW7
[sv111610@vlsi01 HW7]$ vcs -full64 -sverilog top_xp.sv xp.v -debug_access+all -l compile_initial.log
./simv +vcs+lic+wait -l results_initial.log
                         Chronologic VCS (TM)
       Version W-2024.09-SP2_Full64 -- Sat Aug  9 13:57:31 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'top_xp.sv'
Parsing design file 'xp.v'
Top Level Modules:
       top_xp
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module queue
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys/vcs/W-2024.09-SP2/linux64/lib -L/usr/synopsys/vcs/W-2024.09-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o  _600540_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/synopsys/vcs/W-2024.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/synopsys/vcs/W-2024.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi/W-2024.09-SP2//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .311 seconds to compile + .367 seconds to elab + .332 seconds to link
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP2_Full64; Runtime version W-2024.09-SP2_Full64;  Aug  9 13:57 2025
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.310 seconds;       Data structure size:   0.0Mb
Sat Aug  9 13:57:33 2025
[sv111610@vlsi01 HW7]$ vcs -full64 -sverilog top_xp.sv xp_fixed.v -debug_access+all -l compile_fixed.log
./simv +vcs+lic+wait -l results_fixed.log
                         Chronologic VCS (TM)
       Version W-2024.09-SP2_Full64 -- Sat Aug  9 13:59:04 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'top_xp.sv'
Parsing design file 'xp_fixed.v'
Top Level Modules:
       top_xp
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module queue
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys/vcs/W-2024.09-SP2/linux64/lib -L/usr/synopsys/vcs/W-2024.09-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o  _601276_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/synopsys/vcs/W-2024.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/synopsys/vcs/W-2024.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi/W-2024.09-SP2//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .323 seconds to compile + .369 seconds to elab + .332 seconds to link
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP2_Full64; Runtime version W-2024.09-SP2_Full64;  Aug  9 13:59 2025
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.320 seconds;       Data structure size:   0.0Mb
Sat Aug  9 13:59:05 2025
[sv111610@vlsi01 HW7]$ 
