// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/04/2019 14:18:32"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DemoMux (
	VGA_CLK,
	KEY,
	CLOCK_50,
	VGA_BLANK,
	VGA_HS,
	VGA_VS,
	VGA_SYNC,
	VGA_B,
	VGA_G,
	VGA_R);
output 	VGA_CLK;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	VGA_BLANK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_SYNC;
output 	[9:0] VGA_B;
output 	[9:0] VGA_G;
output 	[9:0] VGA_R;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_v_fast.sdo");
// synopsys translate_on

wire \inst|inst2|Add0~0_combout ;
wire \inst|inst2|Add0~6_combout ;
wire \inst|inst2|Add1~2_combout ;
wire \inst|inst2|Add1~6_combout ;
wire \inst|inst2|Add1~8_combout ;
wire \inst|inst1|Add2~0_combout ;
wire \inst|inst1|Add5~0_combout ;
wire \inst|inst1|Add5~2_combout ;
wire \inst|inst1|Add5~10_combout ;
wire \inst|inst1|Add6~6_combout ;
wire \inst|inst1|Add6~8_combout ;
wire \inst|inst1|Add6~10_combout ;
wire \inst|inst1|Add6~16_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|inst1|Add4~8_combout ;
wire \inst|inst1|Add4~10_combout ;
wire \inst|inst1|Add4~12_combout ;
wire \inst|inst1|Add4~14_combout ;
wire \inst|inst1|Add4~18_combout ;
wire \inst|inst1|Add4~25 ;
wire \inst|inst1|Add4~26_combout ;
wire \inst|inst1|Add3~6_combout ;
wire \inst|inst1|Add3~16_combout ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~dataout ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~0 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~1 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~2 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~3 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~4 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~5 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~6 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~7 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~8 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~9 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~10 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~11 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~12 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~13 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~dataout ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~0 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~1 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~2 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~3 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~4 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~5 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~6 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~7 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~8 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~9 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~10 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~11 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~12 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~13 ;
wire \inst|inst1|Add2~10_combout ;
wire \inst|inst1|Add2~28_combout ;
wire \inst|inst1|Add2~34_combout ;
wire \inst|inst1|Add2~36_combout ;
wire \inst|inst1|Add2~38_combout ;
wire \inst|inst1|Add2~40_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|inst|Mult0|auto_generated|mac_out2~dataout ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~0 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~1 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~2 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~3 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~4 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~5 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~6 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~7 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~8 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~9 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~10 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~11 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~12 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~13 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~14 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~15 ;
wire \inst|inst|Add1~12_combout ;
wire \inst|inst|Add1~18_combout ;
wire \inst|inst|Add1~20_combout ;
wire \inst|inst|Add1~22_combout ;
wire \inst|inst|Add1~30_combout ;
wire \inst|inst|Add1~32_combout ;
wire \inst|inst|Add1~34_combout ;
wire \inst|inst|Add1~36_combout ;
wire \inst|inst|Add1~38_combout ;
wire \inst|inst|Add4~0_combout ;
wire \inst|inst|Add4~2_combout ;
wire \inst|inst|Add3~2_combout ;
wire \inst|inst|Add3~4_combout ;
wire \inst|inst|Add3~14_combout ;
wire \inst|inst|Add3~18_combout ;
wire \inst|inst|Add5~2_combout ;
wire \inst|inst|Add5~8_combout ;
wire \inst|inst|Add5~10_combout ;
wire \inst|inst|Add5~12_combout ;
wire \inst|inst|Add5~18_combout ;
wire \inst_gen|gen:xcounter[0]~regout ;
wire \inst|inst2|counter[21]~71_combout ;
wire \inst|inst2|counter[24]~77_combout ;
wire \inst|inst2|counter[26]~81_combout ;
wire \inst|inst|Add8~13_combout ;
wire \inst|inst|Add8~17_combout ;
wire \inst_gen|gen:xcounter[0]~1_combout ;
wire \inst|inst2|LessThan7~3_combout ;
wire \inst|inst2|LessThan7~6_combout ;
wire \inst|inst2|MuxAddress[0]~4_combout ;
wire \inst|inst2|MuxAddress[0]~5_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \inst|inst1|LSPflag:romID[1]~2_combout ;
wire \inst|inst1|LSPflag~1_combout ;
wire \inst|inst1|RGB~0_combout ;
wire \inst|inst1|LessThan13~0_combout ;
wire \inst|inst1|RGB~1_combout ;
wire \inst|inst2|sor~0_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \inst|inst|LessThan13~0_combout ;
wire \inst|inst|LessThan13~1_combout ;
wire \inst|inst|VGA_B[4]~3_combout ;
wire \inst|inst|LessThan15~0_combout ;
wire \inst|inst|VGA_R[4]~10_combout ;
wire \inst|inst1|Add9~5_combout ;
wire \inst|inst1|Add8~0_combout ;
wire \inst|inst1|Add9~9_combout ;
wire \inst|inst1|Add9~11_combout ;
wire \inst|inst1|Add9~12_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2_combout ;
wire \inst|inst|Add8~2_combout ;
wire \inst|inst|Add8~3_combout ;
wire \inst|inst|Add8~4_combout ;
wire \inst|inst1|Add11~0_combout ;
wire \inst|inst|Add7~0_combout ;
wire \inst|inst|Add8~5_combout ;
wire \inst|inst|Add8~8_combout ;
wire \inst|inst|Add8~10_combout ;
wire \inst_gen|LessThan6~1_combout ;
wire \inst_gen|LessThan7~1_combout ;
wire \inst|inst|VGA_R[7]~11_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2_combout ;
wire \inst|inst|Mux0~3_combout ;
wire \inst|inst1|Add0~0_wirecell_combout ;
wire \inst_gen|VGA_VS~clkctrl_outclk ;
wire \CLOCK_50~combout ;
wire \inst4~0_combout ;
wire \inst_gen|VGA_CLK~0_combout ;
wire \inst_gen|VGA_CLK~regout ;
wire \inst|inst3|VGA_CLK~0_combout ;
wire \inst|inst3|VGA_CLK~regout ;
wire \inst2|VGA_CLK~feeder_combout ;
wire \inst2|VGA_CLK~regout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \inst_gen|gen:xcounter[0]~2 ;
wire \inst_gen|gen:xcounter[1]~2 ;
wire \inst_gen|gen:xcounter[2]~1_combout ;
wire \inst_gen|gen:xcounter[7]~1_combout ;
wire \inst_gen|gen:xcounter[7]~regout ;
wire \inst_gen|LessThan6~0_combout ;
wire \inst_gen|gen:xcounter[3]~1_combout ;
wire \inst_gen|gen:xcounter[3]~regout ;
wire \inst_gen|LessThan6~2_combout ;
wire \inst_gen|gen:xcounter[9]~2 ;
wire \inst_gen|gen:xcounter[10]~1_combout ;
wire \inst_gen|gen:xcounter[10]~regout ;
wire \inst_gen|LessThan6~3_combout ;
wire \inst_gen|gen:xcounter[2]~regout ;
wire \inst_gen|gen:xcounter[2]~2 ;
wire \inst_gen|gen:xcounter[3]~2 ;
wire \inst_gen|gen:xcounter[4]~1_combout ;
wire \inst_gen|gen:xcounter[4]~regout ;
wire \inst_gen|gen:xcounter[4]~2 ;
wire \inst_gen|gen:xcounter[5]~2 ;
wire \inst_gen|gen:xcounter[6]~1_combout ;
wire \inst_gen|gen:xcounter[6]~regout ;
wire \inst_gen|gen:xcounter[6]~2 ;
wire \inst_gen|gen:xcounter[7]~2 ;
wire \inst_gen|gen:xcounter[8]~1_combout ;
wire \inst_gen|gen:xcounter[8]~regout ;
wire \inst_gen|gen:xcounter[8]~2 ;
wire \inst_gen|gen:xcounter[9]~1_combout ;
wire \inst_gen|gen:xcounter[9]~regout ;
wire \inst_gen|gen:yr[0]~2 ;
wire \inst_gen|gen:yr[1]~2 ;
wire \inst_gen|gen:yr[2]~1_combout ;
wire \inst4~0clkctrl_outclk ;
wire \inst_gen|gen:yr[5]~1_combout ;
wire \inst_gen|gen:yr[5]~regout ;
wire \inst_gen|LessThan7~0_combout ;
wire \inst_gen|LessThan7~2_combout ;
wire \inst_gen|gen:yr[2]~regout ;
wire \inst_gen|gen:yr[2]~2 ;
wire \inst_gen|gen:yr[3]~2 ;
wire \inst_gen|gen:yr[4]~1_combout ;
wire \inst_gen|gen:yr[4]~regout ;
wire \inst_gen|gen:yr[4]~2 ;
wire \inst_gen|gen:yr[5]~2 ;
wire \inst_gen|gen:yr[6]~1_combout ;
wire \inst_gen|gen:yr[6]~regout ;
wire \inst_gen|gen:yr[6]~2 ;
wire \inst_gen|gen:yr[7]~2 ;
wire \inst_gen|gen:yr[8]~1_combout ;
wire \inst_gen|gen:yr[8]~regout ;
wire \inst_gen|gen:yr[8]~2 ;
wire \inst_gen|gen:yr[9]~1_combout ;
wire \inst_gen|gen:yr[9]~regout ;
wire \inst_gen|gen~0_combout ;
wire \inst_gen|gen:yr[7]~1_combout ;
wire \inst_gen|gen:yr[7]~regout ;
wire \inst_gen|LessThan5~0_combout ;
wire \inst_gen|gen~1_combout ;
wire \inst_gen|VGA_BLANK~regout ;
wire \inst|inst3|VGA_BLANK~feeder_combout ;
wire \inst|inst3|VGA_BLANK~regout ;
wire \inst2|VGA_BLANK~feeder_combout ;
wire \inst2|VGA_BLANK~regout ;
wire \inst_gen|gen:xcounter[5]~1_combout ;
wire \inst_gen|gen:xcounter[5]~regout ;
wire \inst_gen|gen~2_combout ;
wire \inst_gen|gen~3_combout ;
wire \inst_gen|VGA_HS~regout ;
wire \inst|inst3|VGA_HS~feeder_combout ;
wire \inst|inst3|VGA_HS~regout ;
wire \inst2|VGA_HS~feeder_combout ;
wire \inst2|VGA_HS~regout ;
wire \inst_gen|gen~4_combout ;
wire \inst_gen|gen~5_combout ;
wire \inst_gen|VGA_VS~regout ;
wire \inst|inst3|VGA_VS~feeder_combout ;
wire \inst|inst3|VGA_VS~regout ;
wire \inst2|VGA_VS~feeder_combout ;
wire \inst2|VGA_VS~regout ;
wire \inst_gen|VGA_SYNC~0_combout ;
wire \inst_gen|VGA_SYNC~regout ;
wire \inst|inst3|VGA_SYNC~regout ;
wire \inst2|VGA_SYNC~feeder_combout ;
wire \inst2|VGA_SYNC~regout ;
wire \inst|inst2|counter[1]~31_combout ;
wire \inst|inst2|counter[8]~45_combout ;
wire \inst|inst2|counter[6]~41_combout ;
wire \inst|inst2|LessThan7~7_combout ;
wire \inst|inst2|counter[10]~49_combout ;
wire \inst|inst2|LessThan7~8_combout ;
wire \inst|inst2|counter[28]~85_combout ;
wire \inst|inst2|counter[22]~73_combout ;
wire \inst|inst2|counter[19]~67_combout ;
wire \inst|inst2|LessThan7~2_combout ;
wire \inst|inst2|LessThan7~1_combout ;
wire \inst|inst2|counter[12]~53_combout ;
wire \inst|inst2|LessThan7~0_combout ;
wire \inst|inst2|LessThan7~4_combout ;
wire \inst|inst2|LessThan7~5_combout ;
wire \inst|inst2|LessThan7~9_combout ;
wire \inst|inst2|counter[1]~32 ;
wire \inst|inst2|counter[2]~33_combout ;
wire \inst|inst2|counter[2]~34 ;
wire \inst|inst2|counter[3]~36 ;
wire \inst|inst2|counter[4]~37_combout ;
wire \inst|inst2|counter[4]~38 ;
wire \inst|inst2|counter[5]~40 ;
wire \inst|inst2|counter[6]~42 ;
wire \inst|inst2|counter[7]~43_combout ;
wire \inst|inst2|counter[7]~44 ;
wire \inst|inst2|counter[8]~46 ;
wire \inst|inst2|counter[9]~47_combout ;
wire \inst|inst2|counter[9]~48 ;
wire \inst|inst2|counter[10]~50 ;
wire \inst|inst2|counter[11]~51_combout ;
wire \inst|inst2|counter[11]~52 ;
wire \inst|inst2|counter[12]~54 ;
wire \inst|inst2|counter[13]~55_combout ;
wire \inst|inst2|counter[13]~56 ;
wire \inst|inst2|counter[14]~57_combout ;
wire \inst|inst2|counter[14]~58 ;
wire \inst|inst2|counter[15]~59_combout ;
wire \inst|inst2|counter[15]~60 ;
wire \inst|inst2|counter[16]~61_combout ;
wire \inst|inst2|counter[16]~62 ;
wire \inst|inst2|counter[17]~63_combout ;
wire \inst|inst2|counter[17]~64 ;
wire \inst|inst2|counter[18]~65_combout ;
wire \inst|inst2|counter[18]~66 ;
wire \inst|inst2|counter[19]~68 ;
wire \inst|inst2|counter[20]~69_combout ;
wire \inst|inst2|counter[20]~70 ;
wire \inst|inst2|counter[21]~72 ;
wire \inst|inst2|counter[22]~74 ;
wire \inst|inst2|counter[23]~75_combout ;
wire \inst|inst2|counter[23]~76 ;
wire \inst|inst2|counter[24]~78 ;
wire \inst|inst2|counter[25]~79_combout ;
wire \inst|inst2|counter[25]~80 ;
wire \inst|inst2|counter[26]~82 ;
wire \inst|inst2|counter[27]~83_combout ;
wire \inst|inst2|counter[27]~84 ;
wire \inst|inst2|counter[28]~86 ;
wire \inst|inst2|counter[29]~87_combout ;
wire \inst|inst2|counter[29]~88 ;
wire \inst|inst2|counter[30]~89_combout ;
wire \inst|inst2|counter[30]~90 ;
wire \inst|inst2|counter[31]~91_combout ;
wire \inst_gen|xcolumn[8]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[7]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[6]~_Duplicate_2_regout ;
wire \inst|inst2|Add1~1 ;
wire \inst|inst2|Add1~3 ;
wire \inst|inst2|Add1~5 ;
wire \inst|inst2|Add1~7 ;
wire \inst|inst2|Add1~9 ;
wire \inst|inst2|Add1~10_combout ;
wire \inst|inst2|Add1~4_combout ;
wire \inst|inst2|Add1~0_combout ;
wire \inst|inst2|counter[3]~35_combout ;
wire \inst_gen|xcolumn[1]~_Duplicate_2_regout ;
wire \inst|inst2|LessThan3~1_cout ;
wire \inst|inst2|LessThan3~3_cout ;
wire \inst|inst2|LessThan3~5_cout ;
wire \inst|inst2|LessThan3~7_cout ;
wire \inst|inst2|LessThan3~9_cout ;
wire \inst|inst2|LessThan3~11_cout ;
wire \inst|inst2|LessThan3~13_cout ;
wire \inst|inst2|LessThan3~15_cout ;
wire \inst|inst2|LessThan3~17_cout ;
wire \inst|inst2|LessThan3~19_cout ;
wire \inst|inst2|LessThan3~20_combout ;
wire \inst_gen|xcolumn[9]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[5]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[4]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[3]~_Duplicate_2_regout ;
wire \inst|inst2|LessThan2~1_cout ;
wire \inst|inst2|LessThan2~3_cout ;
wire \inst|inst2|LessThan2~5_cout ;
wire \inst|inst2|LessThan2~7_cout ;
wire \inst|inst2|LessThan2~9_cout ;
wire \inst|inst2|LessThan2~11_cout ;
wire \inst|inst2|LessThan2~13_cout ;
wire \inst|inst2|LessThan2~15_cout ;
wire \inst|inst2|LessThan2~16_combout ;
wire \inst|inst2|LessThan2~18_combout ;
wire \inst|inst2|MuxAddress[1]~7_combout ;
wire \inst|inst2|MuxAddress[1]~8_combout ;
wire \inst|inst|LSPflag~1_combout ;
wire \inst|inst|LSPflag~2_combout ;
wire \inst|inst|LessThan5~0_combout ;
wire \inst|inst|LessThan4~0_combout ;
wire \inst|inst|LSPflag:romID[1]~combout ;
wire \inst|inst|Mux0~2_combout ;
wire \inst|inst|Add8~0_combout ;
wire \inst_gen|yrow[2]~feeder_combout ;
wire \inst_gen|xcolumn[2]~_Duplicate_2_regout ;
wire \inst|inst|Add8~6_combout ;
wire \inst|inst|Add8~7_combout ;
wire \inst|inst|LSPflag~0_combout ;
wire \inst|inst|Add8~9_combout ;
wire \inst|inst|Add8~12 ;
wire \inst|inst|Add8~14 ;
wire \inst|inst|Add8~16 ;
wire \inst|inst|Add8~18 ;
wire \inst|inst|Add8~20 ;
wire \inst|inst|Add8~21_combout ;
wire \inst|inst|Mux1~2_combout ;
wire \inst_gen|VGA_CLK~clkctrl_outclk ;
wire \inst|inst|Add8~1_combout ;
wire \inst|inst|Add8~22 ;
wire \inst|inst|Add8~23_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6_combout ;
wire \inst_gen|gen:xcounter[1]~1_combout ;
wire \inst_gen|gen:xcounter[1]~regout ;
wire \inst_gen|xcolumn[0]~_Duplicate_2_regout ;
wire \inst|inst|Mux13~0_combout ;
wire \inst_gen|gen:yr[1]~1_combout ;
wire \inst_gen|gen:yr[1]~regout ;
wire \inst_gen|yrow[1]~feeder_combout ;
wire \inst|inst|Mux12~0_combout ;
wire \inst|inst|Mux11~0_combout ;
wire \inst_gen|gen:yr[3]~1_combout ;
wire \inst_gen|gen:yr[3]~regout ;
wire \inst_gen|yrow[3]~feeder_combout ;
wire \inst|inst|Mux10~0_combout ;
wire \inst|inst|Mux9~0_combout ;
wire \inst|inst|Mux8~0_combout ;
wire \inst|inst|Mux7~0_combout ;
wire \inst|inst|Add8~11_combout ;
wire \inst|inst|Mux6~2_combout ;
wire \inst|inst|Mux5~2_combout ;
wire \inst|inst|Add8~15_combout ;
wire \inst|inst|Mux4~2_combout ;
wire \inst|inst|Mux3~2_combout ;
wire \inst|inst|Add8~19_combout ;
wire \inst|inst|Mux2~2_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8_combout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \inst|inst1|LessThan11~0_combout ;
wire \inst|inst1|LSPflag~3_combout ;
wire \inst|inst|VGA_B[2]~2_combout ;
wire \inst_gen|gen:yr[0]~1_combout ;
wire \inst_gen|gen:yr[0]~regout ;
wire \inst_gen|yrow[0]~feeder_combout ;
wire \inst|inst1|Add3~1 ;
wire \inst|inst1|Add3~3 ;
wire \inst|inst1|Add3~5 ;
wire \inst|inst1|Add3~7 ;
wire \inst|inst1|Add3~9 ;
wire \inst|inst1|Add3~11 ;
wire \inst|inst1|Add3~13 ;
wire \inst|inst1|Add3~15 ;
wire \inst|inst1|Add3~17 ;
wire \inst|inst1|Add3~19 ;
wire \inst|inst1|Add3~20_combout ;
wire \inst|inst|Add4~1 ;
wire \inst|inst|Add4~3 ;
wire \inst|inst|Add4~5 ;
wire \inst|inst|Add4~7 ;
wire \inst|inst|Add4~9 ;
wire \inst|inst|Add4~11 ;
wire \inst|inst|Add4~13 ;
wire \inst|inst|Add4~15 ;
wire \inst|inst|Add4~17 ;
wire \inst|inst|Add4~19 ;
wire \inst|inst|Add4~20_combout ;
wire \inst|inst|Add4~18_combout ;
wire \inst|inst|Add4~16_combout ;
wire \inst|inst|Add4~12_combout ;
wire \inst|inst|Add4~10_combout ;
wire \inst|inst|Add4~8_combout ;
wire \inst|inst|Add4~6_combout ;
wire \inst|inst|Add4~4_combout ;
wire \inst|inst|Add3~1_cout ;
wire \inst|inst|Add3~3 ;
wire \inst|inst|Add3~5 ;
wire \inst|inst|Add3~7 ;
wire \inst|inst|Add3~9 ;
wire \inst|inst|Add3~11 ;
wire \inst|inst|Add3~13 ;
wire \inst|inst|Add3~15 ;
wire \inst|inst|Add3~17 ;
wire \inst|inst|Add3~19 ;
wire \inst|inst|Add3~20_combout ;
wire \inst|inst1|Add3~18_combout ;
wire \inst|inst|Add3~16_combout ;
wire \inst|inst1|Add3~14_combout ;
wire \inst|inst|Add3~12_combout ;
wire \inst|inst|Add3~10_combout ;
wire \inst|inst|Add3~8_combout ;
wire \inst|inst|Add3~6_combout ;
wire \inst|inst1|Add3~4_combout ;
wire \inst|inst1|Add3~2_combout ;
wire \inst|inst|LessThan14~1_cout ;
wire \inst|inst|LessThan14~3_cout ;
wire \inst|inst|LessThan14~5_cout ;
wire \inst|inst|LessThan14~7_cout ;
wire \inst|inst|LessThan14~9_cout ;
wire \inst|inst|LessThan14~11_cout ;
wire \inst|inst|LessThan14~13_cout ;
wire \inst|inst|LessThan14~15_cout ;
wire \inst|inst|LessThan14~17_cout ;
wire \inst|inst|LessThan14~19_cout ;
wire \inst|inst|LessThan14~21_cout ;
wire \inst|inst|LessThan14~22_combout ;
wire \inst|inst1|Add1~0_combout ;
wire \inst|inst1|Add1~1_combout ;
wire \inst|inst1|Add1~2_combout ;
wire \inst|inst1|Add1~3_combout ;
wire \inst|inst1|Add1~4_combout ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~0 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~1 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~2 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~3 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~4 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~5 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~6 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~7 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~8 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~9 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~10 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~11 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~12 ;
wire \inst|inst1|Mult1|auto_generated|mac_mult1~13 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \~GND~combout ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~0 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~1 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~2 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~3 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~4 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~5 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~6 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~7 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~8 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~9 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~10 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~11 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~12 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~13 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~14 ;
wire \inst|inst|Mult0|auto_generated|mac_mult1~15 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|inst|Add1~1_cout ;
wire \inst|inst|Add1~3_cout ;
wire \inst|inst|Add1~5_cout ;
wire \inst|inst|Add1~7_cout ;
wire \inst|inst|Add1~9 ;
wire \inst|inst|Add1~11 ;
wire \inst|inst|Add1~13 ;
wire \inst|inst|Add1~14_combout ;
wire \inst|inst|Add1~8_combout ;
wire \inst|inst|Add1~10_combout ;
wire \inst|inst|LessThan13~2_combout ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|inst|Add1~15 ;
wire \inst|inst|Add1~16_combout ;
wire \inst|inst|LessThan13~3_combout ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|inst|Add1~17 ;
wire \inst|inst|Add1~19 ;
wire \inst|inst|Add1~21 ;
wire \inst|inst|Add1~23 ;
wire \inst|inst|Add1~25 ;
wire \inst|inst|Add1~27 ;
wire \inst|inst|Add1~29 ;
wire \inst|inst|Add1~31 ;
wire \inst|inst|Add1~33 ;
wire \inst|inst|Add1~35 ;
wire \inst|inst|Add1~37 ;
wire \inst|inst|Add1~39 ;
wire \inst|inst|Add1~40_combout ;
wire \inst|inst|Add1~28_combout ;
wire \inst|inst|Add1~24_combout ;
wire \inst|inst|Add1~26_combout ;
wire \inst|inst|LessThan13~4_combout ;
wire \inst|inst|LessThan13~5_combout ;
wire \inst|inst|VGA_B[7]~5_combout ;
wire \inst|inst1|Add0~1_combout ;
wire \inst|inst|LSPflag:romID[1]~0_combout ;
wire \inst|inst1|LSPflag:romID[1]~4_combout ;
wire \inst|inst1|LSPflag:romID[1]~3_combout ;
wire \inst|inst1|LSPflag~2_combout ;
wire \inst|inst1|Add9~4_combout ;
wire \inst|inst1|Add9~6_combout ;
wire \inst|inst1|Add9~7_combout ;
wire \inst|inst1|Add9~8_combout ;
wire \inst|inst1|Add9~10_combout ;
wire \inst|inst1|Add9~27_combout ;
wire \inst|inst1|Add9~28_combout ;
wire \inst|inst1|Add9~14 ;
wire \inst|inst1|Add9~16 ;
wire \inst|inst1|Add9~18 ;
wire \inst|inst1|Add9~20 ;
wire \inst|inst1|Add9~22 ;
wire \inst|inst1|Add9~24 ;
wire \inst|inst1|Add9~25_combout ;
wire \inst|inst1|Add9~23_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0_combout ;
wire \inst|inst1|LSPflag:romID[0]~0_combout ;
wire \inst|inst1|Mux13~0_combout ;
wire \inst|inst1|Mux12~0_combout ;
wire \inst|inst1|Mux11~0_combout ;
wire \inst|inst1|Mux10~0_combout ;
wire \inst|inst1|Mux9~0_combout ;
wire \inst|inst1|Mux8~0_combout ;
wire \inst|inst1|Mux7~0_combout ;
wire \inst|inst1|Add9~13_combout ;
wire \inst|inst1|Mux6~2_combout ;
wire \inst|inst1|Add9~15_combout ;
wire \inst|inst1|Mux5~2_combout ;
wire \inst|inst1|Add9~17_combout ;
wire \inst|inst1|Mux4~2_combout ;
wire \inst|inst1|Add9~19_combout ;
wire \inst|inst1|Mux3~2_combout ;
wire \inst|inst1|Add9~21_combout ;
wire \inst|inst1|Mux2~2_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|inst1|Mux0~2_combout ;
wire \inst|inst1|Mux1~2_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \inst|inst1|VGA_G[5]~0_combout ;
wire \inst|inst1|LSPflag~0_combout ;
wire \inst|inst1|Add0~1_wirecell_combout ;
wire \inst|inst1|Add5~1 ;
wire \inst|inst1|Add5~3 ;
wire \inst|inst1|Add5~5 ;
wire \inst|inst1|Add5~7 ;
wire \inst|inst1|Add5~9 ;
wire \inst|inst1|Add5~11 ;
wire \inst|inst1|Add5~13 ;
wire \inst|inst1|Add5~15 ;
wire \inst|inst1|Add5~17 ;
wire \inst|inst1|Add5~19 ;
wire \inst|inst1|Add5~21 ;
wire \inst|inst1|Add5~22_combout ;
wire \inst|inst1|Add5~20_combout ;
wire \inst|inst1|Add5~16_combout ;
wire \inst|inst1|Add5~14_combout ;
wire \inst|inst1|Add5~12_combout ;
wire \inst|inst1|Add5~8_combout ;
wire \inst|inst1|Add5~6_combout ;
wire \inst|inst1|Add6~1_cout ;
wire \inst|inst1|Add6~3 ;
wire \inst|inst1|Add6~5 ;
wire \inst|inst1|Add6~7 ;
wire \inst|inst1|Add6~9 ;
wire \inst|inst1|Add6~11 ;
wire \inst|inst1|Add6~13 ;
wire \inst|inst1|Add6~15 ;
wire \inst|inst1|Add6~17 ;
wire \inst|inst1|Add6~19 ;
wire \inst|inst1|Add6~21 ;
wire \inst|inst1|Add6~23 ;
wire \inst|inst1|Add6~25 ;
wire \inst|inst1|Add6~26_combout ;
wire \inst|inst1|Add6~24_combout ;
wire \inst|inst1|Add6~22_combout ;
wire \inst|inst1|Add6~20_combout ;
wire \inst|inst1|Add6~18_combout ;
wire \inst|inst1|Add6~14_combout ;
wire \inst|inst1|Add6~12_combout ;
wire \inst|inst1|Add6~4_combout ;
wire \inst|inst1|Add6~2_combout ;
wire \inst|inst1|LessThan15~0_combout ;
wire \inst|inst1|LessThan15~2_cout ;
wire \inst|inst1|LessThan15~4_cout ;
wire \inst|inst1|LessThan15~6_cout ;
wire \inst|inst1|LessThan15~8_cout ;
wire \inst|inst1|LessThan15~10_cout ;
wire \inst|inst1|LessThan15~12_cout ;
wire \inst|inst1|LessThan15~14_cout ;
wire \inst|inst1|LessThan15~16_cout ;
wire \inst|inst1|LessThan15~18_cout ;
wire \inst|inst1|LessThan15~20_cout ;
wire \inst|inst1|LessThan15~21_combout ;
wire \inst|inst1|LessThan15~23_combout ;
wire \inst|inst1|VGA_B[6]~0_combout ;
wire \inst|inst4|Mux16~0_combout ;
wire \inst|inst2|secondImage~0_combout ;
wire \inst|inst2|secondImage~regout ;
wire \inst|inst2|Add2~0_combout ;
wire \inst|inst2|Add2~1_combout ;
wire \inst|inst2|Add2~2_combout ;
wire \inst|inst2|LessThan6~1_cout ;
wire \inst|inst2|LessThan6~3_cout ;
wire \inst|inst2|LessThan6~5_cout ;
wire \inst|inst2|LessThan6~7_cout ;
wire \inst|inst2|LessThan6~9_cout ;
wire \inst|inst2|LessThan6~11_cout ;
wire \inst|inst2|LessThan6~13_cout ;
wire \inst|inst2|LessThan6~15_cout ;
wire \inst|inst2|LessThan6~17_cout ;
wire \inst|inst2|LessThan6~19_cout ;
wire \inst|inst2|LessThan6~20_combout ;
wire \inst|inst2|MuxAddress~2_combout ;
wire \inst|inst2|MuxAddress~3_combout ;
wire \inst|inst2|Add0~1 ;
wire \inst|inst2|Add0~3 ;
wire \inst|inst2|Add0~5 ;
wire \inst|inst2|Add0~7 ;
wire \inst|inst2|Add0~9 ;
wire \inst|inst2|Add0~11 ;
wire \inst|inst2|Add0~13 ;
wire \inst|inst2|Add0~14_combout ;
wire \inst|inst2|Add0~12_combout ;
wire \inst|inst2|Add0~10_combout ;
wire \inst|inst2|Add0~8_combout ;
wire \inst|inst2|Add0~4_combout ;
wire \inst|inst2|Add0~2_combout ;
wire \inst|inst2|LessThan1~1_cout ;
wire \inst|inst2|LessThan1~3_cout ;
wire \inst|inst2|LessThan1~5_cout ;
wire \inst|inst2|LessThan1~7_cout ;
wire \inst|inst2|LessThan1~9_cout ;
wire \inst|inst2|LessThan1~11_cout ;
wire \inst|inst2|LessThan1~13_cout ;
wire \inst|inst2|LessThan1~15_cout ;
wire \inst|inst2|LessThan1~17_cout ;
wire \inst|inst2|LessThan1~19_cout ;
wire \inst|inst2|LessThan1~20_combout ;
wire \inst|inst2|counter[5]~39_combout ;
wire \inst|inst2|LessThan0~1_cout ;
wire \inst|inst2|LessThan0~3_cout ;
wire \inst|inst2|LessThan0~5_cout ;
wire \inst|inst2|LessThan0~7_cout ;
wire \inst|inst2|LessThan0~9_cout ;
wire \inst|inst2|LessThan0~11_cout ;
wire \inst|inst2|LessThan0~13_cout ;
wire \inst|inst2|LessThan0~15_cout ;
wire \inst|inst2|LessThan0~17_cout ;
wire \inst|inst2|LessThan0~18_combout ;
wire \inst|inst2|MuxAddress[0]~9_combout ;
wire \inst|inst2|MuxAddress[0]~10_combout ;
wire \inst|inst2|MuxAddress[0]~6_combout ;
wire \inst|inst4|Mux17~0_combout ;
wire \inst|inst1|LSPflag~4_combout ;
wire \inst|inst1|RGB~2_combout ;
wire \inst|inst1|VGA_B[0]~1_combout ;
wire \inst|inst4|Mux19~0_combout ;
wire \inst|inst|Add4~14_combout ;
wire \inst|inst|Add5~1_cout ;
wire \inst|inst|Add5~3 ;
wire \inst|inst|Add5~5 ;
wire \inst|inst|Add5~7 ;
wire \inst|inst|Add5~9 ;
wire \inst|inst|Add5~11 ;
wire \inst|inst|Add5~13 ;
wire \inst|inst|Add5~15 ;
wire \inst|inst|Add5~17 ;
wire \inst|inst|Add5~19 ;
wire \inst|inst|Add5~21 ;
wire \inst|inst|Add5~22_combout ;
wire \inst|inst|Add5~20_combout ;
wire \inst|inst|Add5~16_combout ;
wire \inst|inst|Add5~14_combout ;
wire \inst|inst|Add5~6_combout ;
wire \inst|inst|Add5~4_combout ;
wire \inst|inst|LessThan15~2_cout ;
wire \inst|inst|LessThan15~4_cout ;
wire \inst|inst|LessThan15~6_cout ;
wire \inst|inst|LessThan15~8_cout ;
wire \inst|inst|LessThan15~10_cout ;
wire \inst|inst|LessThan15~12_cout ;
wire \inst|inst|LessThan15~14_cout ;
wire \inst|inst|LessThan15~16_cout ;
wire \inst|inst|LessThan15~18_cout ;
wire \inst|inst|LessThan15~20_cout ;
wire \inst|inst|LessThan15~21_combout ;
wire \inst|inst|VGA_G[6]~1_combout ;
wire \inst|inst|Add3~21 ;
wire \inst|inst|Add3~22_combout ;
wire \inst|inst|VGA_G[6]~0_combout ;
wire \inst|inst|VGA_B[2]~4_combout ;
wire \inst|inst4|Mux20~0_combout ;
wire \inst|inst1|Add0~2_combout ;
wire \inst|inst1|Add0~0_combout ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~0 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~1 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~2 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~3 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~4 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~5 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~6 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~7 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~8 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~9 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~10 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~11 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~12 ;
wire \inst|inst1|Mult0|auto_generated|mac_mult1~13 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|inst1|Add2~3_cout ;
wire \inst|inst1|Add2~5_cout ;
wire \inst|inst1|Add2~7_cout ;
wire \inst|inst1|Add2~9_cout ;
wire \inst|inst1|Add2~11 ;
wire \inst|inst1|Add2~13 ;
wire \inst|inst1|Add2~15 ;
wire \inst|inst1|Add2~17 ;
wire \inst|inst1|Add2~19 ;
wire \inst|inst1|Add2~21 ;
wire \inst|inst1|Add2~23 ;
wire \inst|inst1|Add2~25 ;
wire \inst|inst1|Add2~27 ;
wire \inst|inst1|Add2~29 ;
wire \inst|inst1|Add2~31 ;
wire \inst|inst1|Add2~33 ;
wire \inst|inst1|Add2~35 ;
wire \inst|inst1|Add2~37 ;
wire \inst|inst1|Add2~39 ;
wire \inst|inst1|Add2~41 ;
wire \inst|inst1|Add2~42_combout ;
wire \inst|inst1|Add2~12_combout ;
wire \inst|inst1|Add2~14_combout ;
wire \inst|inst1|Add2~16_combout ;
wire \inst|inst1|LessThan13~2_combout ;
wire \inst|inst1|Add2~22_combout ;
wire \inst|inst1|Add2~24_combout ;
wire \inst|inst1|Add2~20_combout ;
wire \inst|inst1|LessThan13~1_combout ;
wire \inst|inst1|Add2~18_combout ;
wire \inst|inst1|LessThan13~3_combout ;
wire \inst|inst1|Add2~30_combout ;
wire \inst|inst1|Add2~26_combout ;
wire \inst|inst1|Add2~32_combout ;
wire \inst|inst1|LessThan13~4_combout ;
wire \inst|inst1|LessThan13~5_combout ;
wire \inst|inst1|Add5~18_combout ;
wire \inst|inst1|Add5~4_combout ;
wire \inst|inst1|Add4~1_cout ;
wire \inst|inst1|Add4~3 ;
wire \inst|inst1|Add4~5 ;
wire \inst|inst1|Add4~7 ;
wire \inst|inst1|Add4~9 ;
wire \inst|inst1|Add4~11 ;
wire \inst|inst1|Add4~13 ;
wire \inst|inst1|Add4~15 ;
wire \inst|inst1|Add4~17 ;
wire \inst|inst1|Add4~19 ;
wire \inst|inst1|Add4~20_combout ;
wire \inst|inst1|Add4~16_combout ;
wire \inst|inst1|Add3~12_combout ;
wire \inst|inst1|Add3~10_combout ;
wire \inst|inst1|Add3~8_combout ;
wire \inst|inst1|Add4~6_combout ;
wire \inst|inst1|Add4~4_combout ;
wire \inst|inst1|Add4~2_combout ;
wire \inst|inst1|Add3~0_combout ;
wire \inst|inst1|LessThan14~1_cout ;
wire \inst|inst1|LessThan14~3_cout ;
wire \inst|inst1|LessThan14~5_cout ;
wire \inst|inst1|LessThan14~7_cout ;
wire \inst|inst1|LessThan14~9_cout ;
wire \inst|inst1|LessThan14~11_cout ;
wire \inst|inst1|LessThan14~13_cout ;
wire \inst|inst1|LessThan14~15_cout ;
wire \inst|inst1|LessThan14~17_cout ;
wire \inst|inst1|LessThan14~19_cout ;
wire \inst|inst1|LessThan14~21_cout ;
wire \inst|inst1|LessThan14~22_combout ;
wire \inst|inst1|Add4~21 ;
wire \inst|inst1|Add4~22_combout ;
wire \inst|inst1|Add4~23 ;
wire \inst|inst1|Add4~24_combout ;
wire \inst|inst1|RGB~3_combout ;
wire \inst|inst1|VGA_B[2]~2_combout ;
wire \inst|inst1|VGA_B[2]~3_combout ;
wire \inst|inst4|Mux21~0_combout ;
wire \inst|inst4|Mux22~0_combout ;
wire \inst|inst1|VGA_G[7]~1_combout ;
wire \inst|inst4|Mux8~0_combout ;
wire \inst2|VGA_G[9]~feeder_combout ;
wire \inst|inst|VGA_G[6]~2_combout ;
wire \inst|inst4|Mux9~0_combout ;
wire \inst|inst1|VGA_G[5]~2_combout ;
wire \inst|inst4|Mux10~0_combout ;
wire \inst|inst1|VGA_G[0]~3_combout ;
wire \inst|inst1|VGA_G[0]~4_combout ;
wire \inst|inst4|Mux11~0_combout ;
wire \inst|inst4|Mux12~0_combout ;
wire \inst2|VGA_G[5]~feeder_combout ;
wire \inst|inst4|Mux13~0_combout ;
wire \inst2|VGA_G[3]~feeder_combout ;
wire \inst2|VGA_G[2]~feeder_combout ;
wire \inst2|VGA_G[1]~feeder_combout ;
wire \inst2|VGA_G[0]~feeder_combout ;
wire \inst|inst|RGB~0_combout ;
wire \inst|inst|VGA_R[7]~8_combout ;
wire \inst|inst|VGA_R[7]~9_combout ;
wire \inst|inst4|Mux0~0_combout ;
wire \inst|inst1|VGA_R[6]~0_combout ;
wire \inst|inst4|Mux1~0_combout ;
wire \inst|inst4|Mux3~0_combout ;
wire \inst2|VGA_R[5]~feeder_combout ;
wire \inst|inst1|VGA_R[2]~1_combout ;
wire \inst|inst4|Mux5~0_combout ;
wire \inst2|VGA_R[3]~feeder_combout ;
wire \inst2|VGA_R[1]~feeder_combout ;
wire \inst2|VGA_R[0]~feeder_combout ;
wire [3:0] \KEY~combout ;
wire [1:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \inst2|VGA_R ;
wire [9:0] \inst2|VGA_G ;
wire [9:0] \inst2|VGA_B ;
wire [7:0] \inst|inst3|VGA_R2 ;
wire [7:0] \inst|inst3|VGA_R1 ;
wire [7:0] \inst|inst3|VGA_G2 ;
wire [7:0] \inst|inst3|VGA_G1 ;
wire [7:0] \inst|inst3|VGA_B2 ;
wire [7:0] \inst|inst3|VGA_B1 ;
wire [1:0] \inst|inst3|MuxAddress ;
wire [31:0] \inst|inst2|counter ;
wire [1:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \inst_gen|yrow ;

wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [35:0] \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [35:0] \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|inst1|Mult0|auto_generated|mac_out2~0  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|inst1|Mult0|auto_generated|mac_out2~1  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|inst1|Mult0|auto_generated|mac_out2~2  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|inst1|Mult0|auto_generated|mac_out2~3  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|inst1|Mult0|auto_generated|mac_out2~4  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|inst1|Mult0|auto_generated|mac_out2~5  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|inst1|Mult0|auto_generated|mac_out2~6  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|inst1|Mult0|auto_generated|mac_out2~7  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|inst1|Mult0|auto_generated|mac_out2~8  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|inst1|Mult0|auto_generated|mac_out2~9  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|inst1|Mult0|auto_generated|mac_out2~10  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|inst1|Mult0|auto_generated|mac_out2~11  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|inst1|Mult0|auto_generated|mac_out2~12  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|inst1|Mult0|auto_generated|mac_out2~13  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|inst1|Mult0|auto_generated|mac_out2~dataout  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT20  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  = \inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|inst1|Mult1|auto_generated|mac_out2~0  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|inst1|Mult1|auto_generated|mac_out2~1  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|inst1|Mult1|auto_generated|mac_out2~2  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|inst1|Mult1|auto_generated|mac_out2~3  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|inst1|Mult1|auto_generated|mac_out2~4  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|inst1|Mult1|auto_generated|mac_out2~5  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|inst1|Mult1|auto_generated|mac_out2~6  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|inst1|Mult1|auto_generated|mac_out2~7  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|inst1|Mult1|auto_generated|mac_out2~8  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|inst1|Mult1|auto_generated|mac_out2~9  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|inst1|Mult1|auto_generated|mac_out2~10  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|inst1|Mult1|auto_generated|mac_out2~11  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|inst1|Mult1|auto_generated|mac_out2~12  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|inst1|Mult1|auto_generated|mac_out2~13  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|inst1|Mult1|auto_generated|mac_out2~dataout  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|inst|Mult0|auto_generated|mac_out2~0  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|inst|Mult0|auto_generated|mac_out2~1  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|inst|Mult0|auto_generated|mac_out2~2  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|inst|Mult0|auto_generated|mac_out2~3  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|inst|Mult0|auto_generated|mac_out2~4  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|inst|Mult0|auto_generated|mac_out2~5  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|inst|Mult0|auto_generated|mac_out2~6  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|inst|Mult0|auto_generated|mac_out2~7  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|inst|Mult0|auto_generated|mac_out2~8  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|inst|Mult0|auto_generated|mac_out2~9  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|inst|Mult0|auto_generated|mac_out2~10  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|inst|Mult0|auto_generated|mac_out2~11  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|inst|Mult0|auto_generated|mac_out2~12  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|inst|Mult0|auto_generated|mac_out2~13  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|inst|Mult0|auto_generated|mac_out2~14  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|inst|Mult0|auto_generated|mac_out2~15  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|inst|Mult0|auto_generated|mac_out2~dataout  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|inst1|Mult0|auto_generated|mac_mult1~0  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~1  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~2  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~3  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~4  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~5  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~6  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~7  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~8  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~9  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~10  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~11  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~12  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~13  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~dataout  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst|inst1|Mult1|auto_generated|mac_mult1~0  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~1  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~2  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~3  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~4  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~5  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~6  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~7  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~8  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~9  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~10  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~11  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~12  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~13  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~dataout  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst|inst|Mult0|auto_generated|mac_mult1~0  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|inst|Mult0|auto_generated|mac_mult1~1  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|inst|Mult0|auto_generated|mac_mult1~2  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|inst|Mult0|auto_generated|mac_mult1~3  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|inst|Mult0|auto_generated|mac_mult1~4  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|inst|Mult0|auto_generated|mac_mult1~5  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|inst|Mult0|auto_generated|mac_mult1~6  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|inst|Mult0|auto_generated|mac_mult1~7  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|inst|Mult0|auto_generated|mac_mult1~8  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|inst|Mult0|auto_generated|mac_mult1~9  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|inst|Mult0|auto_generated|mac_mult1~10  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|inst|Mult0|auto_generated|mac_mult1~11  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|inst|Mult0|auto_generated|mac_mult1~12  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|inst|Mult0|auto_generated|mac_mult1~13  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|inst|Mult0|auto_generated|mac_mult1~14  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|inst|Mult0|auto_generated|mac_mult1~15  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|inst|Mult0|auto_generated|mac_mult1~dataout  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCFF_X28_Y26_N11
cycloneii_lcell_ff \inst|inst2|counter[21] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[21]~71_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [21]));

// Location: LCFF_X28_Y26_N17
cycloneii_lcell_ff \inst|inst2|counter[24] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[24]~77_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [24]));

// Location: LCFF_X28_Y26_N21
cycloneii_lcell_ff \inst|inst2|counter[26] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[26]~81_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [26]));

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \inst|inst2|Add0~0 (
// Equation(s):
// \inst|inst2|Add0~0_combout  = (\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (\inst_gen|xcolumn[3]~_Duplicate_2_regout  $ (VCC))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (\inst_gen|xcolumn[3]~_Duplicate_2_regout  & VCC))
// \inst|inst2|Add0~1  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & \inst_gen|xcolumn[3]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|Add0~0_combout ),
	.cout(\inst|inst2|Add0~1 ));
// synopsys translate_off
defparam \inst|inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst|inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \inst|inst2|Add0~6 (
// Equation(s):
// \inst|inst2|Add0~6_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (!\inst|inst2|Add0~5 )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst|inst2|Add0~5 ) # (GND)))
// \inst|inst2|Add0~7  = CARRY((!\inst|inst2|Add0~5 ) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~5 ),
	.combout(\inst|inst2|Add0~6_combout ),
	.cout(\inst|inst2|Add0~7 ));
// synopsys translate_off
defparam \inst|inst2|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst|inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \inst|inst2|Add1~2 (
// Equation(s):
// \inst|inst2|Add1~2_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (!\inst|inst2|Add1~1 )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst|inst2|Add1~1 ) # (GND)))
// \inst|inst2|Add1~3  = CARRY((!\inst|inst2|Add1~1 ) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add1~1 ),
	.combout(\inst|inst2|Add1~2_combout ),
	.cout(\inst|inst2|Add1~3 ));
// synopsys translate_off
defparam \inst|inst2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst|inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \inst|inst2|Add1~6 (
// Equation(s):
// \inst|inst2|Add1~6_combout  = (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (!\inst|inst2|Add1~5 )) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & ((\inst|inst2|Add1~5 ) # (GND)))
// \inst|inst2|Add1~7  = CARRY((!\inst|inst2|Add1~5 ) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add1~5 ),
	.combout(\inst|inst2|Add1~6_combout ),
	.cout(\inst|inst2|Add1~7 ));
// synopsys translate_off
defparam \inst|inst2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \inst|inst2|Add1~8 (
// Equation(s):
// \inst|inst2|Add1~8_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst|inst2|Add1~7  $ (GND))) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (!\inst|inst2|Add1~7  & VCC))
// \inst|inst2|Add1~9  = CARRY((\inst_gen|xcolumn[9]~_Duplicate_2_regout  & !\inst|inst2|Add1~7 ))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add1~7 ),
	.combout(\inst|inst2|Add1~8_combout ),
	.cout(\inst|inst2|Add1~9 ));
// synopsys translate_off
defparam \inst|inst2|Add1~8 .lut_mask = 16'hA50A;
defparam \inst|inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneii_lcell_comb \inst|inst1|Add2~0 (
// Equation(s):
// \inst|inst1|Add2~0_combout  = \inst_gen|yrow [0] $ (!\inst_gen|xcolumn[0]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_gen|yrow [0]),
	.datad(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add2~0 .lut_mask = 16'hF00F;
defparam \inst|inst1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \inst|inst1|Add5~0 (
// Equation(s):
// \inst|inst1|Add5~0_combout  = (\inst_gen|xcolumn[0]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & VCC)) # (!\inst_gen|xcolumn[0]~_Duplicate_2_regout  & (\inst_gen|xcolumn[1]~_Duplicate_2_regout  $ (GND)))
// \inst|inst1|Add5~1  = CARRY((!\inst_gen|xcolumn[0]~_Duplicate_2_regout  & !\inst_gen|xcolumn[1]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add5~0_combout ),
	.cout(\inst|inst1|Add5~1 ));
// synopsys translate_off
defparam \inst|inst1|Add5~0 .lut_mask = 16'h6611;
defparam \inst|inst1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \inst|inst1|Add5~2 (
// Equation(s):
// \inst|inst1|Add5~2_combout  = (\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|inst1|Add5~1 ) # (GND))) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (!\inst|inst1|Add5~1 )))) # 
// (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (!\inst|inst1|Add5~1 )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|inst1|Add5~1  & VCC))))
// \inst|inst1|Add5~3  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[1]~_Duplicate_2_regout ) # (!\inst|inst1|Add5~1 ))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (\inst_gen|xcolumn[1]~_Duplicate_2_regout  & 
// !\inst|inst1|Add5~1 )))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~1 ),
	.combout(\inst|inst1|Add5~2_combout ),
	.cout(\inst|inst1|Add5~3 ));
// synopsys translate_off
defparam \inst|inst1|Add5~2 .lut_mask = 16'h968E;
defparam \inst|inst1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \inst|inst1|Add5~10 (
// Equation(s):
// \inst|inst1|Add5~10_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & ((\inst|inst1|Add5~9 ) # (GND))) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|inst1|Add5~9 )))) # 
// (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|inst1|Add5~9 )) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (\inst|inst1|Add5~9  & VCC))))
// \inst|inst1|Add5~11  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout ) # (!\inst|inst1|Add5~9 ))) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (\inst_gen|xcolumn[5]~_Duplicate_2_regout  & 
// !\inst|inst1|Add5~9 )))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~9 ),
	.combout(\inst|inst1|Add5~10_combout ),
	.cout(\inst|inst1|Add5~11 ));
// synopsys translate_off
defparam \inst|inst1|Add5~10 .lut_mask = 16'h968E;
defparam \inst|inst1|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \inst|inst1|Add6~6 (
// Equation(s):
// \inst|inst1|Add6~6_combout  = (\inst|inst1|Add5~6_combout  & ((\inst|inst1|Add6~5 ) # (GND))) # (!\inst|inst1|Add5~6_combout  & (!\inst|inst1|Add6~5 ))
// \inst|inst1|Add6~7  = CARRY((\inst|inst1|Add5~6_combout ) # (!\inst|inst1|Add6~5 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~5 ),
	.combout(\inst|inst1|Add6~6_combout ),
	.cout(\inst|inst1|Add6~7 ));
// synopsys translate_off
defparam \inst|inst1|Add6~6 .lut_mask = 16'hC3CF;
defparam \inst|inst1|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneii_lcell_comb \inst|inst1|Add6~8 (
// Equation(s):
// \inst|inst1|Add6~8_combout  = (\inst|inst1|Add5~8_combout  & (!\inst|inst1|Add6~7  & VCC)) # (!\inst|inst1|Add5~8_combout  & (\inst|inst1|Add6~7  $ (GND)))
// \inst|inst1|Add6~9  = CARRY((!\inst|inst1|Add5~8_combout  & !\inst|inst1|Add6~7 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~7 ),
	.combout(\inst|inst1|Add6~8_combout ),
	.cout(\inst|inst1|Add6~9 ));
// synopsys translate_off
defparam \inst|inst1|Add6~8 .lut_mask = 16'h3C03;
defparam \inst|inst1|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneii_lcell_comb \inst|inst1|Add6~10 (
// Equation(s):
// \inst|inst1|Add6~10_combout  = (\inst|inst1|Add5~10_combout  & ((\inst|inst1|Add6~9 ) # (GND))) # (!\inst|inst1|Add5~10_combout  & (!\inst|inst1|Add6~9 ))
// \inst|inst1|Add6~11  = CARRY((\inst|inst1|Add5~10_combout ) # (!\inst|inst1|Add6~9 ))

	.dataa(\inst|inst1|Add5~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~9 ),
	.combout(\inst|inst1|Add6~10_combout ),
	.cout(\inst|inst1|Add6~11 ));
// synopsys translate_off
defparam \inst|inst1|Add6~10 .lut_mask = 16'hA5AF;
defparam \inst|inst1|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \inst|inst1|Add6~16 (
// Equation(s):
// \inst|inst1|Add6~16_combout  = (\inst|inst1|Add5~16_combout  & (\inst|inst1|Add6~15  $ (GND))) # (!\inst|inst1|Add5~16_combout  & ((GND) # (!\inst|inst1|Add6~15 )))
// \inst|inst1|Add6~17  = CARRY((!\inst|inst1|Add6~15 ) # (!\inst|inst1|Add5~16_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~15 ),
	.combout(\inst|inst1|Add6~16_combout ),
	.cout(\inst|inst1|Add6~17 ));
// synopsys translate_off
defparam \inst|inst1|Add6~16 .lut_mask = 16'hC33F;
defparam \inst|inst1|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000001FF80001FF00000000000000000000001FF00001FE00000000000000000000003FF00003FE00000000000000000000003FE00003FE00000000000000000000003FE00007FC00000000000000000000003FC00007FC00000000000000000000007FC0000FFC00000000000000000000007FC0000FF800000000000000000000007F80001FF800000000000000000000007F80003FF000000000000000000000007F80003FF000000000000000000000007F00007FE000000000000000000000007F0000FFE000000000000000000000007F0000FFC000000000000000000000007F0001FFC000000000000000000000007F0003FF800000000000000000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000003F8007FF0000000000000000000000003F8007FF0000000000000000000000003FC00FFE0000000000000000000000001FE03FFC0000000000000000000000001FF8FFFC0000000000000000000000000FFFFFF80000000000000000000000000FFFFFF000000000000000000000000007FFFFE000000000000000000000000003FFFFC000000000000000000000000000FFFF80000000000000000000000000007FFE00000000000000000000000000001FF80000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000007FF00000000000000000000000000000FFFC0000000000000000000000000003FFFF0000000000000000000000000007FFFF800000000000000000000000000FFFFFC00000000000000000000000001FFFFFE00000000000000000000000003FFFFFE00000000000000000000000003FFC3FF00000000000000000000000007FF80FF0000000000000000000000000FFE007F8000000000000000000000001FFC003F8000000000000000000000001FFC003FC000000000000000000000003FF8001FC00000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000007FF0001FC000000000000000000000007FE0001FC00000000000000000000000FFE0001FC00000000000000000000000FFC0001FC00000000000000000000001FF80001FC00000000000000000000001FF80003FC00000000000000000000003FF00003FC00000000000000000000003FE00003FC00000000000000000000007FE00007FC00000000000000000000007FC00007F80000000000000000000000FFC0000FF80000000000000000000000FF80000FF80000000000000000000000FF80001FF00000000000000000000000FF00001FF00000000000000000000001FF00003FF00000000000000000000001FF00003FE000000;
// synopsys translate_on

// Location: M4K_X52_Y28
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h03FFFFFFC0000000000000000000000003FFFFFFE0000000000000000000000003FFFFFFF8000000000000000000000003FFFFFFFC000000000000000000000003FFFFFFFE000000000000000000000003FCFFFFFF000000000000000000000003FC7FFFFFC00000000000000000000003FC3FFFFFE00000000000000000000003F80FFFFFF00000000000000000000007F807FFFFFC0000000000000000000007F803FFFFFE0000000000000000000007F800FFFFFF0000000000000000000007F8007FFFFF8000000000000000000007F8003FFFFF800000000000000000000FF0001FFFFF800000000000000000000FF00007FFFF80000000000000000000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0FF00003FFFF800000000000000000000FF00001FFFF800000000000000000001FF000007FFF800000000000000000001FE000003FFF000000000000000000001FE000001FFF000000000000000000001FE0000007FE000000000000000000001FC0000003FC000000000000000000003FC0000001F8000000000000000000003F8000000070000000000000000000001F0000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000F8000000000000000000000600000001FC000000000000000000001F80000003FC000000000000000000003FC0000003F8000000000000000000007FE0000007F800000000000000000000FFF8000007F8;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000FFFC000007F800000000000000000001FFFE00000FF800000000000000000001FFFF80000FF000000000000000000001FFFFC0000FF000000000000000000001FFFFE0000FF000000000000000000001FFFFF8000FF000000000000000000001FFFFFC001FE000000000000000000001FFFFFE001FE000000000000000000000FFFFFF001FE0000000000000000000007FFFFFC01FE0000000000000000000003FFFFFE01FE0000000000000000000000FFFFFF01FC00000000000000000000007FFFFFC3FC00000000000000000000003FFFFFE3FC00000000000000000000000FFFFFF3FC000000000000000000000007FFFFFFFC0;
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000003FFFFFFFC000000000000000000000001FFFFFFFC0000000000000000000000007FFFFFFC0000000000000000000000003FFFFFFC0000000000000000000000001FFFFFFC00000000000000000000000007FFFFFC00000000000000000000000003FFFFFC00000000000000000000000001FFFFFC000000000000000000000000007FFFFE000000000000000000000000003FFFFE000000000000000000000000001FFFFE0000000000000000000000000007FFFE0000000000000000000000000003FFFE0000000000000000000000000001FFFE00000000000000000000000000007FFE00000000000000000000000000003FFC0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000001FF8000000000000000000000000000007F8000000000000000000000000000003F0000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y30
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0030000000000000000000000000000000FC000000000000000000000000000001FE000000000000000000000000000001FF800000000000000000000000000003FFC00000000000000000000000000007FFE00000000000000000000000000007FFF80000000000000000000000000007FFFC0000000000000000000000000007FFFE0000000000000000000000000007FFFF8000000000000000000000000007FFFFC000000000000000000000000007FFFFE000000000000000000000000003FFFFF800000000000000000000000003FFFFFC00000000000000000000000003FFFFFE00000000000000000000000003FFFFFF800000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneii_lcell_comb \inst|inst1|Add4~8 (
// Equation(s):
// \inst|inst1|Add4~8_combout  = (\inst|inst1|Add5~8_combout  & (\inst|inst1|Add4~7  $ (GND))) # (!\inst|inst1|Add5~8_combout  & ((GND) # (!\inst|inst1|Add4~7 )))
// \inst|inst1|Add4~9  = CARRY((!\inst|inst1|Add4~7 ) # (!\inst|inst1|Add5~8_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~7 ),
	.combout(\inst|inst1|Add4~8_combout ),
	.cout(\inst|inst1|Add4~9 ));
// synopsys translate_off
defparam \inst|inst1|Add4~8 .lut_mask = 16'hC33F;
defparam \inst|inst1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneii_lcell_comb \inst|inst1|Add4~10 (
// Equation(s):
// \inst|inst1|Add4~10_combout  = (\inst|inst1|Add5~10_combout  & ((\inst|inst1|Add4~9 ) # (GND))) # (!\inst|inst1|Add5~10_combout  & (!\inst|inst1|Add4~9 ))
// \inst|inst1|Add4~11  = CARRY((\inst|inst1|Add5~10_combout ) # (!\inst|inst1|Add4~9 ))

	.dataa(\inst|inst1|Add5~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~9 ),
	.combout(\inst|inst1|Add4~10_combout ),
	.cout(\inst|inst1|Add4~11 ));
// synopsys translate_off
defparam \inst|inst1|Add4~10 .lut_mask = 16'hA5AF;
defparam \inst|inst1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneii_lcell_comb \inst|inst1|Add4~12 (
// Equation(s):
// \inst|inst1|Add4~12_combout  = (\inst|inst1|Add5~12_combout  & (\inst|inst1|Add4~11  $ (GND))) # (!\inst|inst1|Add5~12_combout  & ((GND) # (!\inst|inst1|Add4~11 )))
// \inst|inst1|Add4~13  = CARRY((!\inst|inst1|Add4~11 ) # (!\inst|inst1|Add5~12_combout ))

	.dataa(\inst|inst1|Add5~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~11 ),
	.combout(\inst|inst1|Add4~12_combout ),
	.cout(\inst|inst1|Add4~13 ));
// synopsys translate_off
defparam \inst|inst1|Add4~12 .lut_mask = 16'hA55F;
defparam \inst|inst1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneii_lcell_comb \inst|inst1|Add4~14 (
// Equation(s):
// \inst|inst1|Add4~14_combout  = (\inst|inst1|Add5~14_combout  & ((\inst|inst1|Add4~13 ) # (GND))) # (!\inst|inst1|Add5~14_combout  & (!\inst|inst1|Add4~13 ))
// \inst|inst1|Add4~15  = CARRY((\inst|inst1|Add5~14_combout ) # (!\inst|inst1|Add4~13 ))

	.dataa(\inst|inst1|Add5~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~13 ),
	.combout(\inst|inst1|Add4~14_combout ),
	.cout(\inst|inst1|Add4~15 ));
// synopsys translate_off
defparam \inst|inst1|Add4~14 .lut_mask = 16'hA5AF;
defparam \inst|inst1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneii_lcell_comb \inst|inst1|Add4~18 (
// Equation(s):
// \inst|inst1|Add4~18_combout  = (\inst|inst1|Add5~18_combout  & (!\inst|inst1|Add4~17 )) # (!\inst|inst1|Add5~18_combout  & (\inst|inst1|Add4~17  & VCC))
// \inst|inst1|Add4~19  = CARRY((\inst|inst1|Add5~18_combout  & !\inst|inst1|Add4~17 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~17 ),
	.combout(\inst|inst1|Add4~18_combout ),
	.cout(\inst|inst1|Add4~19 ));
// synopsys translate_off
defparam \inst|inst1|Add4~18 .lut_mask = 16'h3C0C;
defparam \inst|inst1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneii_lcell_comb \inst|inst1|Add4~24 (
// Equation(s):
// \inst|inst1|Add4~24_combout  = (\inst|inst1|Add4~23  & (((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )))) # (!\inst|inst1|Add4~23  & ((((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )))))
// \inst|inst1|Add4~25  = CARRY((!\inst|inst1|Add4~23  & ((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout ))))

	.dataa(\inst|inst1|LSPflag~0_combout ),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~23 ),
	.combout(\inst|inst1|Add4~24_combout ),
	.cout(\inst|inst1|Add4~25 ));
// synopsys translate_off
defparam \inst|inst1|Add4~24 .lut_mask = 16'hB40B;
defparam \inst|inst1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneii_lcell_comb \inst|inst1|Add4~26 (
// Equation(s):
// \inst|inst1|Add4~26_combout  = \inst|inst1|Add4~25  $ (((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(\inst|inst1|LSPflag~0_combout ),
	.cin(\inst|inst1|Add4~25 ),
	.combout(\inst|inst1|Add4~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add4~26 .lut_mask = 16'h0FC3;
defparam \inst|inst1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \inst|inst1|Add3~6 (
// Equation(s):
// \inst|inst1|Add3~6_combout  = (\inst_gen|yrow [5] & ((\inst_gen|yrow [3] & (\inst|inst1|Add3~5  & VCC)) # (!\inst_gen|yrow [3] & (!\inst|inst1|Add3~5 )))) # (!\inst_gen|yrow [5] & ((\inst_gen|yrow [3] & (!\inst|inst1|Add3~5 )) # (!\inst_gen|yrow [3] & 
// ((\inst|inst1|Add3~5 ) # (GND)))))
// \inst|inst1|Add3~7  = CARRY((\inst_gen|yrow [5] & (!\inst_gen|yrow [3] & !\inst|inst1|Add3~5 )) # (!\inst_gen|yrow [5] & ((!\inst|inst1|Add3~5 ) # (!\inst_gen|yrow [3]))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~5 ),
	.combout(\inst|inst1|Add3~6_combout ),
	.cout(\inst|inst1|Add3~7 ));
// synopsys translate_off
defparam \inst|inst1|Add3~6 .lut_mask = 16'h9617;
defparam \inst|inst1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \inst|inst1|Add3~16 (
// Equation(s):
// \inst|inst1|Add3~16_combout  = (\inst_gen|yrow [8] & (\inst|inst1|Add3~15  $ (GND))) # (!\inst_gen|yrow [8] & (!\inst|inst1|Add3~15  & VCC))
// \inst|inst1|Add3~17  = CARRY((\inst_gen|yrow [8] & !\inst|inst1|Add3~15 ))

	.dataa(\inst_gen|yrow [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~15 ),
	.combout(\inst|inst1|Add3~16_combout ),
	.cout(\inst|inst1|Add3~17 ));
// synopsys translate_off
defparam \inst|inst1|Add3~16 .lut_mask = 16'hA50A;
defparam \inst|inst1|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y26_N2
cycloneii_mac_out \inst|inst1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst|inst1|Mult0|auto_generated|mac_mult1~dataout ,\inst|inst1|Mult0|auto_generated|mac_mult1~13 ,\inst|inst1|Mult0|auto_generated|mac_mult1~12 ,\inst|inst1|Mult0|auto_generated|mac_mult1~11 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~10 ,\inst|inst1|Mult0|auto_generated|mac_mult1~9 ,\inst|inst1|Mult0|auto_generated|mac_mult1~8 ,\inst|inst1|Mult0|auto_generated|mac_mult1~7 ,\inst|inst1|Mult0|auto_generated|mac_mult1~6 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~5 ,\inst|inst1|Mult0|auto_generated|mac_mult1~4 ,\inst|inst1|Mult0|auto_generated|mac_mult1~3 ,\inst|inst1|Mult0|auto_generated|mac_mult1~2 ,\inst|inst1|Mult0|auto_generated|mac_mult1~1 ,
\inst|inst1|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|inst1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y25_N2
cycloneii_mac_out \inst|inst1|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT18 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\inst|inst1|Mult1|auto_generated|mac_mult1~dataout ,\inst|inst1|Mult1|auto_generated|mac_mult1~13 ,\inst|inst1|Mult1|auto_generated|mac_mult1~12 ,\inst|inst1|Mult1|auto_generated|mac_mult1~11 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~10 ,\inst|inst1|Mult1|auto_generated|mac_mult1~9 ,\inst|inst1|Mult1|auto_generated|mac_mult1~8 ,\inst|inst1|Mult1|auto_generated|mac_mult1~7 ,\inst|inst1|Mult1|auto_generated|mac_mult1~6 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~5 ,\inst|inst1|Mult1|auto_generated|mac_mult1~4 ,\inst|inst1|Mult1|auto_generated|mac_mult1~3 ,\inst|inst1|Mult1|auto_generated|mac_mult1~2 ,\inst|inst1|Mult1|auto_generated|mac_mult1~1 ,
\inst|inst1|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst1|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|inst1|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneii_lcell_comb \inst|inst1|Add2~10 (
// Equation(s):
// \inst|inst1|Add2~10_combout  = ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst|inst1|Add2~9_cout )))) # (GND)
// \inst|inst1|Add2~11  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst|inst1|Add2~9_cout ))) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT6  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6  & !\inst|inst1|Add2~9_cout )))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~9_cout ),
	.combout(\inst|inst1|Add2~10_combout ),
	.cout(\inst|inst1|Add2~11 ));
// synopsys translate_off
defparam \inst|inst1|Add2~10 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneii_lcell_comb \inst|inst1|Add2~28 (
// Equation(s):
// \inst|inst1|Add2~28_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & (\inst|inst1|Add2~27  & VCC)) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|inst1|Add2~27 
// )))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|inst1|Add2~27 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|inst1|Add2~27 ) # (GND)))))
// \inst|inst1|Add2~29  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & !\inst|inst1|Add2~27 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & ((!\inst|inst1|Add2~27 ) # 
// (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~27 ),
	.combout(\inst|inst1|Add2~28_combout ),
	.cout(\inst|inst1|Add2~29 ));
// synopsys translate_off
defparam \inst|inst1|Add2~28 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \inst|inst1|Add2~34 (
// Equation(s):
// \inst|inst1|Add2~34_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\inst|inst1|Add2~33 )))) # (GND)
// \inst|inst1|Add2~35  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\inst|inst1|Add2~33 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT18  & !\inst|inst1|Add2~33 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~33 ),
	.combout(\inst|inst1|Add2~34_combout ),
	.cout(\inst|inst1|Add2~35 ));
// synopsys translate_off
defparam \inst|inst1|Add2~34 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \inst|inst1|Add2~36 (
// Equation(s):
// \inst|inst1|Add2~36_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & (\inst|inst1|Add2~35  & VCC)) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|inst1|Add2~35 
// )))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|inst1|Add2~35 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|inst1|Add2~35 ) # (GND)))))
// \inst|inst1|Add2~37  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & !\inst|inst1|Add2~35 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\inst|inst1|Add2~35 ) # 
// (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~35 ),
	.combout(\inst|inst1|Add2~36_combout ),
	.cout(\inst|inst1|Add2~37 ));
// synopsys translate_off
defparam \inst|inst1|Add2~36 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \inst|inst1|Add2~38 (
// Equation(s):
// \inst|inst1|Add2~38_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\inst|inst1|Add2~37 )))) # (GND)
// \inst|inst1|Add2~39  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\inst|inst1|Add2~37 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT20  & !\inst|inst1|Add2~37 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~37 ),
	.combout(\inst|inst1|Add2~38_combout ),
	.cout(\inst|inst1|Add2~39 ));
// synopsys translate_off
defparam \inst|inst1|Add2~38 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \inst|inst1|Add2~40 (
// Equation(s):
// \inst|inst1|Add2~40_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & (\inst|inst1|Add2~39  & VCC)) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst|inst1|Add2~39 
// )))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst|inst1|Add2~39 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\inst|inst1|Add2~39 ) # (GND)))))
// \inst|inst1|Add2~41  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & !\inst|inst1|Add2~39 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\inst|inst1|Add2~39 ) # 
// (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~39 ),
	.combout(\inst|inst1|Add2~40_combout ),
	.cout(\inst|inst1|Add2~41 ));
// synopsys translate_off
defparam \inst|inst1|Add2~40 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000001FE00007FE00000000000000000000001FE0000FFC00000000000000000000001FE0000FFC00000000000000000000001FC0001FF800000000000000000000001FC0003FF800000000000000000000001FC0003FF000000000000000000000001FC0007FF000000000000000000000001FC000FFE000000000000000000000000FE001FFC000000000000000000000000FE001FFC000000000000000000000000FF003FF80000000000000000000000007F80FFF00000000000000000000000007FE3FFF00000000000000000000000003FFFFFE00000000000000000000000003FFFFFC00000000000000000000000001FFFFF800000000;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000FFFFF0000000000000000000000000003FFFE0000000000000000000000000001FFF800000000000000000000000000007FE0000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000001FF80001FF00000000000000000000001FF00001FE00000000000000000000003FF00003FE00000000000000000000003FE00003FE00000000000000000000003FE00007FC00000000000000000000003FC00007FC00000000000000000000007FC0000FFC00000000000000000000007FC0000FF800000000000000000000007F80001FF800000000000000000000007F80003FF000000000000000000000007F80003FF000000000000000000000007F00007FE000000000000000000000007F0000FFE000000000000000000000007F0000FFC000000000000000000000007F0001FFC000000000000000000000007F0003FF800000000000000000;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000003F8007FF0000000000000000000000003F8007FF0000000000000000000000003FC00FFE0000000000000000000000001FE03FFC0000000000000000000000001FF8FFFC0000000000000000000000000FFFFFF80000000000000000000000000FFFFFF000000000000000000000000007FFFFE000000000000000000000000003FFFFC000000000000000000000000000FFFF80000000000000000000000000007FFE00000000000000000000000000001FF80000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h03FFFFFFC0000000000000000000000003FFFFFFE0000000000000000000000003FFFFFFF8000000000000000000000003FFFFFFFC000000000000000000000003FFFFFFFE000000000000000000000003FCFFFFFF000000000000000000000003FC7FFFFFC00000000000000000000003FC3FFFFFE00000000000000000000003F80FFFFFF00000000000000000000007F807FFFFFC0000000000000000000007F803FFFFFE0000000000000000000007F800FFFFFF0000000000000000000007F8007FFFFF8000000000000000000007F8003FFFFF800000000000000000000FF0001FFFFF800000000000000000000FF00007FFFF80000000000000000000;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0FF00003FFFF800000000000000000000FF00001FFFF800000000000000000001FF000007FFF800000000000000000001FE000003FFF000000000000000000001FE000001FFF000000000000000000001FE0000007FE000000000000000000001FC0000003FC000000000000000000003FC0000001F8000000000000000000003F8000000070000000000000000000001F0000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000F8000000000000000000000600000001FC000000000000000000001F80000003FC000000000000000000003FC0000003F8000000000000000000007FE0000007F800000000000000000000FFF8000007F8;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000FFFC000007F800000000000000000001FFFE00000FF800000000000000000001FFFF80000FF000000000000000000001FFFFC0000FF000000000000000000001FFFFE0000FF000000000000000000001FFFFF8000FF000000000000000000001FFFFFC001FE000000000000000000001FFFFFE001FE000000000000000000000FFFFFF001FE0000000000000000000007FFFFFC01FE0000000000000000000003FFFFFE01FE0000000000000000000000FFFFFF01FC00000000000000000000007FFFFFC3FC00000000000000000000003FFFFFE3FC00000000000000000000000FFFFFF3FC000000000000000000000007FFFFFFFC0;
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000003FFFFFFFC000000000000000000000001FFFFFFFC0000000000000000000000007FFFFFFC0000000000000000000000003FFFFFFC0000000000000000000000001FFFFFFC00000000000000000000000007FFFFFC00000000000000000000000003FFFFFC00000000000000000000000001FFFFFC000000000000000000000000007FFFFE000000000000000000000000003FFFFE000000000000000000000000001FFFFE0000000000000000000000000007FFFE0000000000000000000000000003FFFE0000000000000000000000000001FFFE00000000000000000000000000007FFE00000000000000000000000000003FFC0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000001FF8000000000000000000000000000007F8000000000000000000000000000003F0000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0030000000000000000000000000000000FC000000000000000000000000000001FE000000000000000000000000000001FF800000000000000000000000000003FFC00000000000000000000000000007FFE00000000000000000000000000007FFF80000000000000000000000000007FFFC0000000000000000000000000007FFFE0000000000000000000000000007FFFF8000000000000000000000000007FFFFC000000000000000000000000007FFFFE000000000000000000000000003FFFFF800000000000000000000000003FFFFFC00000000000000000000000003FFFFFE00000000000000000000000003FFFFFF800000000000000000000000;
// synopsys translate_on

// Location: DSPOUT_X39_Y24_N2
cycloneii_mac_out \inst|inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst|inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst|inst|Mult0|auto_generated|mac_mult1~dataout ,\inst|inst|Mult0|auto_generated|mac_mult1~15 ,\inst|inst|Mult0|auto_generated|mac_mult1~14 ,
\inst|inst|Mult0|auto_generated|mac_mult1~13 ,\inst|inst|Mult0|auto_generated|mac_mult1~12 ,\inst|inst|Mult0|auto_generated|mac_mult1~11 ,\inst|inst|Mult0|auto_generated|mac_mult1~10 ,\inst|inst|Mult0|auto_generated|mac_mult1~9 ,
\inst|inst|Mult0|auto_generated|mac_mult1~8 ,\inst|inst|Mult0|auto_generated|mac_mult1~7 ,\inst|inst|Mult0|auto_generated|mac_mult1~6 ,\inst|inst|Mult0|auto_generated|mac_mult1~5 ,\inst|inst|Mult0|auto_generated|mac_mult1~4 ,
\inst|inst|Mult0|auto_generated|mac_mult1~3 ,\inst|inst|Mult0|auto_generated|mac_mult1~2 ,\inst|inst|Mult0|auto_generated|mac_mult1~1 ,\inst|inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \inst|inst|Add1~12 (
// Equation(s):
// \inst|inst|Add1~12_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  $ (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\inst|inst|Add1~11 )))) # (GND)
// \inst|inst|Add1~13  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\inst|inst|Add1~11 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT8  & !\inst|inst|Add1~11 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~11 ),
	.combout(\inst|inst|Add1~12_combout ),
	.cout(\inst|inst|Add1~13 ));
// synopsys translate_off
defparam \inst|inst|Add1~12 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneii_lcell_comb \inst|inst|Add1~18 (
// Equation(s):
// \inst|inst|Add1~18_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (\inst|inst|Add1~17  & VCC)) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|inst|Add1~17 )))) 
// # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|inst|Add1~17 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|inst|Add1~17 ) # (GND)))))
// \inst|inst|Add1~19  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11  & !\inst|inst|Add1~17 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\inst|inst|Add1~17 ) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~17 ),
	.combout(\inst|inst|Add1~18_combout ),
	.cout(\inst|inst|Add1~19 ));
// synopsys translate_off
defparam \inst|inst|Add1~18 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \inst|inst|Add1~20 (
// Equation(s):
// \inst|inst|Add1~20_combout  = ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12  $ (!\inst|inst|Add1~19 )))) # (GND)
// \inst|inst|Add1~21  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12 ) # (!\inst|inst|Add1~19 ))) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT12  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12  & !\inst|inst|Add1~19 )))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~19 ),
	.combout(\inst|inst|Add1~20_combout ),
	.cout(\inst|inst|Add1~21 ));
// synopsys translate_off
defparam \inst|inst|Add1~20 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \inst|inst|Add1~22 (
// Equation(s):
// \inst|inst|Add1~22_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (\inst|inst|Add1~21  & VCC)) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|inst|Add1~21 )))) 
// # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|inst|Add1~21 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|inst|Add1~21 ) # (GND)))))
// \inst|inst|Add1~23  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13  & !\inst|inst|Add1~21 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & ((!\inst|inst|Add1~21 ) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~21 ),
	.combout(\inst|inst|Add1~22_combout ),
	.cout(\inst|inst|Add1~23 ));
// synopsys translate_off
defparam \inst|inst|Add1~22 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \inst|inst|Add1~30 (
// Equation(s):
// \inst|inst|Add1~30_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (\inst|inst|Add1~29  & VCC)) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|inst|Add1~29 )))) 
// # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|inst|Add1~29 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|inst|Add1~29 ) # (GND)))))
// \inst|inst|Add1~31  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17  & !\inst|inst|Add1~29 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & ((!\inst|inst|Add1~29 ) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~29 ),
	.combout(\inst|inst|Add1~30_combout ),
	.cout(\inst|inst|Add1~31 ));
// synopsys translate_off
defparam \inst|inst|Add1~30 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \inst|inst|Add1~32 (
// Equation(s):
// \inst|inst|Add1~32_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  $ (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\inst|inst|Add1~31 )))) # (GND)
// \inst|inst|Add1~33  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\inst|inst|Add1~31 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT18  & !\inst|inst|Add1~31 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~31 ),
	.combout(\inst|inst|Add1~32_combout ),
	.cout(\inst|inst|Add1~33 ));
// synopsys translate_off
defparam \inst|inst|Add1~32 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \inst|inst|Add1~34 (
// Equation(s):
// \inst|inst|Add1~34_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (\inst|inst|Add1~33  & VCC)) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|inst|Add1~33 )))) 
// # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|inst|Add1~33 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|inst|Add1~33 ) # (GND)))))
// \inst|inst|Add1~35  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19  & !\inst|inst|Add1~33 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\inst|inst|Add1~33 ) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~33 ),
	.combout(\inst|inst|Add1~34_combout ),
	.cout(\inst|inst|Add1~35 ));
// synopsys translate_off
defparam \inst|inst|Add1~34 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \inst|inst|Add1~36 (
// Equation(s):
// \inst|inst|Add1~36_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  & (\inst|inst|Add1~35  $ (GND))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  & (!\inst|inst|Add1~35  & VCC))
// \inst|inst|Add1~37  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20  & !\inst|inst|Add1~35 ))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~35 ),
	.combout(\inst|inst|Add1~36_combout ),
	.cout(\inst|inst|Add1~37 ));
// synopsys translate_off
defparam \inst|inst|Add1~36 .lut_mask = 16'hA50A;
defparam \inst|inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \inst|inst|Add1~38 (
// Equation(s):
// \inst|inst|Add1~38_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst|inst|Add1~37 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|inst|Add1~37 ) # (GND)))
// \inst|inst|Add1~39  = CARRY((!\inst|inst|Add1~37 ) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~37 ),
	.combout(\inst|inst|Add1~38_combout ),
	.cout(\inst|inst|Add1~39 ));
// synopsys translate_off
defparam \inst|inst|Add1~38 .lut_mask = 16'h5A5F;
defparam \inst|inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneii_lcell_comb \inst|inst|Add4~0 (
// Equation(s):
// \inst|inst|Add4~0_combout  = (\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst_gen|xcolumn[0]~_Duplicate_2_regout  $ (VCC))) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst_gen|xcolumn[0]~_Duplicate_2_regout  & VCC))
// \inst|inst|Add4~1  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & \inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Add4~0_combout ),
	.cout(\inst|inst|Add4~1 ));
// synopsys translate_off
defparam \inst|inst|Add4~0 .lut_mask = 16'h6688;
defparam \inst|inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneii_lcell_comb \inst|inst|Add4~2 (
// Equation(s):
// \inst|inst|Add4~2_combout  = (\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (\inst|inst|Add4~1  & VCC)) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst|inst|Add4~1 )))) # 
// (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst|inst|Add4~1 )) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst|inst|Add4~1 ) # (GND)))))
// \inst|inst|Add4~3  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & !\inst|inst|Add4~1 )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((!\inst|inst|Add4~1 ) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout 
// ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~1 ),
	.combout(\inst|inst|Add4~2_combout ),
	.cout(\inst|inst|Add4~3 ));
// synopsys translate_off
defparam \inst|inst|Add4~2 .lut_mask = 16'h9617;
defparam \inst|inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneii_lcell_comb \inst|inst|Add3~2 (
// Equation(s):
// \inst|inst|Add3~2_combout  = (\inst|inst|Add4~2_combout  & ((\inst|inst|Add3~1_cout ) # (GND))) # (!\inst|inst|Add4~2_combout  & (!\inst|inst|Add3~1_cout ))
// \inst|inst|Add3~3  = CARRY((\inst|inst|Add4~2_combout ) # (!\inst|inst|Add3~1_cout ))

	.dataa(\inst|inst|Add4~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~1_cout ),
	.combout(\inst|inst|Add3~2_combout ),
	.cout(\inst|inst|Add3~3 ));
// synopsys translate_off
defparam \inst|inst|Add3~2 .lut_mask = 16'hA5AF;
defparam \inst|inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneii_lcell_comb \inst|inst|Add3~4 (
// Equation(s):
// \inst|inst|Add3~4_combout  = (\inst|inst|Add4~4_combout  & (!\inst|inst|Add3~3  & VCC)) # (!\inst|inst|Add4~4_combout  & (\inst|inst|Add3~3  $ (GND)))
// \inst|inst|Add3~5  = CARRY((!\inst|inst|Add4~4_combout  & !\inst|inst|Add3~3 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~3 ),
	.combout(\inst|inst|Add3~4_combout ),
	.cout(\inst|inst|Add3~5 ));
// synopsys translate_off
defparam \inst|inst|Add3~4 .lut_mask = 16'h3C03;
defparam \inst|inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \inst|inst|Add3~14 (
// Equation(s):
// \inst|inst|Add3~14_combout  = (\inst|inst|Add4~14_combout  & ((\inst|inst|Add3~13 ) # (GND))) # (!\inst|inst|Add4~14_combout  & (!\inst|inst|Add3~13 ))
// \inst|inst|Add3~15  = CARRY((\inst|inst|Add4~14_combout ) # (!\inst|inst|Add3~13 ))

	.dataa(\inst|inst|Add4~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~13 ),
	.combout(\inst|inst|Add3~14_combout ),
	.cout(\inst|inst|Add3~15 ));
// synopsys translate_off
defparam \inst|inst|Add3~14 .lut_mask = 16'hA5AF;
defparam \inst|inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \inst|inst|Add3~18 (
// Equation(s):
// \inst|inst|Add3~18_combout  = (\inst|inst|Add4~18_combout  & (!\inst|inst|Add3~17 )) # (!\inst|inst|Add4~18_combout  & (\inst|inst|Add3~17  & VCC))
// \inst|inst|Add3~19  = CARRY((\inst|inst|Add4~18_combout  & !\inst|inst|Add3~17 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~17 ),
	.combout(\inst|inst|Add3~18_combout ),
	.cout(\inst|inst|Add3~19 ));
// synopsys translate_off
defparam \inst|inst|Add3~18 .lut_mask = 16'h3C0C;
defparam \inst|inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \inst|inst|Add5~2 (
// Equation(s):
// \inst|inst|Add5~2_combout  = (\inst|inst|Add4~2_combout  & ((\inst|inst|Add5~1_cout ) # (GND))) # (!\inst|inst|Add4~2_combout  & (!\inst|inst|Add5~1_cout ))
// \inst|inst|Add5~3  = CARRY((\inst|inst|Add4~2_combout ) # (!\inst|inst|Add5~1_cout ))

	.dataa(\inst|inst|Add4~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~1_cout ),
	.combout(\inst|inst|Add5~2_combout ),
	.cout(\inst|inst|Add5~3 ));
// synopsys translate_off
defparam \inst|inst|Add5~2 .lut_mask = 16'hA5AF;
defparam \inst|inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \inst|inst|Add5~8 (
// Equation(s):
// \inst|inst|Add5~8_combout  = (\inst|inst|Add4~8_combout  & (!\inst|inst|Add5~7  & VCC)) # (!\inst|inst|Add4~8_combout  & (\inst|inst|Add5~7  $ (GND)))
// \inst|inst|Add5~9  = CARRY((!\inst|inst|Add4~8_combout  & !\inst|inst|Add5~7 ))

	.dataa(\inst|inst|Add4~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~7 ),
	.combout(\inst|inst|Add5~8_combout ),
	.cout(\inst|inst|Add5~9 ));
// synopsys translate_off
defparam \inst|inst|Add5~8 .lut_mask = 16'h5A05;
defparam \inst|inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \inst|inst|Add5~10 (
// Equation(s):
// \inst|inst|Add5~10_combout  = (\inst|inst|Add4~10_combout  & ((\inst|inst|Add5~9 ) # (GND))) # (!\inst|inst|Add4~10_combout  & (!\inst|inst|Add5~9 ))
// \inst|inst|Add5~11  = CARRY((\inst|inst|Add4~10_combout ) # (!\inst|inst|Add5~9 ))

	.dataa(\inst|inst|Add4~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~9 ),
	.combout(\inst|inst|Add5~10_combout ),
	.cout(\inst|inst|Add5~11 ));
// synopsys translate_off
defparam \inst|inst|Add5~10 .lut_mask = 16'hA5AF;
defparam \inst|inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneii_lcell_comb \inst|inst|Add5~12 (
// Equation(s):
// \inst|inst|Add5~12_combout  = (\inst|inst|Add4~12_combout  & (!\inst|inst|Add5~11  & VCC)) # (!\inst|inst|Add4~12_combout  & (\inst|inst|Add5~11  $ (GND)))
// \inst|inst|Add5~13  = CARRY((!\inst|inst|Add4~12_combout  & !\inst|inst|Add5~11 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~11 ),
	.combout(\inst|inst|Add5~12_combout ),
	.cout(\inst|inst|Add5~13 ));
// synopsys translate_off
defparam \inst|inst|Add5~12 .lut_mask = 16'h3C03;
defparam \inst|inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \inst|inst|Add5~18 (
// Equation(s):
// \inst|inst|Add5~18_combout  = (\inst|inst|Add4~18_combout  & (!\inst|inst|Add5~17 )) # (!\inst|inst|Add4~18_combout  & (\inst|inst|Add5~17  & VCC))
// \inst|inst|Add5~19  = CARRY((\inst|inst|Add4~18_combout  & !\inst|inst|Add5~17 ))

	.dataa(\inst|inst|Add4~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~17 ),
	.combout(\inst|inst|Add5~18_combout ),
	.cout(\inst|inst|Add5~19 ));
// synopsys translate_off
defparam \inst|inst|Add5~18 .lut_mask = 16'h5A0A;
defparam \inst|inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N11
cycloneii_lcell_ff \inst_gen|gen:xcounter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[0]~regout ));

// Location: LCCOMB_X28_Y26_N10
cycloneii_lcell_comb \inst|inst2|counter[21]~71 (
// Equation(s):
// \inst|inst2|counter[21]~71_combout  = (\inst|inst2|counter [21] & (\inst|inst2|counter[20]~70  $ (GND))) # (!\inst|inst2|counter [21] & (!\inst|inst2|counter[20]~70  & VCC))
// \inst|inst2|counter[21]~72  = CARRY((\inst|inst2|counter [21] & !\inst|inst2|counter[20]~70 ))

	.dataa(\inst|inst2|counter [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[20]~70 ),
	.combout(\inst|inst2|counter[21]~71_combout ),
	.cout(\inst|inst2|counter[21]~72 ));
// synopsys translate_off
defparam \inst|inst2|counter[21]~71 .lut_mask = 16'hA50A;
defparam \inst|inst2|counter[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneii_lcell_comb \inst|inst2|counter[24]~77 (
// Equation(s):
// \inst|inst2|counter[24]~77_combout  = (\inst|inst2|counter [24] & (!\inst|inst2|counter[23]~76 )) # (!\inst|inst2|counter [24] & ((\inst|inst2|counter[23]~76 ) # (GND)))
// \inst|inst2|counter[24]~78  = CARRY((!\inst|inst2|counter[23]~76 ) # (!\inst|inst2|counter [24]))

	.dataa(\inst|inst2|counter [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[23]~76 ),
	.combout(\inst|inst2|counter[24]~77_combout ),
	.cout(\inst|inst2|counter[24]~78 ));
// synopsys translate_off
defparam \inst|inst2|counter[24]~77 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneii_lcell_comb \inst|inst2|counter[26]~81 (
// Equation(s):
// \inst|inst2|counter[26]~81_combout  = (\inst|inst2|counter [26] & (!\inst|inst2|counter[25]~80 )) # (!\inst|inst2|counter [26] & ((\inst|inst2|counter[25]~80 ) # (GND)))
// \inst|inst2|counter[26]~82  = CARRY((!\inst|inst2|counter[25]~80 ) # (!\inst|inst2|counter [26]))

	.dataa(\inst|inst2|counter [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[25]~80 ),
	.combout(\inst|inst2|counter[26]~81_combout ),
	.cout(\inst|inst2|counter[26]~82 ));
// synopsys translate_off
defparam \inst|inst2|counter[26]~81 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \inst|inst|Add8~13 (
// Equation(s):
// \inst|inst|Add8~13_combout  = (\inst|inst|Add8~8_combout  & ((\inst|inst|Add8~7_combout  & (\inst|inst|Add8~12  & VCC)) # (!\inst|inst|Add8~7_combout  & (!\inst|inst|Add8~12 )))) # (!\inst|inst|Add8~8_combout  & ((\inst|inst|Add8~7_combout  & 
// (!\inst|inst|Add8~12 )) # (!\inst|inst|Add8~7_combout  & ((\inst|inst|Add8~12 ) # (GND)))))
// \inst|inst|Add8~14  = CARRY((\inst|inst|Add8~8_combout  & (!\inst|inst|Add8~7_combout  & !\inst|inst|Add8~12 )) # (!\inst|inst|Add8~8_combout  & ((!\inst|inst|Add8~12 ) # (!\inst|inst|Add8~7_combout ))))

	.dataa(\inst|inst|Add8~8_combout ),
	.datab(\inst|inst|Add8~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add8~12 ),
	.combout(\inst|inst|Add8~13_combout ),
	.cout(\inst|inst|Add8~14 ));
// synopsys translate_off
defparam \inst|inst|Add8~13 .lut_mask = 16'h9617;
defparam \inst|inst|Add8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \inst|inst|Add8~17 (
// Equation(s):
// \inst|inst|Add8~17_combout  = (\inst|inst|Add8~4_combout  & ((\inst|inst|Add8~0_combout  & (!\inst|inst|Add8~16 )) # (!\inst|inst|Add8~0_combout  & (\inst|inst|Add8~16  & VCC)))) # (!\inst|inst|Add8~4_combout  & ((\inst|inst|Add8~0_combout  & 
// ((\inst|inst|Add8~16 ) # (GND))) # (!\inst|inst|Add8~0_combout  & (!\inst|inst|Add8~16 ))))
// \inst|inst|Add8~18  = CARRY((\inst|inst|Add8~4_combout  & (\inst|inst|Add8~0_combout  & !\inst|inst|Add8~16 )) # (!\inst|inst|Add8~4_combout  & ((\inst|inst|Add8~0_combout ) # (!\inst|inst|Add8~16 ))))

	.dataa(\inst|inst|Add8~4_combout ),
	.datab(\inst|inst|Add8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add8~16 ),
	.combout(\inst|inst|Add8~17_combout ),
	.cout(\inst|inst|Add8~18 ));
// synopsys translate_off
defparam \inst|inst|Add8~17 .lut_mask = 16'h694D;
defparam \inst|inst|Add8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \inst_gen|gen:xcounter[0]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[0]~1_combout  = \inst_gen|gen:xcounter[0]~regout  $ (VCC)
// \inst_gen|gen:xcounter[0]~2  = CARRY(\inst_gen|gen:xcounter[0]~regout )

	.dataa(\inst_gen|gen:xcounter[0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|gen:xcounter[0]~1_combout ),
	.cout(\inst_gen|gen:xcounter[0]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[0]~1 .lut_mask = 16'h55AA;
defparam \inst_gen|gen:xcounter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N19
cycloneii_lcell_ff \inst|inst3|VGA_B1[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst|VGA_B[4]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_B1 [4]));

// Location: LCFF_X30_Y26_N3
cycloneii_lcell_ff \inst|inst3|VGA_R1[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst|VGA_R[4]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_R1 [4]));

// Location: LCCOMB_X27_Y26_N12
cycloneii_lcell_comb \inst|inst2|LessThan7~3 (
// Equation(s):
// \inst|inst2|LessThan7~3_combout  = (!\inst|inst2|counter [24] & (!\inst|inst2|counter [26] & (!\inst|inst2|counter [23] & !\inst|inst2|counter [25])))

	.dataa(\inst|inst2|counter [24]),
	.datab(\inst|inst2|counter [26]),
	.datac(\inst|inst2|counter [23]),
	.datad(\inst|inst2|counter [25]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~3 .lut_mask = 16'h0001;
defparam \inst|inst2|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \inst|inst2|LessThan7~6 (
// Equation(s):
// \inst|inst2|LessThan7~6_combout  = (!\inst|inst2|counter [28] & !\inst|inst2|counter [27])

	.dataa(vcc),
	.datab(\inst|inst2|counter [28]),
	.datac(vcc),
	.datad(\inst|inst2|counter [27]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~6 .lut_mask = 16'h0033;
defparam \inst|inst2|LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \inst|inst2|MuxAddress[0]~4 (
// Equation(s):
// \inst|inst2|MuxAddress[0]~4_combout  = (\inst|inst2|LessThan3~20_combout  & (((\inst|inst2|secondImage~regout )))) # (!\inst|inst2|LessThan3~20_combout  & (\inst|inst2|LessThan6~20_combout  & (\inst|inst1|Add2~0_combout  $ (\inst|inst2|secondImage~regout 
// ))))

	.dataa(\inst|inst2|LessThan6~20_combout ),
	.datab(\inst|inst2|LessThan3~20_combout ),
	.datac(\inst|inst1|Add2~0_combout ),
	.datad(\inst|inst2|secondImage~regout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[0]~4 .lut_mask = 16'hCE20;
defparam \inst|inst2|MuxAddress[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \inst|inst2|MuxAddress[0]~5 (
// Equation(s):
// \inst|inst2|MuxAddress[0]~5_combout  = (\inst|inst2|counter [31]) # ((!\inst|inst2|counter [30] & (\inst|inst2|MuxAddress[0]~4_combout  & \inst|inst2|LessThan7~5_combout )))

	.dataa(\inst|inst2|counter [31]),
	.datab(\inst|inst2|counter [30]),
	.datac(\inst|inst2|MuxAddress[0]~4_combout ),
	.datad(\inst|inst2|LessThan7~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[0]~5 .lut_mask = 16'hBAAA;
defparam \inst|inst2|MuxAddress[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # ((\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((!\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hCBC8;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & 
// (((\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (!\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & (\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.datab(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hEA62;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \inst|inst1|LSPflag:romID[1]~2 (
// Equation(s):
// \inst|inst1|LSPflag:romID[1]~2_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[5]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & \inst_gen|xcolumn[9]~_Duplicate_2_regout )))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag:romID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag:romID[1]~2 .lut_mask = 16'hFFEA;
defparam \inst|inst1|LSPflag:romID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneii_lcell_comb \inst|inst1|LSPflag~1 (
// Equation(s):
// \inst|inst1|LSPflag~1_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & !\inst_gen|xcolumn[8]~_Duplicate_2_regout ))) # 
// (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & \inst_gen|xcolumn[8]~_Duplicate_2_regout )))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag~1 .lut_mask = 16'h4002;
defparam \inst|inst1|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \inst|inst1|RGB~0 (
// Equation(s):
// \inst|inst1|RGB~0_combout  = (!\inst|inst1|Add4~24_combout  & !\inst|inst1|Add4~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst1|Add4~24_combout ),
	.datad(\inst|inst1|Add4~22_combout ),
	.cin(gnd),
	.combout(\inst|inst1|RGB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|RGB~0 .lut_mask = 16'h000F;
defparam \inst|inst1|RGB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \inst|inst1|LessThan13~0 (
// Equation(s):
// \inst|inst1|LessThan13~0_combout  = (!\inst|inst1|Add2~38_combout  & (!\inst|inst1|Add2~40_combout  & (!\inst|inst1|Add2~36_combout  & !\inst|inst1|Add2~34_combout )))

	.dataa(\inst|inst1|Add2~38_combout ),
	.datab(\inst|inst1|Add2~40_combout ),
	.datac(\inst|inst1|Add2~36_combout ),
	.datad(\inst|inst1|Add2~34_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan13~0 .lut_mask = 16'h0001;
defparam \inst|inst1|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneii_lcell_comb \inst|inst1|RGB~1 (
// Equation(s):
// \inst|inst1|RGB~1_combout  = (!\inst|inst1|LessThan13~5_combout  & ((\inst|inst1|Add4~26_combout ) # ((!\inst|inst1|LessThan14~22_combout  & \inst|inst1|RGB~0_combout ))))

	.dataa(\inst|inst1|LessThan14~22_combout ),
	.datab(\inst|inst1|LessThan13~5_combout ),
	.datac(\inst|inst1|Add4~26_combout ),
	.datad(\inst|inst1|RGB~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|RGB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|RGB~1 .lut_mask = 16'h3130;
defparam \inst|inst1|RGB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \inst|inst2|sor~0 (
// Equation(s):
// \inst|inst2|sor~0_combout  = ((!\inst|inst2|counter [10] & \inst|inst2|LessThan0~18_combout )) # (!\inst|inst2|LessThan1~20_combout )

	.dataa(\inst|inst2|counter [10]),
	.datab(vcc),
	.datac(\inst|inst2|LessThan1~20_combout ),
	.datad(\inst|inst2|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\inst|inst2|sor~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|sor~0 .lut_mask = 16'h5F0F;
defparam \inst|inst2|sor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N11
cycloneii_lcell_ff \inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCCOMB_X25_Y26_N24
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (!\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (!\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hFA0C;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// # (!\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (!\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hFC0A;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & 
// ((\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # ((!\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & (((\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & \inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.datac(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hB8CC;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \inst|inst|LessThan13~0 (
// Equation(s):
// \inst|inst|LessThan13~0_combout  = (!\inst|inst|Add1~36_combout  & (!\inst|inst|Add1~38_combout  & (!\inst|inst|Add1~34_combout  & !\inst|inst|Add1~32_combout )))

	.dataa(\inst|inst|Add1~36_combout ),
	.datab(\inst|inst|Add1~38_combout ),
	.datac(\inst|inst|Add1~34_combout ),
	.datad(\inst|inst|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan13~0 .lut_mask = 16'h0001;
defparam \inst|inst|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \inst|inst|LessThan13~1 (
// Equation(s):
// \inst|inst|LessThan13~1_combout  = ((!\inst|inst|Add1~20_combout ) # (!\inst|inst|Add1~18_combout )) # (!\inst|inst|Add1~22_combout )

	.dataa(vcc),
	.datab(\inst|inst|Add1~22_combout ),
	.datac(\inst|inst|Add1~18_combout ),
	.datad(\inst|inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan13~1 .lut_mask = 16'h3FFF;
defparam \inst|inst|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \inst|inst|VGA_B[4]~3 (
// Equation(s):
// \inst|inst|VGA_B[4]~3_combout  = (\inst|inst|VGA_R[7]~8_combout  & !\inst|inst|RGB~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst|VGA_R[7]~8_combout ),
	.datad(\inst|inst|RGB~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_B[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_B[4]~3 .lut_mask = 16'h00F0;
defparam \inst|inst|VGA_B[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneii_lcell_comb \inst|inst|LessThan15~0 (
// Equation(s):
// \inst|inst|LessThan15~0_combout  = (\inst_gen|xcolumn[0]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[1]~_Duplicate_2_regout ) # (\inst|inst|Add5~2_combout ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datad(\inst|inst|Add5~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan15~0 .lut_mask = 16'hFFFC;
defparam \inst|inst|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \inst|inst|VGA_R[4]~10 (
// Equation(s):
// \inst|inst|VGA_R[4]~10_combout  = (\inst|inst|VGA_R[7]~11_combout  & ((\inst|inst|VGA_B[2]~2_combout ) # ((!\inst|inst|RGB~0_combout  & \inst|inst|VGA_R[7]~8_combout )))) # (!\inst|inst|VGA_R[7]~11_combout  & (!\inst|inst|RGB~0_combout  & 
// (\inst|inst|VGA_R[7]~8_combout )))

	.dataa(\inst|inst|VGA_R[7]~11_combout ),
	.datab(\inst|inst|RGB~0_combout ),
	.datac(\inst|inst|VGA_R[7]~8_combout ),
	.datad(\inst|inst|VGA_B[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_R[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_R[4]~10 .lut_mask = 16'hBA30;
defparam \inst|inst|VGA_R[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneii_lcell_comb \inst|inst1|Add9~5 (
// Equation(s):
// \inst|inst1|Add9~5_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|xcolumn[6]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[5]~_Duplicate_2_regout )))) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [6]))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~5 .lut_mask = 16'h2EE2;
defparam \inst|inst1|Add9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneii_lcell_comb \inst|inst1|Add8~0 (
// Equation(s):
// \inst|inst1|Add8~0_combout  = (\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add8~0 .lut_mask = 16'hCCFF;
defparam \inst|inst1|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneii_lcell_comb \inst|inst1|Add9~9 (
// Equation(s):
// \inst|inst1|Add9~9_combout  = (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst|inst1|Add0~1_combout  $ (((!\inst|inst1|Add8~0_combout  & !\inst|inst1|Add0~2_combout )))))

	.dataa(\inst|inst1|Add0~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst1|Add8~0_combout ),
	.datad(\inst|inst1|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~9 .lut_mask = 16'h2221;
defparam \inst|inst1|Add9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \inst|inst1|Add9~11 (
// Equation(s):
// \inst|inst1|Add9~11_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[1]~_Duplicate_2_regout )) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|yrow [1])))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|yrow [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add9~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~11 .lut_mask = 16'hB8B8;
defparam \inst|inst1|Add9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneii_lcell_comb \inst|inst1|Add9~12 (
// Equation(s):
// \inst|inst1|Add9~12_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|xcolumn[0]~_Duplicate_2_regout ))) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [0]))

	.dataa(vcc),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|yrow [0]),
	.datad(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~12 .lut_mask = 16'hFC30;
defparam \inst|inst1|Add9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0_combout  = ((!\inst|inst1|Add9~25_combout  & !\inst|inst1|Add9~23_combout )) # (!\inst|inst1|LSPflag~2_combout )

	.dataa(vcc),
	.datab(\inst|inst1|Add9~25_combout ),
	.datac(\inst|inst1|LSPflag~2_combout ),
	.datad(\inst|inst1|Add9~23_combout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0 .lut_mask = 16'h0F3F;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2_combout  = (\inst|inst1|Add9~25_combout  & (\inst|inst1|LSPflag~2_combout  & \inst|inst1|Add9~23_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add9~25_combout ),
	.datac(\inst|inst1|LSPflag~2_combout ),
	.datad(\inst|inst1|Add9~23_combout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2 .lut_mask = 16'hC000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \inst|inst|Add8~2 (
// Equation(s):
// \inst|inst|Add8~2_combout  = (\inst|inst|LSPflag:romID[1]~combout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout ))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|yrow [5]))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~2 .lut_mask = 16'hE4E4;
defparam \inst|inst|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneii_lcell_comb \inst|inst|Add8~3 (
// Equation(s):
// \inst|inst|Add8~3_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (!\inst_gen|xcolumn[4]~_Duplicate_2_regout )) # (!\inst|inst|LSPflag:romID[1]~combout  & ((\inst_gen|yrow [4])))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(\inst_gen|yrow [4]),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~3 .lut_mask = 16'h55F0;
defparam \inst|inst|Add8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \inst|inst|Add8~4 (
// Equation(s):
// \inst|inst|Add8~4_combout  = (\inst|inst|LSPflag:romID[1]~combout  & ((!\inst_gen|xcolumn[3]~_Duplicate_2_regout ))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|yrow [3]))

	.dataa(\inst_gen|yrow [3]),
	.datab(\inst|inst|LSPflag:romID[1]~combout ),
	.datac(vcc),
	.datad(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~4 .lut_mask = 16'h22EE;
defparam \inst|inst|Add8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneii_lcell_comb \inst|inst1|Add11~0 (
// Equation(s):
// \inst|inst1|Add11~0_combout  = \inst_gen|yrow [9] $ (((\inst_gen|yrow [8] & ((\inst_gen|yrow [7]) # (\inst_gen|yrow [6])))))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst_gen|yrow [9]),
	.datac(\inst_gen|yrow [7]),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst1|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add11~0 .lut_mask = 16'h666C;
defparam \inst|inst1|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \inst|inst|Add7~0 (
// Equation(s):
// \inst|inst|Add7~0_combout  = \inst_gen|xcolumn[9]~_Duplicate_2_regout  $ (((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # (\inst_gen|xcolumn[6]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add7~0 .lut_mask = 16'h5556;
defparam \inst|inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \inst|inst|Add8~5 (
// Equation(s):
// \inst|inst|Add8~5_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (\inst|inst1|Add11~0_combout )) # (!\inst|inst|LSPflag:romID[1]~combout  & ((\inst|inst|Add7~0_combout )))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(\inst|inst1|Add11~0_combout ),
	.datac(vcc),
	.datad(\inst|inst|Add7~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~5 .lut_mask = 16'hDD88;
defparam \inst|inst|Add8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneii_lcell_comb \inst|inst|Add8~8 (
// Equation(s):
// \inst|inst|Add8~8_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (!\inst_gen|xcolumn[1]~_Duplicate_2_regout )) # (!\inst|inst|LSPflag:romID[1]~combout  & ((\inst_gen|yrow [1])))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst_gen|yrow [1]),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~8 .lut_mask = 16'h5C5C;
defparam \inst|inst|Add8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneii_lcell_comb \inst|inst|Add8~10 (
// Equation(s):
// \inst|inst|Add8~10_combout  = (\inst|inst|LSPflag:romID[1]~combout  & ((!\inst_gen|xcolumn[0]~_Duplicate_2_regout ))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|yrow [0]))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(vcc),
	.datac(\inst_gen|yrow [0]),
	.datad(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~10 .lut_mask = 16'h50FA;
defparam \inst|inst|Add8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N21
cycloneii_lcell_ff \inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(\inst|inst|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \inst_gen|LessThan6~1 (
// Equation(s):
// \inst_gen|LessThan6~1_combout  = (((!\inst_gen|gen:xcounter[1]~regout ) # (!\inst_gen|gen:xcounter[5]~regout )) # (!\inst_gen|gen:xcounter[2]~regout )) # (!\inst_gen|gen:xcounter[0]~regout )

	.dataa(\inst_gen|gen:xcounter[0]~regout ),
	.datab(\inst_gen|gen:xcounter[2]~regout ),
	.datac(\inst_gen|gen:xcounter[5]~regout ),
	.datad(\inst_gen|gen:xcounter[1]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~1 .lut_mask = 16'h7FFF;
defparam \inst_gen|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \inst_gen|LessThan7~1 (
// Equation(s):
// \inst_gen|LessThan7~1_combout  = (!\inst_gen|gen:yr[4]~regout  & (!\inst_gen|gen:yr[7]~regout  & !\inst_gen|gen:yr[8]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[4]~regout ),
	.datac(\inst_gen|gen:yr[7]~regout ),
	.datad(\inst_gen|gen:yr[8]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~1 .lut_mask = 16'h0003;
defparam \inst_gen|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \inst|inst|VGA_R[7]~11 (
// Equation(s):
// \inst|inst|VGA_R[7]~11_combout  = (\inst|inst|LessThan13~5_combout ) # ((\inst|inst|VGA_G[6]~1_combout  & ((!\inst|inst|LessThan14~22_combout ) # (!\inst|inst|Add3~22_combout ))))

	.dataa(\inst|inst|Add3~22_combout ),
	.datab(\inst|inst|VGA_G[6]~1_combout ),
	.datac(\inst|inst|LessThan14~22_combout ),
	.datad(\inst|inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_R[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_R[7]~11 .lut_mask = 16'hFF4C;
defparam \inst|inst|VGA_R[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7_combout  = (!\inst|inst|Add8~21_combout  & (\inst|inst|Add8~23_combout  & ((\inst|inst|LSPflag~2_combout ) # (\inst|inst|LSPflag:romID[1]~combout ))))

	.dataa(\inst|inst|Add8~21_combout ),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|Add8~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7 .lut_mask = 16'h5400;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2_combout  = (\inst|inst|Add8~21_combout  & (!\inst|inst|LSPflag~2_combout  & (!\inst|inst|LSPflag:romID[1]~combout ))) # (!\inst|inst|Add8~21_combout  & 
// (((!\inst|inst|LSPflag~2_combout  & !\inst|inst|LSPflag:romID[1]~combout )) # (!\inst|inst|Add8~23_combout )))

	.dataa(\inst|inst|Add8~21_combout ),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|Add8~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2 .lut_mask = 16'h0357;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode45w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneii_lcell_comb \inst|inst|Mux0~3 (
// Equation(s):
// \inst|inst|Mux0~3_combout  = (\inst|inst|Add8~23_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|Add8~23_combout ),
	.datab(vcc),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux0~3 .lut_mask = 16'hAAA0;
defparam \inst|inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \inst|inst1|Add0~0_wirecell (
// Equation(s):
// \inst|inst1|Add0~0_wirecell_combout  = !\inst|inst1|Add0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst1|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Add0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add0~0_wirecell .lut_mask = 16'h00FF;
defparam \inst|inst1|Add0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst_gen|VGA_VS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst_gen|VGA_VS~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_gen|VGA_VS~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_gen|VGA_VS~clkctrl .clock_type = "global clock";
defparam \inst_gen|VGA_VS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N16
cycloneii_lcell_comb \inst4~0 (
// Equation(s):
// \inst4~0_combout  = (((!\KEY~combout [0]) # (!\KEY~combout [3])) # (!\KEY~combout [2])) # (!\KEY~combout [1])

	.dataa(\KEY~combout [1]),
	.datab(\KEY~combout [2]),
	.datac(\KEY~combout [3]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4~0 .lut_mask = 16'h7FFF;
defparam \inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneii_lcell_comb \inst_gen|VGA_CLK~0 (
// Equation(s):
// \inst_gen|VGA_CLK~0_combout  = (\inst4~0_combout  & ((\inst_gen|VGA_CLK~regout ))) # (!\inst4~0_combout  & (\inst_gen|gen:xcounter[0]~regout ))

	.dataa(\inst_gen|gen:xcounter[0]~regout ),
	.datab(vcc),
	.datac(\inst_gen|VGA_CLK~regout ),
	.datad(\inst4~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|VGA_CLK~0 .lut_mask = 16'hF0AA;
defparam \inst_gen|VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N5
cycloneii_lcell_ff \inst_gen|VGA_CLK (
	.clk(!\CLOCK_50~combout ),
	.datain(\inst_gen|VGA_CLK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_CLK~regout ));

// Location: LCCOMB_X22_Y33_N16
cycloneii_lcell_comb \inst|inst3|VGA_CLK~0 (
// Equation(s):
// \inst|inst3|VGA_CLK~0_combout  = !\inst_gen|VGA_CLK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_CLK~regout ),
	.cin(gnd),
	.combout(\inst|inst3|VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|VGA_CLK~0 .lut_mask = 16'h00FF;
defparam \inst|inst3|VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N17
cycloneii_lcell_ff \inst|inst3|VGA_CLK (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst3|VGA_CLK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_CLK~regout ));

// Location: LCCOMB_X18_Y33_N12
cycloneii_lcell_comb \inst2|VGA_CLK~feeder (
// Equation(s):
// \inst2|VGA_CLK~feeder_combout  = \inst|inst3|VGA_CLK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst3|VGA_CLK~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_CLK~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y33_N13
cycloneii_lcell_ff \inst2|VGA_CLK (
	.clk(\CLOCK_50~combout ),
	.datain(\inst2|VGA_CLK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_CLK~regout ));

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \inst_gen|gen:xcounter[1]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[1]~1_combout  = (\inst_gen|gen:xcounter[1]~regout  & (!\inst_gen|gen:xcounter[0]~2 )) # (!\inst_gen|gen:xcounter[1]~regout  & ((\inst_gen|gen:xcounter[0]~2 ) # (GND)))
// \inst_gen|gen:xcounter[1]~2  = CARRY((!\inst_gen|gen:xcounter[0]~2 ) # (!\inst_gen|gen:xcounter[1]~regout ))

	.dataa(\inst_gen|gen:xcounter[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[0]~2 ),
	.combout(\inst_gen|gen:xcounter[1]~1_combout ),
	.cout(\inst_gen|gen:xcounter[1]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[1]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneii_lcell_comb \inst_gen|gen:xcounter[2]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[2]~1_combout  = (\inst_gen|gen:xcounter[2]~regout  & (\inst_gen|gen:xcounter[1]~2  $ (GND))) # (!\inst_gen|gen:xcounter[2]~regout  & (!\inst_gen|gen:xcounter[1]~2  & VCC))
// \inst_gen|gen:xcounter[2]~2  = CARRY((\inst_gen|gen:xcounter[2]~regout  & !\inst_gen|gen:xcounter[1]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[1]~2 ),
	.combout(\inst_gen|gen:xcounter[2]~1_combout ),
	.cout(\inst_gen|gen:xcounter[2]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[2]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \inst_gen|gen:xcounter[7]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[7]~1_combout  = (\inst_gen|gen:xcounter[7]~regout  & (!\inst_gen|gen:xcounter[6]~2 )) # (!\inst_gen|gen:xcounter[7]~regout  & ((\inst_gen|gen:xcounter[6]~2 ) # (GND)))
// \inst_gen|gen:xcounter[7]~2  = CARRY((!\inst_gen|gen:xcounter[6]~2 ) # (!\inst_gen|gen:xcounter[7]~regout ))

	.dataa(\inst_gen|gen:xcounter[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[6]~2 ),
	.combout(\inst_gen|gen:xcounter[7]~1_combout ),
	.cout(\inst_gen|gen:xcounter[7]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[7]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N25
cycloneii_lcell_ff \inst_gen|gen:xcounter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[7]~regout ));

// Location: LCCOMB_X32_Y24_N2
cycloneii_lcell_comb \inst_gen|LessThan6~0 (
// Equation(s):
// \inst_gen|LessThan6~0_combout  = (\inst_gen|gen:xcounter[8]~regout ) # ((\inst_gen|gen:xcounter[7]~regout ) # (\inst_gen|gen:xcounter[6]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[8]~regout ),
	.datac(\inst_gen|gen:xcounter[7]~regout ),
	.datad(\inst_gen|gen:xcounter[6]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~0 .lut_mask = 16'hFFFC;
defparam \inst_gen|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \inst_gen|gen:xcounter[3]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[3]~1_combout  = (\inst_gen|gen:xcounter[3]~regout  & (!\inst_gen|gen:xcounter[2]~2 )) # (!\inst_gen|gen:xcounter[3]~regout  & ((\inst_gen|gen:xcounter[2]~2 ) # (GND)))
// \inst_gen|gen:xcounter[3]~2  = CARRY((!\inst_gen|gen:xcounter[2]~2 ) # (!\inst_gen|gen:xcounter[3]~regout ))

	.dataa(\inst_gen|gen:xcounter[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[2]~2 ),
	.combout(\inst_gen|gen:xcounter[3]~1_combout ),
	.cout(\inst_gen|gen:xcounter[3]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[3]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N17
cycloneii_lcell_ff \inst_gen|gen:xcounter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[3]~regout ));

// Location: LCCOMB_X32_Y24_N8
cycloneii_lcell_comb \inst_gen|LessThan6~2 (
// Equation(s):
// \inst_gen|LessThan6~2_combout  = (!\inst_gen|LessThan6~1_combout  & (\inst_gen|gen:xcounter[3]~regout  & \inst_gen|gen:xcounter[4]~regout ))

	.dataa(\inst_gen|LessThan6~1_combout ),
	.datab(vcc),
	.datac(\inst_gen|gen:xcounter[3]~regout ),
	.datad(\inst_gen|gen:xcounter[4]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~2 .lut_mask = 16'h5000;
defparam \inst_gen|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneii_lcell_comb \inst_gen|gen:xcounter[9]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[9]~1_combout  = (\inst_gen|gen:xcounter[9]~regout  & (!\inst_gen|gen:xcounter[8]~2 )) # (!\inst_gen|gen:xcounter[9]~regout  & ((\inst_gen|gen:xcounter[8]~2 ) # (GND)))
// \inst_gen|gen:xcounter[9]~2  = CARRY((!\inst_gen|gen:xcounter[8]~2 ) # (!\inst_gen|gen:xcounter[9]~regout ))

	.dataa(\inst_gen|gen:xcounter[9]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[8]~2 ),
	.combout(\inst_gen|gen:xcounter[9]~1_combout ),
	.cout(\inst_gen|gen:xcounter[9]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[9]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneii_lcell_comb \inst_gen|gen:xcounter[10]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[10]~1_combout  = \inst_gen|gen:xcounter[9]~2  $ (!\inst_gen|gen:xcounter[10]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:xcounter[10]~regout ),
	.cin(\inst_gen|gen:xcounter[9]~2 ),
	.combout(\inst_gen|gen:xcounter[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen:xcounter[10]~1 .lut_mask = 16'hF00F;
defparam \inst_gen|gen:xcounter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N31
cycloneii_lcell_ff \inst_gen|gen:xcounter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[10]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[10]~regout ));

// Location: LCCOMB_X32_Y24_N0
cycloneii_lcell_comb \inst_gen|LessThan6~3 (
// Equation(s):
// \inst_gen|LessThan6~3_combout  = (\inst_gen|gen:xcounter[9]~regout  & (\inst_gen|gen:xcounter[10]~regout  & ((\inst_gen|LessThan6~0_combout ) # (\inst_gen|LessThan6~2_combout ))))

	.dataa(\inst_gen|gen:xcounter[9]~regout ),
	.datab(\inst_gen|LessThan6~0_combout ),
	.datac(\inst_gen|LessThan6~2_combout ),
	.datad(\inst_gen|gen:xcounter[10]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~3 .lut_mask = 16'hA800;
defparam \inst_gen|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N15
cycloneii_lcell_ff \inst_gen|gen:xcounter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[2]~regout ));

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \inst_gen|gen:xcounter[4]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[4]~1_combout  = (\inst_gen|gen:xcounter[4]~regout  & (\inst_gen|gen:xcounter[3]~2  $ (GND))) # (!\inst_gen|gen:xcounter[4]~regout  & (!\inst_gen|gen:xcounter[3]~2  & VCC))
// \inst_gen|gen:xcounter[4]~2  = CARRY((\inst_gen|gen:xcounter[4]~regout  & !\inst_gen|gen:xcounter[3]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[3]~2 ),
	.combout(\inst_gen|gen:xcounter[4]~1_combout ),
	.cout(\inst_gen|gen:xcounter[4]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[4]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N19
cycloneii_lcell_ff \inst_gen|gen:xcounter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[4]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[4]~regout ));

// Location: LCCOMB_X32_Y24_N20
cycloneii_lcell_comb \inst_gen|gen:xcounter[5]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[5]~1_combout  = (\inst_gen|gen:xcounter[5]~regout  & (!\inst_gen|gen:xcounter[4]~2 )) # (!\inst_gen|gen:xcounter[5]~regout  & ((\inst_gen|gen:xcounter[4]~2 ) # (GND)))
// \inst_gen|gen:xcounter[5]~2  = CARRY((!\inst_gen|gen:xcounter[4]~2 ) # (!\inst_gen|gen:xcounter[5]~regout ))

	.dataa(\inst_gen|gen:xcounter[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[4]~2 ),
	.combout(\inst_gen|gen:xcounter[5]~1_combout ),
	.cout(\inst_gen|gen:xcounter[5]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[5]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneii_lcell_comb \inst_gen|gen:xcounter[6]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[6]~1_combout  = (\inst_gen|gen:xcounter[6]~regout  & (\inst_gen|gen:xcounter[5]~2  $ (GND))) # (!\inst_gen|gen:xcounter[6]~regout  & (!\inst_gen|gen:xcounter[5]~2  & VCC))
// \inst_gen|gen:xcounter[6]~2  = CARRY((\inst_gen|gen:xcounter[6]~regout  & !\inst_gen|gen:xcounter[5]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[5]~2 ),
	.combout(\inst_gen|gen:xcounter[6]~1_combout ),
	.cout(\inst_gen|gen:xcounter[6]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[6]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N23
cycloneii_lcell_ff \inst_gen|gen:xcounter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[6]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[6]~regout ));

// Location: LCCOMB_X32_Y24_N26
cycloneii_lcell_comb \inst_gen|gen:xcounter[8]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[8]~1_combout  = (\inst_gen|gen:xcounter[8]~regout  & (\inst_gen|gen:xcounter[7]~2  $ (GND))) # (!\inst_gen|gen:xcounter[8]~regout  & (!\inst_gen|gen:xcounter[7]~2  & VCC))
// \inst_gen|gen:xcounter[8]~2  = CARRY((\inst_gen|gen:xcounter[8]~regout  & !\inst_gen|gen:xcounter[7]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[7]~2 ),
	.combout(\inst_gen|gen:xcounter[8]~1_combout ),
	.cout(\inst_gen|gen:xcounter[8]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[8]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y24_N27
cycloneii_lcell_ff \inst_gen|gen:xcounter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[8]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[8]~regout ));

// Location: LCFF_X32_Y24_N29
cycloneii_lcell_ff \inst_gen|gen:xcounter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[9]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[9]~regout ));

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \inst_gen|gen:yr[0]~1 (
// Equation(s):
// \inst_gen|gen:yr[0]~1_combout  = \inst_gen|gen:yr[0]~regout  $ (VCC)
// \inst_gen|gen:yr[0]~2  = CARRY(\inst_gen|gen:yr[0]~regout )

	.dataa(\inst_gen|gen:yr[0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|gen:yr[0]~1_combout ),
	.cout(\inst_gen|gen:yr[0]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[0]~1 .lut_mask = 16'h55AA;
defparam \inst_gen|gen:yr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \inst_gen|gen:yr[1]~1 (
// Equation(s):
// \inst_gen|gen:yr[1]~1_combout  = (\inst_gen|gen:yr[1]~regout  & (!\inst_gen|gen:yr[0]~2 )) # (!\inst_gen|gen:yr[1]~regout  & ((\inst_gen|gen:yr[0]~2 ) # (GND)))
// \inst_gen|gen:yr[1]~2  = CARRY((!\inst_gen|gen:yr[0]~2 ) # (!\inst_gen|gen:yr[1]~regout ))

	.dataa(\inst_gen|gen:yr[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[0]~2 ),
	.combout(\inst_gen|gen:yr[1]~1_combout ),
	.cout(\inst_gen|gen:yr[1]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[1]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:yr[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \inst_gen|gen:yr[2]~1 (
// Equation(s):
// \inst_gen|gen:yr[2]~1_combout  = (\inst_gen|gen:yr[2]~regout  & (\inst_gen|gen:yr[1]~2  $ (GND))) # (!\inst_gen|gen:yr[2]~regout  & (!\inst_gen|gen:yr[1]~2  & VCC))
// \inst_gen|gen:yr[2]~2  = CARRY((\inst_gen|gen:yr[2]~regout  & !\inst_gen|gen:yr[1]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[1]~2 ),
	.combout(\inst_gen|gen:yr[2]~1_combout ),
	.cout(\inst_gen|gen:yr[2]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[2]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:yr[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \inst4~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst4~0clkctrl .clock_type = "global clock";
defparam \inst4~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \inst_gen|gen:yr[5]~1 (
// Equation(s):
// \inst_gen|gen:yr[5]~1_combout  = (\inst_gen|gen:yr[5]~regout  & (!\inst_gen|gen:yr[4]~2 )) # (!\inst_gen|gen:yr[5]~regout  & ((\inst_gen|gen:yr[4]~2 ) # (GND)))
// \inst_gen|gen:yr[5]~2  = CARRY((!\inst_gen|gen:yr[4]~2 ) # (!\inst_gen|gen:yr[5]~regout ))

	.dataa(\inst_gen|gen:yr[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[4]~2 ),
	.combout(\inst_gen|gen:yr[5]~1_combout ),
	.cout(\inst_gen|gen:yr[5]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[5]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:yr[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N21
cycloneii_lcell_ff \inst_gen|gen:yr[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[5]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[5]~regout ));

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \inst_gen|LessThan7~0 (
// Equation(s):
// \inst_gen|LessThan7~0_combout  = (!\inst_gen|gen:yr[5]~regout  & (!\inst_gen|gen:yr[6]~regout  & ((!\inst_gen|gen:yr[2]~regout ) # (!\inst_gen|gen:yr[3]~regout ))))

	.dataa(\inst_gen|gen:yr[3]~regout ),
	.datab(\inst_gen|gen:yr[2]~regout ),
	.datac(\inst_gen|gen:yr[5]~regout ),
	.datad(\inst_gen|gen:yr[6]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~0 .lut_mask = 16'h0007;
defparam \inst_gen|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \inst_gen|LessThan7~2 (
// Equation(s):
// \inst_gen|LessThan7~2_combout  = (\inst_gen|gen:yr[9]~regout  & ((!\inst_gen|LessThan7~0_combout ) # (!\inst_gen|LessThan7~1_combout )))

	.dataa(\inst_gen|LessThan7~1_combout ),
	.datab(\inst_gen|LessThan7~0_combout ),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[9]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~2 .lut_mask = 16'h7700;
defparam \inst_gen|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \inst_gen|gen:yr[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[2]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[2]~regout ));

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \inst_gen|gen:yr[3]~1 (
// Equation(s):
// \inst_gen|gen:yr[3]~1_combout  = (\inst_gen|gen:yr[3]~regout  & (!\inst_gen|gen:yr[2]~2 )) # (!\inst_gen|gen:yr[3]~regout  & ((\inst_gen|gen:yr[2]~2 ) # (GND)))
// \inst_gen|gen:yr[3]~2  = CARRY((!\inst_gen|gen:yr[2]~2 ) # (!\inst_gen|gen:yr[3]~regout ))

	.dataa(\inst_gen|gen:yr[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[2]~2 ),
	.combout(\inst_gen|gen:yr[3]~1_combout ),
	.cout(\inst_gen|gen:yr[3]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[3]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:yr[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \inst_gen|gen:yr[4]~1 (
// Equation(s):
// \inst_gen|gen:yr[4]~1_combout  = (\inst_gen|gen:yr[4]~regout  & (\inst_gen|gen:yr[3]~2  $ (GND))) # (!\inst_gen|gen:yr[4]~regout  & (!\inst_gen|gen:yr[3]~2  & VCC))
// \inst_gen|gen:yr[4]~2  = CARRY((\inst_gen|gen:yr[4]~regout  & !\inst_gen|gen:yr[3]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[3]~2 ),
	.combout(\inst_gen|gen:yr[4]~1_combout ),
	.cout(\inst_gen|gen:yr[4]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[4]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:yr[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \inst_gen|gen:yr[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[4]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[4]~regout ));

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \inst_gen|gen:yr[6]~1 (
// Equation(s):
// \inst_gen|gen:yr[6]~1_combout  = (\inst_gen|gen:yr[6]~regout  & (\inst_gen|gen:yr[5]~2  $ (GND))) # (!\inst_gen|gen:yr[6]~regout  & (!\inst_gen|gen:yr[5]~2  & VCC))
// \inst_gen|gen:yr[6]~2  = CARRY((\inst_gen|gen:yr[6]~regout  & !\inst_gen|gen:yr[5]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[5]~2 ),
	.combout(\inst_gen|gen:yr[6]~1_combout ),
	.cout(\inst_gen|gen:yr[6]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[6]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:yr[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N23
cycloneii_lcell_ff \inst_gen|gen:yr[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[6]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[6]~regout ));

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \inst_gen|gen:yr[7]~1 (
// Equation(s):
// \inst_gen|gen:yr[7]~1_combout  = (\inst_gen|gen:yr[7]~regout  & (!\inst_gen|gen:yr[6]~2 )) # (!\inst_gen|gen:yr[7]~regout  & ((\inst_gen|gen:yr[6]~2 ) # (GND)))
// \inst_gen|gen:yr[7]~2  = CARRY((!\inst_gen|gen:yr[6]~2 ) # (!\inst_gen|gen:yr[7]~regout ))

	.dataa(\inst_gen|gen:yr[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[6]~2 ),
	.combout(\inst_gen|gen:yr[7]~1_combout ),
	.cout(\inst_gen|gen:yr[7]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[7]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:yr[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \inst_gen|gen:yr[8]~1 (
// Equation(s):
// \inst_gen|gen:yr[8]~1_combout  = (\inst_gen|gen:yr[8]~regout  & (\inst_gen|gen:yr[7]~2  $ (GND))) # (!\inst_gen|gen:yr[8]~regout  & (!\inst_gen|gen:yr[7]~2  & VCC))
// \inst_gen|gen:yr[8]~2  = CARRY((\inst_gen|gen:yr[8]~regout  & !\inst_gen|gen:yr[7]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[7]~2 ),
	.combout(\inst_gen|gen:yr[8]~1_combout ),
	.cout(\inst_gen|gen:yr[8]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[8]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:yr[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N27
cycloneii_lcell_ff \inst_gen|gen:yr[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[8]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[8]~regout ));

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \inst_gen|gen:yr[9]~1 (
// Equation(s):
// \inst_gen|gen:yr[9]~1_combout  = \inst_gen|gen:yr[8]~2  $ (\inst_gen|gen:yr[9]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[9]~regout ),
	.cin(\inst_gen|gen:yr[8]~2 ),
	.combout(\inst_gen|gen:yr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen:yr[9]~1 .lut_mask = 16'h0FF0;
defparam \inst_gen|gen:yr[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N29
cycloneii_lcell_ff \inst_gen|gen:yr[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[9]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[9]~regout ));

// Location: LCCOMB_X32_Y25_N28
cycloneii_lcell_comb \inst_gen|gen~0 (
// Equation(s):
// \inst_gen|gen~0_combout  = (!\inst_gen|gen:yr[9]~regout  & (((!\inst_gen|gen:xcounter[9]~regout  & !\inst_gen|gen:xcounter[8]~regout )) # (!\inst_gen|gen:xcounter[10]~regout )))

	.dataa(\inst_gen|gen:xcounter[10]~regout ),
	.datab(\inst_gen|gen:xcounter[9]~regout ),
	.datac(\inst_gen|gen:yr[9]~regout ),
	.datad(\inst_gen|gen:xcounter[8]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~0 .lut_mask = 16'h0507;
defparam \inst_gen|gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N25
cycloneii_lcell_ff \inst_gen|gen:yr[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[7]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[7]~regout ));

// Location: LCCOMB_X32_Y25_N30
cycloneii_lcell_comb \inst_gen|LessThan5~0 (
// Equation(s):
// \inst_gen|LessThan5~0_combout  = (\inst_gen|gen:yr[5]~regout  & (\inst_gen|gen:yr[7]~regout  & (\inst_gen|gen:yr[8]~regout  & \inst_gen|gen:yr[6]~regout )))

	.dataa(\inst_gen|gen:yr[5]~regout ),
	.datab(\inst_gen|gen:yr[7]~regout ),
	.datac(\inst_gen|gen:yr[8]~regout ),
	.datad(\inst_gen|gen:yr[6]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan5~0 .lut_mask = 16'h8000;
defparam \inst_gen|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneii_lcell_comb \inst_gen|gen~1 (
// Equation(s):
// \inst_gen|gen~1_combout  = (\inst_gen|LessThan5~0_combout ) # (!\inst_gen|gen~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_gen|gen~0_combout ),
	.datad(\inst_gen|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~1 .lut_mask = 16'hFF0F;
defparam \inst_gen|gen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N9
cycloneii_lcell_ff \inst_gen|VGA_BLANK (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_BLANK~regout ));

// Location: LCCOMB_X20_Y33_N2
cycloneii_lcell_comb \inst|inst3|VGA_BLANK~feeder (
// Equation(s):
// \inst|inst3|VGA_BLANK~feeder_combout  = \inst_gen|VGA_BLANK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_BLANK~regout ),
	.cin(gnd),
	.combout(\inst|inst3|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N3
cycloneii_lcell_ff \inst|inst3|VGA_BLANK (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst3|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_BLANK~regout ));

// Location: LCCOMB_X20_Y33_N8
cycloneii_lcell_comb \inst2|VGA_BLANK~feeder (
// Equation(s):
// \inst2|VGA_BLANK~feeder_combout  = \inst|inst3|VGA_BLANK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst3|VGA_BLANK~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N9
cycloneii_lcell_ff \inst2|VGA_BLANK (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_BLANK~regout ));

// Location: LCFF_X32_Y24_N21
cycloneii_lcell_ff \inst_gen|gen:xcounter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[5]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[5]~regout ));

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \inst_gen|gen~2 (
// Equation(s):
// \inst_gen|gen~2_combout  = (\inst_gen|gen:xcounter[10]~regout  & (!\inst_gen|gen:xcounter[9]~regout  & \inst_gen|gen:xcounter[8]~regout ))

	.dataa(\inst_gen|gen:xcounter[10]~regout ),
	.datab(vcc),
	.datac(\inst_gen|gen:xcounter[9]~regout ),
	.datad(\inst_gen|gen:xcounter[8]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~2 .lut_mask = 16'h0A00;
defparam \inst_gen|gen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \inst_gen|gen~3 (
// Equation(s):
// \inst_gen|gen~3_combout  = (\inst_gen|gen~2_combout  & ((\inst_gen|gen:xcounter[7]~regout  & ((!\inst_gen|gen:xcounter[6]~regout ) # (!\inst_gen|gen:xcounter[5]~regout ))) # (!\inst_gen|gen:xcounter[7]~regout  & ((\inst_gen|gen:xcounter[5]~regout ) # 
// (\inst_gen|gen:xcounter[6]~regout )))))

	.dataa(\inst_gen|gen:xcounter[7]~regout ),
	.datab(\inst_gen|gen:xcounter[5]~regout ),
	.datac(\inst_gen|gen:xcounter[6]~regout ),
	.datad(\inst_gen|gen~2_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~3 .lut_mask = 16'h7E00;
defparam \inst_gen|gen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N11
cycloneii_lcell_ff \inst_gen|VGA_HS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen~3_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_HS~regout ));

// Location: LCCOMB_X20_Y33_N12
cycloneii_lcell_comb \inst|inst3|VGA_HS~feeder (
// Equation(s):
// \inst|inst3|VGA_HS~feeder_combout  = \inst_gen|VGA_HS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_HS~regout ),
	.cin(gnd),
	.combout(\inst|inst3|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N13
cycloneii_lcell_ff \inst|inst3|VGA_HS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst3|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_HS~regout ));

// Location: LCCOMB_X20_Y33_N26
cycloneii_lcell_comb \inst2|VGA_HS~feeder (
// Equation(s):
// \inst2|VGA_HS~feeder_combout  = \inst|inst3|VGA_HS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst3|VGA_HS~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N27
cycloneii_lcell_ff \inst2|VGA_HS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_HS~regout ));

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb \inst_gen|gen~4 (
// Equation(s):
// \inst_gen|gen~4_combout  = ((\inst_gen|gen:yr[4]~regout ) # ((\inst_gen|gen:yr[2]~regout ) # (\inst_gen|gen:yr[9]~regout ))) # (!\inst_gen|gen:yr[3]~regout )

	.dataa(\inst_gen|gen:yr[3]~regout ),
	.datab(\inst_gen|gen:yr[4]~regout ),
	.datac(\inst_gen|gen:yr[2]~regout ),
	.datad(\inst_gen|gen:yr[9]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~4 .lut_mask = 16'hFFFD;
defparam \inst_gen|gen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \inst_gen|gen~5 (
// Equation(s):
// \inst_gen|gen~5_combout  = (\inst_gen|gen:yr[1]~regout  & (!\inst_gen|gen~4_combout  & \inst_gen|LessThan5~0_combout ))

	.dataa(\inst_gen|gen:yr[1]~regout ),
	.datab(vcc),
	.datac(\inst_gen|gen~4_combout ),
	.datad(\inst_gen|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~5 .lut_mask = 16'h0A00;
defparam \inst_gen|gen~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N9
cycloneii_lcell_ff \inst_gen|VGA_VS (
	.clk(\CLOCK_50~combout ),
	.datain(\inst_gen|gen~5_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_VS~regout ));

// Location: LCCOMB_X20_Y33_N30
cycloneii_lcell_comb \inst|inst3|VGA_VS~feeder (
// Equation(s):
// \inst|inst3|VGA_VS~feeder_combout  = \inst_gen|VGA_VS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_VS~regout ),
	.cin(gnd),
	.combout(\inst|inst3|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N31
cycloneii_lcell_ff \inst|inst3|VGA_VS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst3|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_VS~regout ));

// Location: LCCOMB_X20_Y33_N20
cycloneii_lcell_comb \inst2|VGA_VS~feeder (
// Equation(s):
// \inst2|VGA_VS~feeder_combout  = \inst|inst3|VGA_VS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst3|VGA_VS~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N21
cycloneii_lcell_ff \inst2|VGA_VS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_VS~regout ));

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \inst_gen|VGA_SYNC~0 (
// Equation(s):
// \inst_gen|VGA_SYNC~0_combout  = (\inst_gen|gen~3_combout ) # ((\inst_gen|gen:yr[1]~regout  & (\inst_gen|LessThan5~0_combout  & !\inst_gen|gen~4_combout )))

	.dataa(\inst_gen|gen:yr[1]~regout ),
	.datab(\inst_gen|gen~3_combout ),
	.datac(\inst_gen|LessThan5~0_combout ),
	.datad(\inst_gen|gen~4_combout ),
	.cin(gnd),
	.combout(\inst_gen|VGA_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|VGA_SYNC~0 .lut_mask = 16'hCCEC;
defparam \inst_gen|VGA_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N25
cycloneii_lcell_ff \inst_gen|VGA_SYNC (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|VGA_SYNC~0_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_SYNC~regout ));

// Location: LCFF_X34_Y25_N5
cycloneii_lcell_ff \inst|inst3|VGA_SYNC (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|VGA_SYNC~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_SYNC~regout ));

// Location: LCCOMB_X20_Y33_N14
cycloneii_lcell_comb \inst2|VGA_SYNC~feeder (
// Equation(s):
// \inst2|VGA_SYNC~feeder_combout  = \inst|inst3|VGA_SYNC~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst3|VGA_SYNC~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_SYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_SYNC~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_SYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N15
cycloneii_lcell_ff \inst2|VGA_SYNC (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_SYNC~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_SYNC~regout ));

// Location: LCCOMB_X28_Y27_N2
cycloneii_lcell_comb \inst|inst2|counter[1]~31 (
// Equation(s):
// \inst|inst2|counter[1]~31_combout  = \inst|inst2|counter [1] $ (VCC)
// \inst|inst2|counter[1]~32  = CARRY(\inst|inst2|counter [1])

	.dataa(vcc),
	.datab(\inst|inst2|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|counter[1]~31_combout ),
	.cout(\inst|inst2|counter[1]~32 ));
// synopsys translate_off
defparam \inst|inst2|counter[1]~31 .lut_mask = 16'h33CC;
defparam \inst|inst2|counter[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneii_lcell_comb \inst|inst2|counter[8]~45 (
// Equation(s):
// \inst|inst2|counter[8]~45_combout  = (\inst|inst2|counter [8] & (!\inst|inst2|counter[7]~44 )) # (!\inst|inst2|counter [8] & ((\inst|inst2|counter[7]~44 ) # (GND)))
// \inst|inst2|counter[8]~46  = CARRY((!\inst|inst2|counter[7]~44 ) # (!\inst|inst2|counter [8]))

	.dataa(\inst|inst2|counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[7]~44 ),
	.combout(\inst|inst2|counter[8]~45_combout ),
	.cout(\inst|inst2|counter[8]~46 ));
// synopsys translate_off
defparam \inst|inst2|counter[8]~45 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N17
cycloneii_lcell_ff \inst|inst2|counter[8] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[8]~45_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [8]));

// Location: LCCOMB_X28_Y27_N12
cycloneii_lcell_comb \inst|inst2|counter[6]~41 (
// Equation(s):
// \inst|inst2|counter[6]~41_combout  = (\inst|inst2|counter [6] & (!\inst|inst2|counter[5]~40 )) # (!\inst|inst2|counter [6] & ((\inst|inst2|counter[5]~40 ) # (GND)))
// \inst|inst2|counter[6]~42  = CARRY((!\inst|inst2|counter[5]~40 ) # (!\inst|inst2|counter [6]))

	.dataa(\inst|inst2|counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[5]~40 ),
	.combout(\inst|inst2|counter[6]~41_combout ),
	.cout(\inst|inst2|counter[6]~42 ));
// synopsys translate_off
defparam \inst|inst2|counter[6]~41 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N13
cycloneii_lcell_ff \inst|inst2|counter[6] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[6]~41_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [6]));

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \inst|inst2|LessThan7~7 (
// Equation(s):
// \inst|inst2|LessThan7~7_combout  = (!\inst|inst2|counter [8] & (((!\inst|inst2|counter [5] & !\inst|inst2|counter [6])) # (!\inst|inst2|counter [7])))

	.dataa(\inst|inst2|counter [5]),
	.datab(\inst|inst2|counter [7]),
	.datac(\inst|inst2|counter [8]),
	.datad(\inst|inst2|counter [6]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~7 .lut_mask = 16'h0307;
defparam \inst|inst2|LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneii_lcell_comb \inst|inst2|counter[10]~49 (
// Equation(s):
// \inst|inst2|counter[10]~49_combout  = (\inst|inst2|counter [10] & (!\inst|inst2|counter[9]~48 )) # (!\inst|inst2|counter [10] & ((\inst|inst2|counter[9]~48 ) # (GND)))
// \inst|inst2|counter[10]~50  = CARRY((!\inst|inst2|counter[9]~48 ) # (!\inst|inst2|counter [10]))

	.dataa(\inst|inst2|counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[9]~48 ),
	.combout(\inst|inst2|counter[10]~49_combout ),
	.cout(\inst|inst2|counter[10]~50 ));
// synopsys translate_off
defparam \inst|inst2|counter[10]~49 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N21
cycloneii_lcell_ff \inst|inst2|counter[10] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[10]~49_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [10]));

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \inst|inst2|LessThan7~8 (
// Equation(s):
// \inst|inst2|LessThan7~8_combout  = (!\inst|inst2|counter [10] & ((\inst|inst2|LessThan7~7_combout ) # (!\inst|inst2|counter [9])))

	.dataa(vcc),
	.datab(\inst|inst2|counter [9]),
	.datac(\inst|inst2|LessThan7~7_combout ),
	.datad(\inst|inst2|counter [10]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~8 .lut_mask = 16'h00F3;
defparam \inst|inst2|LessThan7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneii_lcell_comb \inst|inst2|counter[28]~85 (
// Equation(s):
// \inst|inst2|counter[28]~85_combout  = (\inst|inst2|counter [28] & (!\inst|inst2|counter[27]~84 )) # (!\inst|inst2|counter [28] & ((\inst|inst2|counter[27]~84 ) # (GND)))
// \inst|inst2|counter[28]~86  = CARRY((!\inst|inst2|counter[27]~84 ) # (!\inst|inst2|counter [28]))

	.dataa(\inst|inst2|counter [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[27]~84 ),
	.combout(\inst|inst2|counter[28]~85_combout ),
	.cout(\inst|inst2|counter[28]~86 ));
// synopsys translate_off
defparam \inst|inst2|counter[28]~85 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N25
cycloneii_lcell_ff \inst|inst2|counter[28] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[28]~85_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [28]));

// Location: LCCOMB_X28_Y26_N12
cycloneii_lcell_comb \inst|inst2|counter[22]~73 (
// Equation(s):
// \inst|inst2|counter[22]~73_combout  = (\inst|inst2|counter [22] & (!\inst|inst2|counter[21]~72 )) # (!\inst|inst2|counter [22] & ((\inst|inst2|counter[21]~72 ) # (GND)))
// \inst|inst2|counter[22]~74  = CARRY((!\inst|inst2|counter[21]~72 ) # (!\inst|inst2|counter [22]))

	.dataa(\inst|inst2|counter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[21]~72 ),
	.combout(\inst|inst2|counter[22]~73_combout ),
	.cout(\inst|inst2|counter[22]~74 ));
// synopsys translate_off
defparam \inst|inst2|counter[22]~73 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N13
cycloneii_lcell_ff \inst|inst2|counter[22] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[22]~73_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [22]));

// Location: LCCOMB_X28_Y26_N6
cycloneii_lcell_comb \inst|inst2|counter[19]~67 (
// Equation(s):
// \inst|inst2|counter[19]~67_combout  = (\inst|inst2|counter [19] & (\inst|inst2|counter[18]~66  $ (GND))) # (!\inst|inst2|counter [19] & (!\inst|inst2|counter[18]~66  & VCC))
// \inst|inst2|counter[19]~68  = CARRY((\inst|inst2|counter [19] & !\inst|inst2|counter[18]~66 ))

	.dataa(\inst|inst2|counter [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[18]~66 ),
	.combout(\inst|inst2|counter[19]~67_combout ),
	.cout(\inst|inst2|counter[19]~68 ));
// synopsys translate_off
defparam \inst|inst2|counter[19]~67 .lut_mask = 16'hA50A;
defparam \inst|inst2|counter[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N7
cycloneii_lcell_ff \inst|inst2|counter[19] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[19]~67_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [19]));

// Location: LCCOMB_X27_Y26_N2
cycloneii_lcell_comb \inst|inst2|LessThan7~2 (
// Equation(s):
// \inst|inst2|LessThan7~2_combout  = (!\inst|inst2|counter [21] & (!\inst|inst2|counter [20] & (!\inst|inst2|counter [22] & !\inst|inst2|counter [19])))

	.dataa(\inst|inst2|counter [21]),
	.datab(\inst|inst2|counter [20]),
	.datac(\inst|inst2|counter [22]),
	.datad(\inst|inst2|counter [19]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~2 .lut_mask = 16'h0001;
defparam \inst|inst2|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneii_lcell_comb \inst|inst2|LessThan7~1 (
// Equation(s):
// \inst|inst2|LessThan7~1_combout  = (!\inst|inst2|counter [18] & (!\inst|inst2|counter [16] & (!\inst|inst2|counter [15] & !\inst|inst2|counter [17])))

	.dataa(\inst|inst2|counter [18]),
	.datab(\inst|inst2|counter [16]),
	.datac(\inst|inst2|counter [15]),
	.datad(\inst|inst2|counter [17]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~1 .lut_mask = 16'h0001;
defparam \inst|inst2|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneii_lcell_comb \inst|inst2|counter[12]~53 (
// Equation(s):
// \inst|inst2|counter[12]~53_combout  = (\inst|inst2|counter [12] & (!\inst|inst2|counter[11]~52 )) # (!\inst|inst2|counter [12] & ((\inst|inst2|counter[11]~52 ) # (GND)))
// \inst|inst2|counter[12]~54  = CARRY((!\inst|inst2|counter[11]~52 ) # (!\inst|inst2|counter [12]))

	.dataa(\inst|inst2|counter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[11]~52 ),
	.combout(\inst|inst2|counter[12]~53_combout ),
	.cout(\inst|inst2|counter[12]~54 ));
// synopsys translate_off
defparam \inst|inst2|counter[12]~53 .lut_mask = 16'h5A5F;
defparam \inst|inst2|counter[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N25
cycloneii_lcell_ff \inst|inst2|counter[12] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[12]~53_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [12]));

// Location: LCCOMB_X28_Y27_N0
cycloneii_lcell_comb \inst|inst2|LessThan7~0 (
// Equation(s):
// \inst|inst2|LessThan7~0_combout  = (!\inst|inst2|counter [11] & (!\inst|inst2|counter [13] & (!\inst|inst2|counter [12] & !\inst|inst2|counter [14])))

	.dataa(\inst|inst2|counter [11]),
	.datab(\inst|inst2|counter [13]),
	.datac(\inst|inst2|counter [12]),
	.datad(\inst|inst2|counter [14]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~0 .lut_mask = 16'h0001;
defparam \inst|inst2|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneii_lcell_comb \inst|inst2|LessThan7~4 (
// Equation(s):
// \inst|inst2|LessThan7~4_combout  = (\inst|inst2|LessThan7~3_combout  & (\inst|inst2|LessThan7~2_combout  & (\inst|inst2|LessThan7~1_combout  & \inst|inst2|LessThan7~0_combout )))

	.dataa(\inst|inst2|LessThan7~3_combout ),
	.datab(\inst|inst2|LessThan7~2_combout ),
	.datac(\inst|inst2|LessThan7~1_combout ),
	.datad(\inst|inst2|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~4 .lut_mask = 16'h8000;
defparam \inst|inst2|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \inst|inst2|LessThan7~5 (
// Equation(s):
// \inst|inst2|LessThan7~5_combout  = (!\inst|inst2|counter [29] & (!\inst|inst2|counter [28] & (\inst|inst2|LessThan7~4_combout  & !\inst|inst2|counter [27])))

	.dataa(\inst|inst2|counter [29]),
	.datab(\inst|inst2|counter [28]),
	.datac(\inst|inst2|LessThan7~4_combout ),
	.datad(\inst|inst2|counter [27]),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~5 .lut_mask = 16'h0010;
defparam \inst|inst2|LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \inst|inst2|LessThan7~9 (
// Equation(s):
// \inst|inst2|LessThan7~9_combout  = (!\inst|inst2|counter [31] & ((\inst|inst2|counter [30]) # ((!\inst|inst2|LessThan7~5_combout ) # (!\inst|inst2|LessThan7~8_combout ))))

	.dataa(\inst|inst2|counter [31]),
	.datab(\inst|inst2|counter [30]),
	.datac(\inst|inst2|LessThan7~8_combout ),
	.datad(\inst|inst2|LessThan7~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|LessThan7~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan7~9 .lut_mask = 16'h4555;
defparam \inst|inst2|LessThan7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N3
cycloneii_lcell_ff \inst|inst2|counter[1] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[1]~31_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [1]));

// Location: LCCOMB_X28_Y27_N4
cycloneii_lcell_comb \inst|inst2|counter[2]~33 (
// Equation(s):
// \inst|inst2|counter[2]~33_combout  = (\inst|inst2|counter [2] & (!\inst|inst2|counter[1]~32 )) # (!\inst|inst2|counter [2] & ((\inst|inst2|counter[1]~32 ) # (GND)))
// \inst|inst2|counter[2]~34  = CARRY((!\inst|inst2|counter[1]~32 ) # (!\inst|inst2|counter [2]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[1]~32 ),
	.combout(\inst|inst2|counter[2]~33_combout ),
	.cout(\inst|inst2|counter[2]~34 ));
// synopsys translate_off
defparam \inst|inst2|counter[2]~33 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N5
cycloneii_lcell_ff \inst|inst2|counter[2] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[2]~33_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [2]));

// Location: LCCOMB_X28_Y27_N6
cycloneii_lcell_comb \inst|inst2|counter[3]~35 (
// Equation(s):
// \inst|inst2|counter[3]~35_combout  = (\inst|inst2|counter [3] & (\inst|inst2|counter[2]~34  $ (GND))) # (!\inst|inst2|counter [3] & (!\inst|inst2|counter[2]~34  & VCC))
// \inst|inst2|counter[3]~36  = CARRY((\inst|inst2|counter [3] & !\inst|inst2|counter[2]~34 ))

	.dataa(\inst|inst2|counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[2]~34 ),
	.combout(\inst|inst2|counter[3]~35_combout ),
	.cout(\inst|inst2|counter[3]~36 ));
// synopsys translate_off
defparam \inst|inst2|counter[3]~35 .lut_mask = 16'hA50A;
defparam \inst|inst2|counter[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneii_lcell_comb \inst|inst2|counter[4]~37 (
// Equation(s):
// \inst|inst2|counter[4]~37_combout  = (\inst|inst2|counter [4] & (!\inst|inst2|counter[3]~36 )) # (!\inst|inst2|counter [4] & ((\inst|inst2|counter[3]~36 ) # (GND)))
// \inst|inst2|counter[4]~38  = CARRY((!\inst|inst2|counter[3]~36 ) # (!\inst|inst2|counter [4]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[3]~36 ),
	.combout(\inst|inst2|counter[4]~37_combout ),
	.cout(\inst|inst2|counter[4]~38 ));
// synopsys translate_off
defparam \inst|inst2|counter[4]~37 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N9
cycloneii_lcell_ff \inst|inst2|counter[4] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[4]~37_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [4]));

// Location: LCCOMB_X28_Y27_N10
cycloneii_lcell_comb \inst|inst2|counter[5]~39 (
// Equation(s):
// \inst|inst2|counter[5]~39_combout  = (\inst|inst2|counter [5] & (\inst|inst2|counter[4]~38  $ (GND))) # (!\inst|inst2|counter [5] & (!\inst|inst2|counter[4]~38  & VCC))
// \inst|inst2|counter[5]~40  = CARRY((\inst|inst2|counter [5] & !\inst|inst2|counter[4]~38 ))

	.dataa(\inst|inst2|counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[4]~38 ),
	.combout(\inst|inst2|counter[5]~39_combout ),
	.cout(\inst|inst2|counter[5]~40 ));
// synopsys translate_off
defparam \inst|inst2|counter[5]~39 .lut_mask = 16'hA50A;
defparam \inst|inst2|counter[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneii_lcell_comb \inst|inst2|counter[7]~43 (
// Equation(s):
// \inst|inst2|counter[7]~43_combout  = (\inst|inst2|counter [7] & (\inst|inst2|counter[6]~42  $ (GND))) # (!\inst|inst2|counter [7] & (!\inst|inst2|counter[6]~42  & VCC))
// \inst|inst2|counter[7]~44  = CARRY((\inst|inst2|counter [7] & !\inst|inst2|counter[6]~42 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[6]~42 ),
	.combout(\inst|inst2|counter[7]~43_combout ),
	.cout(\inst|inst2|counter[7]~44 ));
// synopsys translate_off
defparam \inst|inst2|counter[7]~43 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N15
cycloneii_lcell_ff \inst|inst2|counter[7] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[7]~43_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [7]));

// Location: LCCOMB_X28_Y27_N18
cycloneii_lcell_comb \inst|inst2|counter[9]~47 (
// Equation(s):
// \inst|inst2|counter[9]~47_combout  = (\inst|inst2|counter [9] & (\inst|inst2|counter[8]~46  $ (GND))) # (!\inst|inst2|counter [9] & (!\inst|inst2|counter[8]~46  & VCC))
// \inst|inst2|counter[9]~48  = CARRY((\inst|inst2|counter [9] & !\inst|inst2|counter[8]~46 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[8]~46 ),
	.combout(\inst|inst2|counter[9]~47_combout ),
	.cout(\inst|inst2|counter[9]~48 ));
// synopsys translate_off
defparam \inst|inst2|counter[9]~47 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N19
cycloneii_lcell_ff \inst|inst2|counter[9] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[9]~47_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [9]));

// Location: LCCOMB_X28_Y27_N22
cycloneii_lcell_comb \inst|inst2|counter[11]~51 (
// Equation(s):
// \inst|inst2|counter[11]~51_combout  = (\inst|inst2|counter [11] & (\inst|inst2|counter[10]~50  $ (GND))) # (!\inst|inst2|counter [11] & (!\inst|inst2|counter[10]~50  & VCC))
// \inst|inst2|counter[11]~52  = CARRY((\inst|inst2|counter [11] & !\inst|inst2|counter[10]~50 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[10]~50 ),
	.combout(\inst|inst2|counter[11]~51_combout ),
	.cout(\inst|inst2|counter[11]~52 ));
// synopsys translate_off
defparam \inst|inst2|counter[11]~51 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N23
cycloneii_lcell_ff \inst|inst2|counter[11] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[11]~51_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [11]));

// Location: LCCOMB_X28_Y27_N26
cycloneii_lcell_comb \inst|inst2|counter[13]~55 (
// Equation(s):
// \inst|inst2|counter[13]~55_combout  = (\inst|inst2|counter [13] & (\inst|inst2|counter[12]~54  $ (GND))) # (!\inst|inst2|counter [13] & (!\inst|inst2|counter[12]~54  & VCC))
// \inst|inst2|counter[13]~56  = CARRY((\inst|inst2|counter [13] & !\inst|inst2|counter[12]~54 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[12]~54 ),
	.combout(\inst|inst2|counter[13]~55_combout ),
	.cout(\inst|inst2|counter[13]~56 ));
// synopsys translate_off
defparam \inst|inst2|counter[13]~55 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N27
cycloneii_lcell_ff \inst|inst2|counter[13] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[13]~55_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [13]));

// Location: LCCOMB_X28_Y27_N28
cycloneii_lcell_comb \inst|inst2|counter[14]~57 (
// Equation(s):
// \inst|inst2|counter[14]~57_combout  = (\inst|inst2|counter [14] & (!\inst|inst2|counter[13]~56 )) # (!\inst|inst2|counter [14] & ((\inst|inst2|counter[13]~56 ) # (GND)))
// \inst|inst2|counter[14]~58  = CARRY((!\inst|inst2|counter[13]~56 ) # (!\inst|inst2|counter [14]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[13]~56 ),
	.combout(\inst|inst2|counter[14]~57_combout ),
	.cout(\inst|inst2|counter[14]~58 ));
// synopsys translate_off
defparam \inst|inst2|counter[14]~57 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N29
cycloneii_lcell_ff \inst|inst2|counter[14] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[14]~57_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [14]));

// Location: LCCOMB_X28_Y27_N30
cycloneii_lcell_comb \inst|inst2|counter[15]~59 (
// Equation(s):
// \inst|inst2|counter[15]~59_combout  = (\inst|inst2|counter [15] & (\inst|inst2|counter[14]~58  $ (GND))) # (!\inst|inst2|counter [15] & (!\inst|inst2|counter[14]~58  & VCC))
// \inst|inst2|counter[15]~60  = CARRY((\inst|inst2|counter [15] & !\inst|inst2|counter[14]~58 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[14]~58 ),
	.combout(\inst|inst2|counter[15]~59_combout ),
	.cout(\inst|inst2|counter[15]~60 ));
// synopsys translate_off
defparam \inst|inst2|counter[15]~59 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N31
cycloneii_lcell_ff \inst|inst2|counter[15] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[15]~59_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [15]));

// Location: LCCOMB_X28_Y26_N0
cycloneii_lcell_comb \inst|inst2|counter[16]~61 (
// Equation(s):
// \inst|inst2|counter[16]~61_combout  = (\inst|inst2|counter [16] & (!\inst|inst2|counter[15]~60 )) # (!\inst|inst2|counter [16] & ((\inst|inst2|counter[15]~60 ) # (GND)))
// \inst|inst2|counter[16]~62  = CARRY((!\inst|inst2|counter[15]~60 ) # (!\inst|inst2|counter [16]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[15]~60 ),
	.combout(\inst|inst2|counter[16]~61_combout ),
	.cout(\inst|inst2|counter[16]~62 ));
// synopsys translate_off
defparam \inst|inst2|counter[16]~61 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N1
cycloneii_lcell_ff \inst|inst2|counter[16] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[16]~61_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [16]));

// Location: LCCOMB_X28_Y26_N2
cycloneii_lcell_comb \inst|inst2|counter[17]~63 (
// Equation(s):
// \inst|inst2|counter[17]~63_combout  = (\inst|inst2|counter [17] & (\inst|inst2|counter[16]~62  $ (GND))) # (!\inst|inst2|counter [17] & (!\inst|inst2|counter[16]~62  & VCC))
// \inst|inst2|counter[17]~64  = CARRY((\inst|inst2|counter [17] & !\inst|inst2|counter[16]~62 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[16]~62 ),
	.combout(\inst|inst2|counter[17]~63_combout ),
	.cout(\inst|inst2|counter[17]~64 ));
// synopsys translate_off
defparam \inst|inst2|counter[17]~63 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N3
cycloneii_lcell_ff \inst|inst2|counter[17] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[17]~63_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [17]));

// Location: LCCOMB_X28_Y26_N4
cycloneii_lcell_comb \inst|inst2|counter[18]~65 (
// Equation(s):
// \inst|inst2|counter[18]~65_combout  = (\inst|inst2|counter [18] & (!\inst|inst2|counter[17]~64 )) # (!\inst|inst2|counter [18] & ((\inst|inst2|counter[17]~64 ) # (GND)))
// \inst|inst2|counter[18]~66  = CARRY((!\inst|inst2|counter[17]~64 ) # (!\inst|inst2|counter [18]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[17]~64 ),
	.combout(\inst|inst2|counter[18]~65_combout ),
	.cout(\inst|inst2|counter[18]~66 ));
// synopsys translate_off
defparam \inst|inst2|counter[18]~65 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N5
cycloneii_lcell_ff \inst|inst2|counter[18] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[18]~65_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [18]));

// Location: LCCOMB_X28_Y26_N8
cycloneii_lcell_comb \inst|inst2|counter[20]~69 (
// Equation(s):
// \inst|inst2|counter[20]~69_combout  = (\inst|inst2|counter [20] & (!\inst|inst2|counter[19]~68 )) # (!\inst|inst2|counter [20] & ((\inst|inst2|counter[19]~68 ) # (GND)))
// \inst|inst2|counter[20]~70  = CARRY((!\inst|inst2|counter[19]~68 ) # (!\inst|inst2|counter [20]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[19]~68 ),
	.combout(\inst|inst2|counter[20]~69_combout ),
	.cout(\inst|inst2|counter[20]~70 ));
// synopsys translate_off
defparam \inst|inst2|counter[20]~69 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N9
cycloneii_lcell_ff \inst|inst2|counter[20] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[20]~69_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [20]));

// Location: LCCOMB_X28_Y26_N14
cycloneii_lcell_comb \inst|inst2|counter[23]~75 (
// Equation(s):
// \inst|inst2|counter[23]~75_combout  = (\inst|inst2|counter [23] & (\inst|inst2|counter[22]~74  $ (GND))) # (!\inst|inst2|counter [23] & (!\inst|inst2|counter[22]~74  & VCC))
// \inst|inst2|counter[23]~76  = CARRY((\inst|inst2|counter [23] & !\inst|inst2|counter[22]~74 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[22]~74 ),
	.combout(\inst|inst2|counter[23]~75_combout ),
	.cout(\inst|inst2|counter[23]~76 ));
// synopsys translate_off
defparam \inst|inst2|counter[23]~75 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N15
cycloneii_lcell_ff \inst|inst2|counter[23] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[23]~75_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [23]));

// Location: LCCOMB_X28_Y26_N18
cycloneii_lcell_comb \inst|inst2|counter[25]~79 (
// Equation(s):
// \inst|inst2|counter[25]~79_combout  = (\inst|inst2|counter [25] & (\inst|inst2|counter[24]~78  $ (GND))) # (!\inst|inst2|counter [25] & (!\inst|inst2|counter[24]~78  & VCC))
// \inst|inst2|counter[25]~80  = CARRY((\inst|inst2|counter [25] & !\inst|inst2|counter[24]~78 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[24]~78 ),
	.combout(\inst|inst2|counter[25]~79_combout ),
	.cout(\inst|inst2|counter[25]~80 ));
// synopsys translate_off
defparam \inst|inst2|counter[25]~79 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N19
cycloneii_lcell_ff \inst|inst2|counter[25] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[25]~79_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [25]));

// Location: LCCOMB_X28_Y26_N22
cycloneii_lcell_comb \inst|inst2|counter[27]~83 (
// Equation(s):
// \inst|inst2|counter[27]~83_combout  = (\inst|inst2|counter [27] & (\inst|inst2|counter[26]~82  $ (GND))) # (!\inst|inst2|counter [27] & (!\inst|inst2|counter[26]~82  & VCC))
// \inst|inst2|counter[27]~84  = CARRY((\inst|inst2|counter [27] & !\inst|inst2|counter[26]~82 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[26]~82 ),
	.combout(\inst|inst2|counter[27]~83_combout ),
	.cout(\inst|inst2|counter[27]~84 ));
// synopsys translate_off
defparam \inst|inst2|counter[27]~83 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N23
cycloneii_lcell_ff \inst|inst2|counter[27] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[27]~83_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [27]));

// Location: LCCOMB_X28_Y26_N26
cycloneii_lcell_comb \inst|inst2|counter[29]~87 (
// Equation(s):
// \inst|inst2|counter[29]~87_combout  = (\inst|inst2|counter [29] & (\inst|inst2|counter[28]~86  $ (GND))) # (!\inst|inst2|counter [29] & (!\inst|inst2|counter[28]~86  & VCC))
// \inst|inst2|counter[29]~88  = CARRY((\inst|inst2|counter [29] & !\inst|inst2|counter[28]~86 ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[28]~86 ),
	.combout(\inst|inst2|counter[29]~87_combout ),
	.cout(\inst|inst2|counter[29]~88 ));
// synopsys translate_off
defparam \inst|inst2|counter[29]~87 .lut_mask = 16'hC30C;
defparam \inst|inst2|counter[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N27
cycloneii_lcell_ff \inst|inst2|counter[29] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[29]~87_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [29]));

// Location: LCCOMB_X28_Y26_N28
cycloneii_lcell_comb \inst|inst2|counter[30]~89 (
// Equation(s):
// \inst|inst2|counter[30]~89_combout  = (\inst|inst2|counter [30] & (!\inst|inst2|counter[29]~88 )) # (!\inst|inst2|counter [30] & ((\inst|inst2|counter[29]~88 ) # (GND)))
// \inst|inst2|counter[30]~90  = CARRY((!\inst|inst2|counter[29]~88 ) # (!\inst|inst2|counter [30]))

	.dataa(vcc),
	.datab(\inst|inst2|counter [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|counter[29]~88 ),
	.combout(\inst|inst2|counter[30]~89_combout ),
	.cout(\inst|inst2|counter[30]~90 ));
// synopsys translate_off
defparam \inst|inst2|counter[30]~89 .lut_mask = 16'h3C3F;
defparam \inst|inst2|counter[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N29
cycloneii_lcell_ff \inst|inst2|counter[30] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[30]~89_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [30]));

// Location: LCCOMB_X28_Y26_N30
cycloneii_lcell_comb \inst|inst2|counter[31]~91 (
// Equation(s):
// \inst|inst2|counter[31]~91_combout  = \inst|inst2|counter[30]~90  $ (!\inst|inst2|counter [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst2|counter [31]),
	.cin(\inst|inst2|counter[30]~90 ),
	.combout(\inst|inst2|counter[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|counter[31]~91 .lut_mask = 16'hF00F;
defparam \inst|inst2|counter[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y26_N31
cycloneii_lcell_ff \inst|inst2|counter[31] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[31]~91_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [31]));

// Location: LCFF_X35_Y27_N11
cycloneii_lcell_ff \inst_gen|xcolumn[8]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[9]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[8]~_Duplicate_2_regout ));

// Location: LCFF_X35_Y27_N5
cycloneii_lcell_ff \inst_gen|xcolumn[7]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[8]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[7]~_Duplicate_2_regout ));

// Location: LCFF_X37_Y25_N25
cycloneii_lcell_ff \inst_gen|xcolumn[6]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[7]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[6]~_Duplicate_2_regout ));

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \inst|inst2|Add1~0 (
// Equation(s):
// \inst|inst2|Add1~0_combout  = \inst_gen|xcolumn[5]~_Duplicate_2_regout  $ (VCC)
// \inst|inst2|Add1~1  = CARRY(\inst_gen|xcolumn[5]~_Duplicate_2_regout )

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst2|Add1~0_combout ),
	.cout(\inst|inst2|Add1~1 ));
// synopsys translate_off
defparam \inst|inst2|Add1~0 .lut_mask = 16'h55AA;
defparam \inst|inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \inst|inst2|Add1~4 (
// Equation(s):
// \inst|inst2|Add1~4_combout  = (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (\inst|inst2|Add1~3  $ (GND))) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst|inst2|Add1~3  & VCC))
// \inst|inst2|Add1~5  = CARRY((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst|inst2|Add1~3 ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add1~3 ),
	.combout(\inst|inst2|Add1~4_combout ),
	.cout(\inst|inst2|Add1~5 ));
// synopsys translate_off
defparam \inst|inst2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst|inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \inst|inst2|Add1~10 (
// Equation(s):
// \inst|inst2|Add1~10_combout  = \inst|inst2|Add1~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add1~9 ),
	.combout(\inst|inst2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|Add1~10 .lut_mask = 16'hF0F0;
defparam \inst|inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N7
cycloneii_lcell_ff \inst|inst2|counter[3] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[3]~35_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [3]));

// Location: LCFF_X32_Y26_N27
cycloneii_lcell_ff \inst_gen|xcolumn[1]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[2]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[1]~_Duplicate_2_regout ));

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \inst|inst2|LessThan3~1 (
// Equation(s):
// \inst|inst2|LessThan3~1_cout  = CARRY(\inst_gen|xcolumn[0]~_Duplicate_2_regout )

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst2|LessThan3~1_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~1 .lut_mask = 16'h00AA;
defparam \inst|inst2|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneii_lcell_comb \inst|inst2|LessThan3~3 (
// Equation(s):
// \inst|inst2|LessThan3~3_cout  = CARRY((\inst|inst2|counter [1] & ((!\inst|inst2|LessThan3~1_cout ) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout ))) # (!\inst|inst2|counter [1] & (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & !\inst|inst2|LessThan3~1_cout 
// )))

	.dataa(\inst|inst2|counter [1]),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~1_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~3_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~3 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \inst|inst2|LessThan3~5 (
// Equation(s):
// \inst|inst2|LessThan3~5_cout  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((!\inst|inst2|LessThan3~3_cout ) # (!\inst|inst2|counter [2]))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst|inst2|counter [2] & !\inst|inst2|LessThan3~3_cout 
// )))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~3_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~5_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~5 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \inst|inst2|LessThan3~7 (
// Equation(s):
// \inst|inst2|LessThan3~7_cout  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (\inst|inst2|counter [3] & !\inst|inst2|LessThan3~5_cout )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst|inst2|counter [3]) # (!\inst|inst2|LessThan3~5_cout ))))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~5_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~7_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~7 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \inst|inst2|LessThan3~9 (
// Equation(s):
// \inst|inst2|LessThan3~9_cout  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((!\inst|inst2|LessThan3~7_cout ) # (!\inst|inst2|counter [4]))) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst|inst2|counter [4] & !\inst|inst2|LessThan3~7_cout 
// )))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~7_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~9_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~9 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \inst|inst2|LessThan3~11 (
// Equation(s):
// \inst|inst2|LessThan3~11_cout  = CARRY((\inst|inst2|counter [5] & ((!\inst|inst2|LessThan3~9_cout ) # (!\inst|inst2|Add1~0_combout ))) # (!\inst|inst2|counter [5] & (!\inst|inst2|Add1~0_combout  & !\inst|inst2|LessThan3~9_cout )))

	.dataa(\inst|inst2|counter [5]),
	.datab(\inst|inst2|Add1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~9_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~11_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~11 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \inst|inst2|LessThan3~13 (
// Equation(s):
// \inst|inst2|LessThan3~13_cout  = CARRY((\inst|inst2|Add1~2_combout  & ((!\inst|inst2|LessThan3~11_cout ) # (!\inst|inst2|counter [6]))) # (!\inst|inst2|Add1~2_combout  & (!\inst|inst2|counter [6] & !\inst|inst2|LessThan3~11_cout )))

	.dataa(\inst|inst2|Add1~2_combout ),
	.datab(\inst|inst2|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~11_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~13_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~13 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneii_lcell_comb \inst|inst2|LessThan3~15 (
// Equation(s):
// \inst|inst2|LessThan3~15_cout  = CARRY((\inst|inst2|counter [7] & ((!\inst|inst2|LessThan3~13_cout ) # (!\inst|inst2|Add1~4_combout ))) # (!\inst|inst2|counter [7] & (!\inst|inst2|Add1~4_combout  & !\inst|inst2|LessThan3~13_cout )))

	.dataa(\inst|inst2|counter [7]),
	.datab(\inst|inst2|Add1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~13_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~15_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~15 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \inst|inst2|LessThan3~17 (
// Equation(s):
// \inst|inst2|LessThan3~17_cout  = CARRY((\inst|inst2|Add1~6_combout  & ((!\inst|inst2|LessThan3~15_cout ) # (!\inst|inst2|counter [8]))) # (!\inst|inst2|Add1~6_combout  & (!\inst|inst2|counter [8] & !\inst|inst2|LessThan3~15_cout )))

	.dataa(\inst|inst2|Add1~6_combout ),
	.datab(\inst|inst2|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~15_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~17_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~17 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \inst|inst2|LessThan3~19 (
// Equation(s):
// \inst|inst2|LessThan3~19_cout  = CARRY((\inst|inst2|Add1~8_combout  & (\inst|inst2|counter [9] & !\inst|inst2|LessThan3~17_cout )) # (!\inst|inst2|Add1~8_combout  & ((\inst|inst2|counter [9]) # (!\inst|inst2|LessThan3~17_cout ))))

	.dataa(\inst|inst2|Add1~8_combout ),
	.datab(\inst|inst2|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan3~17_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan3~19_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan3~19 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \inst|inst2|LessThan3~20 (
// Equation(s):
// \inst|inst2|LessThan3~20_combout  = (\inst|inst2|counter [10] & (!\inst|inst2|LessThan3~19_cout  & \inst|inst2|Add1~10_combout )) # (!\inst|inst2|counter [10] & ((\inst|inst2|Add1~10_combout ) # (!\inst|inst2|LessThan3~19_cout )))

	.dataa(vcc),
	.datab(\inst|inst2|counter [10]),
	.datac(vcc),
	.datad(\inst|inst2|Add1~10_combout ),
	.cin(\inst|inst2|LessThan3~19_cout ),
	.combout(\inst|inst2|LessThan3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan3~20 .lut_mask = 16'h3F03;
defparam \inst|inst2|LessThan3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N1
cycloneii_lcell_ff \inst_gen|xcolumn[9]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[10]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[9]~_Duplicate_2_regout ));

// Location: LCFF_X37_Y25_N1
cycloneii_lcell_ff \inst_gen|xcolumn[5]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[6]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[5]~_Duplicate_2_regout ));

// Location: LCFF_X37_Y25_N9
cycloneii_lcell_ff \inst_gen|xcolumn[4]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[5]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[4]~_Duplicate_2_regout ));

// Location: LCFF_X37_Y25_N7
cycloneii_lcell_ff \inst_gen|xcolumn[3]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[4]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[3]~_Duplicate_2_regout ));

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \inst|inst2|LessThan2~1 (
// Equation(s):
// \inst|inst2|LessThan2~1_cout  = CARRY((!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & \inst|inst2|counter [1]))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst2|LessThan2~1_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~1 .lut_mask = 16'h0044;
defparam \inst|inst2|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \inst|inst2|LessThan2~3 (
// Equation(s):
// \inst|inst2|LessThan2~3_cout  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((!\inst|inst2|LessThan2~1_cout ) # (!\inst|inst2|counter [2]))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst|inst2|counter [2] & !\inst|inst2|LessThan2~1_cout 
// )))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~1_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~3_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~3 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \inst|inst2|LessThan2~5 (
// Equation(s):
// \inst|inst2|LessThan2~5_cout  = CARRY((\inst|inst2|counter [3] & ((!\inst|inst2|LessThan2~3_cout ) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout ))) # (!\inst|inst2|counter [3] & (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & !\inst|inst2|LessThan2~3_cout 
// )))

	.dataa(\inst|inst2|counter [3]),
	.datab(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~3_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~5_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~5 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \inst|inst2|LessThan2~7 (
// Equation(s):
// \inst|inst2|LessThan2~7_cout  = CARRY((\inst|inst2|counter [4] & (\inst_gen|xcolumn[4]~_Duplicate_2_regout  & !\inst|inst2|LessThan2~5_cout )) # (!\inst|inst2|counter [4] & ((\inst_gen|xcolumn[4]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan2~5_cout ))))

	.dataa(\inst|inst2|counter [4]),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~5_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~7_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~7 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \inst|inst2|LessThan2~9 (
// Equation(s):
// \inst|inst2|LessThan2~9_cout  = CARRY((\inst|inst2|counter [5] & ((!\inst|inst2|LessThan2~7_cout ) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))) # (!\inst|inst2|counter [5] & (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|inst2|LessThan2~7_cout 
// )))

	.dataa(\inst|inst2|counter [5]),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~7_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~9_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~9 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \inst|inst2|LessThan2~11 (
// Equation(s):
// \inst|inst2|LessThan2~11_cout  = CARRY((\inst|inst2|counter [6] & (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & !\inst|inst2|LessThan2~9_cout )) # (!\inst|inst2|counter [6] & ((\inst_gen|xcolumn[6]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan2~9_cout 
// ))))

	.dataa(\inst|inst2|counter [6]),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~9_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~11_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~11 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \inst|inst2|LessThan2~13 (
// Equation(s):
// \inst|inst2|LessThan2~13_cout  = CARRY((\inst|inst2|counter [7] & ((!\inst|inst2|LessThan2~11_cout ) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout ))) # (!\inst|inst2|counter [7] & (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & 
// !\inst|inst2|LessThan2~11_cout )))

	.dataa(\inst|inst2|counter [7]),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~11_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~13_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~13 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \inst|inst2|LessThan2~15 (
// Equation(s):
// \inst|inst2|LessThan2~15_cout  = CARRY((\inst|inst2|counter [8] & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & !\inst|inst2|LessThan2~13_cout )) # (!\inst|inst2|counter [8] & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan2~13_cout 
// ))))

	.dataa(\inst|inst2|counter [8]),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan2~13_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan2~15_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan2~15 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \inst|inst2|LessThan2~16 (
// Equation(s):
// \inst|inst2|LessThan2~16_combout  = (\inst|inst2|counter [9] & ((!\inst_gen|xcolumn[9]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan2~15_cout ))) # (!\inst|inst2|counter [9] & (!\inst|inst2|LessThan2~15_cout  & !\inst_gen|xcolumn[9]~_Duplicate_2_regout 
// ))

	.dataa(\inst|inst2|counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.cin(\inst|inst2|LessThan2~15_cout ),
	.combout(\inst|inst2|LessThan2~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan2~16 .lut_mask = 16'h0AAF;
defparam \inst|inst2|LessThan2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \inst|inst2|LessThan2~18 (
// Equation(s):
// \inst|inst2|LessThan2~18_combout  = (((\inst|inst2|counter [10]) # (\inst|inst2|LessThan2~16_combout )) # (!\inst|inst2|LessThan7~4_combout )) # (!\inst|inst2|LessThan7~6_combout )

	.dataa(\inst|inst2|LessThan7~6_combout ),
	.datab(\inst|inst2|LessThan7~4_combout ),
	.datac(\inst|inst2|counter [10]),
	.datad(\inst|inst2|LessThan2~16_combout ),
	.cin(gnd),
	.combout(\inst|inst2|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan2~18 .lut_mask = 16'hFFF7;
defparam \inst|inst2|LessThan2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \inst|inst2|MuxAddress[1]~7 (
// Equation(s):
// \inst|inst2|MuxAddress[1]~7_combout  = (\inst|inst2|LessThan7~5_combout  & (((\inst|inst2|LessThan3~20_combout  & \inst|inst2|LessThan2~18_combout )) # (!\inst|inst2|sor~0_combout )))

	.dataa(\inst|inst2|sor~0_combout ),
	.datab(\inst|inst2|LessThan3~20_combout ),
	.datac(\inst|inst2|LessThan2~18_combout ),
	.datad(\inst|inst2|LessThan7~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[1]~7 .lut_mask = 16'hD500;
defparam \inst|inst2|MuxAddress[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \inst|inst2|MuxAddress[1]~8 (
// Equation(s):
// \inst|inst2|MuxAddress[1]~8_combout  = (\inst|inst2|counter [30]) # ((\inst|inst2|counter [31]) # (!\inst|inst2|MuxAddress[1]~7_combout ))

	.dataa(vcc),
	.datab(\inst|inst2|counter [30]),
	.datac(\inst|inst2|counter [31]),
	.datad(\inst|inst2|MuxAddress[1]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[1]~8 .lut_mask = 16'hFCFF;
defparam \inst|inst2|MuxAddress[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N19
cycloneii_lcell_ff \inst|inst3|MuxAddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst2|MuxAddress[1]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|MuxAddress [1]));

// Location: LCFF_X32_Y25_N29
cycloneii_lcell_ff \inst_gen|yrow[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[9]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [9]));

// Location: LCFF_X32_Y25_N17
cycloneii_lcell_ff \inst_gen|yrow[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[7]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [7]));

// Location: LCFF_X32_Y25_N19
cycloneii_lcell_ff \inst_gen|yrow[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[6]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [6]));

// Location: LCCOMB_X32_Y25_N16
cycloneii_lcell_comb \inst|inst|LSPflag~1 (
// Equation(s):
// \inst|inst|LSPflag~1_combout  = (!\inst_gen|yrow [8] & (!\inst_gen|yrow [9] & (\inst_gen|yrow [7] $ (\inst_gen|yrow [6]))))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst_gen|yrow [9]),
	.datac(\inst_gen|yrow [7]),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LSPflag~1 .lut_mask = 16'h0110;
defparam \inst|inst|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneii_lcell_comb \inst|inst|LSPflag~2 (
// Equation(s):
// \inst|inst|LSPflag~2_combout  = (\inst|inst|LSPflag~0_combout  & (\inst|inst|LSPflag~1_combout  & (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & !\inst_gen|xcolumn[8]~_Duplicate_2_regout )))

	.dataa(\inst|inst|LSPflag~0_combout ),
	.datab(\inst|inst|LSPflag~1_combout ),
	.datac(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LSPflag~2 .lut_mask = 16'h0008;
defparam \inst|inst|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneii_lcell_comb \inst|inst|LessThan5~0 (
// Equation(s):
// \inst|inst|LessThan5~0_combout  = ((\inst|inst1|LSPflag~0_combout  & ((!\inst_gen|xcolumn[6]~_Duplicate_2_regout ) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout )))) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )

	.dataa(\inst|inst1|LSPflag~0_combout ),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan5~0 .lut_mask = 16'h3BBB;
defparam \inst|inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneii_lcell_comb \inst|inst|LessThan4~0 (
// Equation(s):
// \inst|inst|LessThan4~0_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (\inst_gen|xcolumn[5]~_Duplicate_2_regout  & \inst_gen|xcolumn[8]~_Duplicate_2_regout )))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan4~0 .lut_mask = 16'h8000;
defparam \inst|inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneii_lcell_comb \inst|inst|LSPflag:romID[1] (
// Equation(s):
// \inst|inst|LSPflag:romID[1]~combout  = (\inst|inst|LSPflag:romID[1]~0_combout  & (\inst|inst|LessThan5~0_combout  & ((\inst_gen|xcolumn[9]~_Duplicate_2_regout ) # (\inst|inst|LessThan4~0_combout ))))

	.dataa(\inst|inst|LSPflag:romID[1]~0_combout ),
	.datab(\inst|inst|LessThan5~0_combout ),
	.datac(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datad(\inst|inst|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|LSPflag:romID[1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LSPflag:romID[1] .lut_mask = 16'h8880;
defparam \inst|inst|LSPflag:romID[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \inst|inst|Mux0~2 (
// Equation(s):
// \inst|inst|Mux0~2_combout  = (\inst|inst|LSPflag~2_combout ) # (\inst|inst|LSPflag:romID[1]~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux0~2 .lut_mask = 16'hFFF0;
defparam \inst|inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneii_lcell_comb \inst|inst|Add8~0 (
// Equation(s):
// \inst|inst|Add8~0_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[9]~_Duplicate_2_regout ) # (\inst_gen|xcolumn[8]~_Duplicate_2_regout )))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~0 .lut_mask = 16'hFFFE;
defparam \inst|inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneii_lcell_comb \inst_gen|yrow[2]~feeder (
// Equation(s):
// \inst_gen|yrow[2]~feeder_combout  = \inst_gen|gen:yr[2]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[2]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N27
cycloneii_lcell_ff \inst_gen|yrow[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [2]));

// Location: LCFF_X32_Y26_N25
cycloneii_lcell_ff \inst_gen|xcolumn[2]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[3]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[2]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \inst|inst|Add8~6 (
// Equation(s):
// \inst|inst|Add8~6_combout  = (\inst|inst|LSPflag:romID[1]~combout  & ((!\inst_gen|xcolumn[2]~_Duplicate_2_regout ))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|yrow [2]))

	.dataa(vcc),
	.datab(\inst_gen|yrow [2]),
	.datac(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~6 .lut_mask = 16'h0FCC;
defparam \inst|inst|Add8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \inst|inst|Add8~7 (
// Equation(s):
// \inst|inst|Add8~7_combout  = (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  $ (((!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst_gen|xcolumn[6]~_Duplicate_2_regout )))))

	.dataa(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~7 .lut_mask = 16'h0C09;
defparam \inst|inst|Add8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \inst|inst|LSPflag~0 (
// Equation(s):
// \inst|inst|LSPflag~0_combout  = \inst_gen|xcolumn[7]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[6]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LSPflag~0 .lut_mask = 16'h0FF0;
defparam \inst|inst|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneii_lcell_comb \inst|inst|Add8~9 (
// Equation(s):
// \inst|inst|Add8~9_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|yrow [7] $ ((\inst_gen|yrow [6])))) # (!\inst|inst|LSPflag:romID[1]~combout  & (((\inst|inst|LSPflag~0_combout ))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|yrow [6]),
	.datac(\inst|inst|LSPflag~0_combout ),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~9 .lut_mask = 16'h66F0;
defparam \inst|inst|Add8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \inst|inst|Add8~11 (
// Equation(s):
// \inst|inst|Add8~11_combout  = (\inst|inst|Add8~10_combout  & (\inst|inst|Add8~9_combout  $ (GND))) # (!\inst|inst|Add8~10_combout  & (!\inst|inst|Add8~9_combout  & VCC))
// \inst|inst|Add8~12  = CARRY((\inst|inst|Add8~10_combout  & !\inst|inst|Add8~9_combout ))

	.dataa(\inst|inst|Add8~10_combout ),
	.datab(\inst|inst|Add8~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Add8~11_combout ),
	.cout(\inst|inst|Add8~12 ));
// synopsys translate_off
defparam \inst|inst|Add8~11 .lut_mask = 16'h9922;
defparam \inst|inst|Add8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \inst|inst|Add8~15 (
// Equation(s):
// \inst|inst|Add8~15_combout  = ((\inst|inst|Add8~5_combout  $ (\inst|inst|Add8~6_combout  $ (\inst|inst|Add8~14 )))) # (GND)
// \inst|inst|Add8~16  = CARRY((\inst|inst|Add8~5_combout  & (\inst|inst|Add8~6_combout  & !\inst|inst|Add8~14 )) # (!\inst|inst|Add8~5_combout  & ((\inst|inst|Add8~6_combout ) # (!\inst|inst|Add8~14 ))))

	.dataa(\inst|inst|Add8~5_combout ),
	.datab(\inst|inst|Add8~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add8~14 ),
	.combout(\inst|inst|Add8~15_combout ),
	.cout(\inst|inst|Add8~16 ));
// synopsys translate_off
defparam \inst|inst|Add8~15 .lut_mask = 16'h964D;
defparam \inst|inst|Add8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \inst|inst|Add8~19 (
// Equation(s):
// \inst|inst|Add8~19_combout  = ((\inst|inst|Add8~3_combout  $ (\inst|inst|Add8~0_combout  $ (\inst|inst|Add8~18 )))) # (GND)
// \inst|inst|Add8~20  = CARRY((\inst|inst|Add8~3_combout  & ((!\inst|inst|Add8~18 ) # (!\inst|inst|Add8~0_combout ))) # (!\inst|inst|Add8~3_combout  & (!\inst|inst|Add8~0_combout  & !\inst|inst|Add8~18 )))

	.dataa(\inst|inst|Add8~3_combout ),
	.datab(\inst|inst|Add8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add8~18 ),
	.combout(\inst|inst|Add8~19_combout ),
	.cout(\inst|inst|Add8~20 ));
// synopsys translate_off
defparam \inst|inst|Add8~19 .lut_mask = 16'h962B;
defparam \inst|inst|Add8~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \inst|inst|Add8~21 (
// Equation(s):
// \inst|inst|Add8~21_combout  = (\inst|inst|Add8~2_combout  & ((\inst|inst|Add8~0_combout  & (!\inst|inst|Add8~20 )) # (!\inst|inst|Add8~0_combout  & (\inst|inst|Add8~20  & VCC)))) # (!\inst|inst|Add8~2_combout  & ((\inst|inst|Add8~0_combout  & 
// ((\inst|inst|Add8~20 ) # (GND))) # (!\inst|inst|Add8~0_combout  & (!\inst|inst|Add8~20 ))))
// \inst|inst|Add8~22  = CARRY((\inst|inst|Add8~2_combout  & (\inst|inst|Add8~0_combout  & !\inst|inst|Add8~20 )) # (!\inst|inst|Add8~2_combout  & ((\inst|inst|Add8~0_combout ) # (!\inst|inst|Add8~20 ))))

	.dataa(\inst|inst|Add8~2_combout ),
	.datab(\inst|inst|Add8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add8~20 ),
	.combout(\inst|inst|Add8~21_combout ),
	.cout(\inst|inst|Add8~22 ));
// synopsys translate_off
defparam \inst|inst|Add8~21 .lut_mask = 16'h694D;
defparam \inst|inst|Add8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneii_lcell_comb \inst|inst|Mux1~2 (
// Equation(s):
// \inst|inst|Mux1~2_combout  = (\inst|inst|Add8~21_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(vcc),
	.datac(\inst|inst|Add8~21_combout ),
	.datad(\inst|inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux1~2 .lut_mask = 16'hF0A0;
defparam \inst|inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N27
cycloneii_lcell_ff \inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(\inst|inst|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCFF_X25_Y26_N25
cycloneii_lcell_ff \inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst_gen|VGA_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst_gen|VGA_CLK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_gen|VGA_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_gen|VGA_CLK~clkctrl .clock_type = "global clock";
defparam \inst_gen|VGA_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \inst|inst|Add8~1 (
// Equation(s):
// \inst|inst|Add8~1_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|xcolumn[6]~_Duplicate_2_regout  $ (((\inst_gen|xcolumn[5]~_Duplicate_2_regout ))))) # (!\inst|inst|LSPflag:romID[1]~combout  & (((\inst_gen|yrow [6]))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst|inst|LSPflag:romID[1]~combout ),
	.datac(\inst_gen|yrow [6]),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~1 .lut_mask = 16'h74B8;
defparam \inst|inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \inst|inst|Add8~23 (
// Equation(s):
// \inst|inst|Add8~23_combout  = \inst|inst|Add8~0_combout  $ (\inst|inst|Add8~22  $ (!\inst|inst|Add8~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst|Add8~0_combout ),
	.datac(vcc),
	.datad(\inst|inst|Add8~1_combout ),
	.cin(\inst|inst|Add8~22 ),
	.combout(\inst|inst|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add8~23 .lut_mask = 16'h3CC3;
defparam \inst|inst|Add8~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6_combout  = (\inst|inst|Add8~21_combout  & (!\inst|inst|Add8~23_combout  & ((\inst|inst|LSPflag~2_combout ) # (\inst|inst|LSPflag:romID[1]~combout ))))

	.dataa(\inst|inst|Add8~21_combout ),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|Add8~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6 .lut_mask = 16'h00A8;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N13
cycloneii_lcell_ff \inst_gen|gen:xcounter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(!\inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[1]~regout ));

// Location: LCFF_X37_Y25_N3
cycloneii_lcell_ff \inst_gen|xcolumn[0]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[1]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[0]~_Duplicate_2_regout ));

// Location: LCCOMB_X33_Y25_N28
cycloneii_lcell_comb \inst|inst|Mux13~0 (
// Equation(s):
// \inst|inst|Mux13~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|yrow [0])) # (!\inst|inst|LSPflag:romID[1]~combout  & (((\inst|inst|LSPflag~2_combout  & \inst_gen|xcolumn[0]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux13~0 .lut_mask = 16'hACA0;
defparam \inst|inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N13
cycloneii_lcell_ff \inst_gen|gen:yr[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[1]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[1]~regout ));

// Location: LCCOMB_X34_Y25_N28
cycloneii_lcell_comb \inst_gen|yrow[1]~feeder (
// Equation(s):
// \inst_gen|yrow[1]~feeder_combout  = \inst_gen|gen:yr[1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[1]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N29
cycloneii_lcell_ff \inst_gen|yrow[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [1]));

// Location: LCCOMB_X33_Y25_N30
cycloneii_lcell_comb \inst|inst|Mux12~0 (
// Equation(s):
// \inst|inst|Mux12~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (((\inst_gen|yrow [1])))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|inst|LSPflag~2_combout ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst_gen|yrow [1]),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux12~0 .lut_mask = 16'hCAC0;
defparam \inst|inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneii_lcell_comb \inst|inst|Mux11~0 (
// Equation(s):
// \inst|inst|Mux11~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (((\inst_gen|yrow [2])))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst|inst|LSPflag~2_combout ))))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst_gen|yrow [2]),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux11~0 .lut_mask = 16'hCCA0;
defparam \inst|inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N17
cycloneii_lcell_ff \inst_gen|gen:yr[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[3]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[3]~regout ));

// Location: LCCOMB_X34_Y25_N30
cycloneii_lcell_comb \inst_gen|yrow[3]~feeder (
// Equation(s):
// \inst_gen|yrow[3]~feeder_combout  = \inst_gen|gen:yr[3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[3]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N31
cycloneii_lcell_ff \inst_gen|yrow[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [3]));

// Location: LCCOMB_X25_Y26_N16
cycloneii_lcell_comb \inst|inst|Mux10~0 (
// Equation(s):
// \inst|inst|Mux10~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (((\inst_gen|yrow [3])))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst|inst|LSPflag~2_combout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout ))))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst_gen|yrow [3]),
	.datad(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux10~0 .lut_mask = 16'hE4A0;
defparam \inst|inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N9
cycloneii_lcell_ff \inst_gen|yrow[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[4]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [4]));

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \inst|inst|Mux9~0 (
// Equation(s):
// \inst|inst|Mux9~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (((\inst_gen|yrow [4])))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst|inst|LSPflag~2_combout ))))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst_gen|yrow [4]),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux9~0 .lut_mask = 16'hCCA0;
defparam \inst|inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N5
cycloneii_lcell_ff \inst_gen|yrow[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[5]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [5]));

// Location: LCCOMB_X32_Y27_N6
cycloneii_lcell_comb \inst|inst|Mux8~0 (
// Equation(s):
// \inst|inst|Mux8~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (((\inst_gen|yrow [5])))) # (!\inst|inst|LSPflag:romID[1]~combout  & (\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst_gen|yrow [5]),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux8~0 .lut_mask = 16'hF088;
defparam \inst|inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \inst|inst|Mux7~0 (
// Equation(s):
// \inst|inst|Mux7~0_combout  = (\inst|inst|LSPflag:romID[1]~combout  & (!\inst_gen|yrow [6])) # (!\inst|inst|LSPflag:romID[1]~combout  & (((\inst|inst|LSPflag~2_combout  & !\inst_gen|xcolumn[6]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst|inst|LSPflag:romID[1]~combout ),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux7~0 .lut_mask = 16'h4474;
defparam \inst|inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \inst|inst|Mux6~2 (
// Equation(s):
// \inst|inst|Mux6~2_combout  = (\inst|inst|Add8~11_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(\inst|inst|Add8~11_combout ),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux6~2 .lut_mask = 16'hC8C8;
defparam \inst|inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \inst|inst|Mux5~2 (
// Equation(s):
// \inst|inst|Mux5~2_combout  = (\inst|inst|Add8~13_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|Add8~13_combout ),
	.datab(vcc),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux5~2 .lut_mask = 16'hAAA0;
defparam \inst|inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \inst|inst|Mux4~2 (
// Equation(s):
// \inst|inst|Mux4~2_combout  = (\inst|inst|Add8~15_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(\inst|inst|Add8~15_combout ),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux4~2 .lut_mask = 16'hC8C8;
defparam \inst|inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneii_lcell_comb \inst|inst|Mux3~2 (
// Equation(s):
// \inst|inst|Mux3~2_combout  = (\inst|inst|Add8~17_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|Add8~17_combout ),
	.datab(vcc),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux3~2 .lut_mask = 16'hAAA0;
defparam \inst|inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \inst|inst|Mux2~2 (
// Equation(s):
// \inst|inst|Mux2~2_combout  = (\inst|inst|Add8~19_combout  & ((\inst|inst|LSPflag:romID[1]~combout ) # (\inst|inst|LSPflag~2_combout )))

	.dataa(\inst|inst|LSPflag:romID[1]~combout ),
	.datab(\inst|inst|Add8~19_combout ),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Mux2~2 .lut_mask = 16'hC8C8;
defparam \inst|inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~6_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000001FFC00000000000000000000000000003FFF0000000000000000000000000000FFFFC000000000000000000000000001FFFFE000000000000000000000000003FFFFF00000000000000000;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000007FFFFF80000000000000000000000000FFFFFF80000000000000000000000000FFF0FFC0000000000000000000000001FFE03FC0000000000000000000000003FF801FE0000000000000000000000007FF000FE0000000000000000000000007FF000FF000000000000000000000000FFE0007F000000000000000000000001FFC0007F000000000000000000000001FF80007F000000000000000000000003FF80007F000000000000000000000003FF00007F000000000000000000000007FE00007F000000000000000000000007FE0000FF00000000000000000000000FFC0000FF00000000000000000000000FF80000FF0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8_combout  = (\inst|inst|Add8~21_combout  & (\inst|inst|Add8~23_combout  & ((\inst|inst|LSPflag~2_combout ) # (\inst|inst|LSPflag:romID[1]~combout ))))

	.dataa(\inst|inst|Add8~21_combout ),
	.datab(\inst|inst|LSPflag~2_combout ),
	.datac(\inst|inst|LSPflag:romID[1]~combout ),
	.datad(\inst|inst|Add8~23_combout ),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8 .lut_mask = 16'hA800;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~8_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|Mux2~2_combout ,\inst|inst|Mux3~2_combout ,\inst|inst|Mux4~2_combout ,\inst|inst|Mux5~2_combout ,\inst|inst|Mux6~2_combout ,\inst|inst|Mux7~0_combout ,\inst|inst|Mux8~0_combout ,\inst|inst|Mux9~0_combout ,\inst|inst|Mux10~0_combout ,
\inst|inst|Mux11~0_combout ,\inst|inst|Mux12~0_combout ,\inst|inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "romPicture2.mif";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 2;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000007FF00000000000000000000000000000FFFC0000000000000000000000000003FFFF0000000000000000000000000007FFFF800000000000000000000000000FFFFFC00000000000000000000000001FFFFFE00000000000000000000000003FFFFFE00000000000000000000000003FFC3FF00000000000000000000000007FF80FF0000000000000000000000000FFE007F8000000000000000000000001FFC003F8000000000000000000000001FFC003FC000000000000000000000003FF8001FC00000;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000007FF0001FC000000000000000000000007FE0001FC00000000000000000000000FFE0001FC00000000000000000000000FFC0001FC00000000000000000000001FF80001FC00000000000000000000001FF80003FC00000000000000000000003FF00003FC00000000000000000000003FE00003FC00000000000000000000007FE00007FC00000000000000000000007FC00007F80000000000000000000000FFC0000FF80000000000000000000000FF80000FF80000000000000000000000FF80001FF00000000000000000000000FF00001FF00000000000000000000001FF00003FF00000000000000000000001FF00003FE000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneii_lcell_comb \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (((\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (!\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (!\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout 
// )))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\inst|inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst|inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hEA62;
defparam \inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N31
cycloneii_lcell_ff \inst_gen|yrow[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[8]~regout ),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [8]));

// Location: LCCOMB_X32_Y25_N14
cycloneii_lcell_comb \inst|inst1|LessThan11~0 (
// Equation(s):
// \inst|inst1|LessThan11~0_combout  = (\inst_gen|yrow [7] & (\inst_gen|yrow [8] & (\inst_gen|yrow [5] & \inst_gen|yrow [6])))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|yrow [8]),
	.datac(\inst_gen|yrow [5]),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst1|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan11~0 .lut_mask = 16'h8000;
defparam \inst|inst1|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \inst|inst1|LSPflag~3 (
// Equation(s):
// \inst|inst1|LSPflag~3_combout  = (\inst|inst1|Add0~0_combout ) # ((\inst|inst1|LessThan11~0_combout ) # (\inst_gen|yrow [9]))

	.dataa(\inst|inst1|Add0~0_combout ),
	.datab(\inst|inst1|LessThan11~0_combout ),
	.datac(vcc),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag~3 .lut_mask = 16'hFFEE;
defparam \inst|inst1|LSPflag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneii_lcell_comb \inst|inst|VGA_B[2]~2 (
// Equation(s):
// \inst|inst|VGA_B[2]~2_combout  = (!\inst|inst1|LSPflag~3_combout  & (((!\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & !\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )) # 
// (!\inst|inst|Mux0~2_combout )))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\inst|inst|Mux0~2_combout ),
	.datac(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\inst|inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_B[2]~2 .lut_mask = 16'h0037;
defparam \inst|inst|VGA_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N11
cycloneii_lcell_ff \inst_gen|gen:yr[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[0]~1_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[0]~regout ));

// Location: LCCOMB_X34_Y25_N22
cycloneii_lcell_comb \inst_gen|yrow[0]~feeder (
// Equation(s):
// \inst_gen|yrow[0]~feeder_combout  = \inst_gen|gen:yr[0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[0]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[0]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N23
cycloneii_lcell_ff \inst_gen|yrow[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [0]));

// Location: LCCOMB_X34_Y25_N0
cycloneii_lcell_comb \inst|inst1|Add3~0 (
// Equation(s):
// \inst|inst1|Add3~0_combout  = (\inst_gen|yrow [2] & (\inst_gen|yrow [0] $ (VCC))) # (!\inst_gen|yrow [2] & (\inst_gen|yrow [0] & VCC))
// \inst|inst1|Add3~1  = CARRY((\inst_gen|yrow [2] & \inst_gen|yrow [0]))

	.dataa(\inst_gen|yrow [2]),
	.datab(\inst_gen|yrow [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add3~0_combout ),
	.cout(\inst|inst1|Add3~1 ));
// synopsys translate_off
defparam \inst|inst1|Add3~0 .lut_mask = 16'h6688;
defparam \inst|inst1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \inst|inst1|Add3~2 (
// Equation(s):
// \inst|inst1|Add3~2_combout  = (\inst_gen|yrow [1] & ((\inst_gen|yrow [3] & (\inst|inst1|Add3~1  & VCC)) # (!\inst_gen|yrow [3] & (!\inst|inst1|Add3~1 )))) # (!\inst_gen|yrow [1] & ((\inst_gen|yrow [3] & (!\inst|inst1|Add3~1 )) # (!\inst_gen|yrow [3] & 
// ((\inst|inst1|Add3~1 ) # (GND)))))
// \inst|inst1|Add3~3  = CARRY((\inst_gen|yrow [1] & (!\inst_gen|yrow [3] & !\inst|inst1|Add3~1 )) # (!\inst_gen|yrow [1] & ((!\inst|inst1|Add3~1 ) # (!\inst_gen|yrow [3]))))

	.dataa(\inst_gen|yrow [1]),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~1 ),
	.combout(\inst|inst1|Add3~2_combout ),
	.cout(\inst|inst1|Add3~3 ));
// synopsys translate_off
defparam \inst|inst1|Add3~2 .lut_mask = 16'h9617;
defparam \inst|inst1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneii_lcell_comb \inst|inst1|Add3~4 (
// Equation(s):
// \inst|inst1|Add3~4_combout  = ((\inst_gen|yrow [2] $ (\inst_gen|yrow [4] $ (!\inst|inst1|Add3~3 )))) # (GND)
// \inst|inst1|Add3~5  = CARRY((\inst_gen|yrow [2] & ((\inst_gen|yrow [4]) # (!\inst|inst1|Add3~3 ))) # (!\inst_gen|yrow [2] & (\inst_gen|yrow [4] & !\inst|inst1|Add3~3 )))

	.dataa(\inst_gen|yrow [2]),
	.datab(\inst_gen|yrow [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~3 ),
	.combout(\inst|inst1|Add3~4_combout ),
	.cout(\inst|inst1|Add3~5 ));
// synopsys translate_off
defparam \inst|inst1|Add3~4 .lut_mask = 16'h698E;
defparam \inst|inst1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneii_lcell_comb \inst|inst1|Add3~8 (
// Equation(s):
// \inst|inst1|Add3~8_combout  = ((\inst_gen|yrow [6] $ (\inst_gen|yrow [4] $ (!\inst|inst1|Add3~7 )))) # (GND)
// \inst|inst1|Add3~9  = CARRY((\inst_gen|yrow [6] & ((\inst_gen|yrow [4]) # (!\inst|inst1|Add3~7 ))) # (!\inst_gen|yrow [6] & (\inst_gen|yrow [4] & !\inst|inst1|Add3~7 )))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst_gen|yrow [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~7 ),
	.combout(\inst|inst1|Add3~8_combout ),
	.cout(\inst|inst1|Add3~9 ));
// synopsys translate_off
defparam \inst|inst1|Add3~8 .lut_mask = 16'h698E;
defparam \inst|inst1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneii_lcell_comb \inst|inst1|Add3~10 (
// Equation(s):
// \inst|inst1|Add3~10_combout  = (\inst_gen|yrow [5] & ((\inst_gen|yrow [7] & (\inst|inst1|Add3~9  & VCC)) # (!\inst_gen|yrow [7] & (!\inst|inst1|Add3~9 )))) # (!\inst_gen|yrow [5] & ((\inst_gen|yrow [7] & (!\inst|inst1|Add3~9 )) # (!\inst_gen|yrow [7] & 
// ((\inst|inst1|Add3~9 ) # (GND)))))
// \inst|inst1|Add3~11  = CARRY((\inst_gen|yrow [5] & (!\inst_gen|yrow [7] & !\inst|inst1|Add3~9 )) # (!\inst_gen|yrow [5] & ((!\inst|inst1|Add3~9 ) # (!\inst_gen|yrow [7]))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst_gen|yrow [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~9 ),
	.combout(\inst|inst1|Add3~10_combout ),
	.cout(\inst|inst1|Add3~11 ));
// synopsys translate_off
defparam \inst|inst1|Add3~10 .lut_mask = 16'h9617;
defparam \inst|inst1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \inst|inst1|Add3~12 (
// Equation(s):
// \inst|inst1|Add3~12_combout  = ((\inst_gen|yrow [8] $ (\inst_gen|yrow [6] $ (!\inst|inst1|Add3~11 )))) # (GND)
// \inst|inst1|Add3~13  = CARRY((\inst_gen|yrow [8] & ((\inst_gen|yrow [6]) # (!\inst|inst1|Add3~11 ))) # (!\inst_gen|yrow [8] & (\inst_gen|yrow [6] & !\inst|inst1|Add3~11 )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst_gen|yrow [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~11 ),
	.combout(\inst|inst1|Add3~12_combout ),
	.cout(\inst|inst1|Add3~13 ));
// synopsys translate_off
defparam \inst|inst1|Add3~12 .lut_mask = 16'h698E;
defparam \inst|inst1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \inst|inst1|Add3~14 (
// Equation(s):
// \inst|inst1|Add3~14_combout  = (\inst_gen|yrow [9] & ((\inst_gen|yrow [7] & (\inst|inst1|Add3~13  & VCC)) # (!\inst_gen|yrow [7] & (!\inst|inst1|Add3~13 )))) # (!\inst_gen|yrow [9] & ((\inst_gen|yrow [7] & (!\inst|inst1|Add3~13 )) # (!\inst_gen|yrow [7] & 
// ((\inst|inst1|Add3~13 ) # (GND)))))
// \inst|inst1|Add3~15  = CARRY((\inst_gen|yrow [9] & (!\inst_gen|yrow [7] & !\inst|inst1|Add3~13 )) # (!\inst_gen|yrow [9] & ((!\inst|inst1|Add3~13 ) # (!\inst_gen|yrow [7]))))

	.dataa(\inst_gen|yrow [9]),
	.datab(\inst_gen|yrow [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~13 ),
	.combout(\inst|inst1|Add3~14_combout ),
	.cout(\inst|inst1|Add3~15 ));
// synopsys translate_off
defparam \inst|inst1|Add3~14 .lut_mask = 16'h9617;
defparam \inst|inst1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneii_lcell_comb \inst|inst1|Add3~18 (
// Equation(s):
// \inst|inst1|Add3~18_combout  = (\inst_gen|yrow [9] & (!\inst|inst1|Add3~17 )) # (!\inst_gen|yrow [9] & ((\inst|inst1|Add3~17 ) # (GND)))
// \inst|inst1|Add3~19  = CARRY((!\inst|inst1|Add3~17 ) # (!\inst_gen|yrow [9]))

	.dataa(\inst_gen|yrow [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~17 ),
	.combout(\inst|inst1|Add3~18_combout ),
	.cout(\inst|inst1|Add3~19 ));
// synopsys translate_off
defparam \inst|inst1|Add3~18 .lut_mask = 16'h5A5F;
defparam \inst|inst1|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneii_lcell_comb \inst|inst1|Add3~20 (
// Equation(s):
// \inst|inst1|Add3~20_combout  = !\inst|inst1|Add3~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add3~19 ),
	.combout(\inst|inst1|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add3~20 .lut_mask = 16'h0F0F;
defparam \inst|inst1|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneii_lcell_comb \inst|inst|Add4~4 (
// Equation(s):
// \inst|inst|Add4~4_combout  = ((\inst_gen|xcolumn[3]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[2]~_Duplicate_2_regout  $ (!\inst|inst|Add4~3 )))) # (GND)
// \inst|inst|Add4~5  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[2]~_Duplicate_2_regout ) # (!\inst|inst|Add4~3 ))) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (\inst_gen|xcolumn[2]~_Duplicate_2_regout  & !\inst|inst|Add4~3 
// )))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~3 ),
	.combout(\inst|inst|Add4~4_combout ),
	.cout(\inst|inst|Add4~5 ));
// synopsys translate_off
defparam \inst|inst|Add4~4 .lut_mask = 16'h698E;
defparam \inst|inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneii_lcell_comb \inst|inst|Add4~6 (
// Equation(s):
// \inst|inst|Add4~6_combout  = (\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (\inst|inst|Add4~5  & VCC)) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst|inst|Add4~5 )))) # 
// (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst|inst|Add4~5 )) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst|inst|Add4~5 ) # (GND)))))
// \inst|inst|Add4~7  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & !\inst|inst|Add4~5 )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((!\inst|inst|Add4~5 ) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout 
// ))))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~5 ),
	.combout(\inst|inst|Add4~6_combout ),
	.cout(\inst|inst|Add4~7 ));
// synopsys translate_off
defparam \inst|inst|Add4~6 .lut_mask = 16'h9617;
defparam \inst|inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneii_lcell_comb \inst|inst|Add4~8 (
// Equation(s):
// \inst|inst|Add4~8_combout  = ((\inst_gen|xcolumn[4]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[5]~_Duplicate_2_regout  $ (!\inst|inst|Add4~7 )))) # (GND)
// \inst|inst|Add4~9  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout ) # (!\inst|inst|Add4~7 ))) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|inst|Add4~7 
// )))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~7 ),
	.combout(\inst|inst|Add4~8_combout ),
	.cout(\inst|inst|Add4~9 ));
// synopsys translate_off
defparam \inst|inst|Add4~8 .lut_mask = 16'h698E;
defparam \inst|inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneii_lcell_comb \inst|inst|Add4~10 (
// Equation(s):
// \inst|inst|Add4~10_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (\inst|inst|Add4~9  & VCC)) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|inst|Add4~9 )))) # 
// (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|inst|Add4~9 )) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & ((\inst|inst|Add4~9 ) # (GND)))))
// \inst|inst|Add4~11  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|inst|Add4~9 )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((!\inst|inst|Add4~9 ) # 
// (!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~9 ),
	.combout(\inst|inst|Add4~10_combout ),
	.cout(\inst|inst|Add4~11 ));
// synopsys translate_off
defparam \inst|inst|Add4~10 .lut_mask = 16'h9617;
defparam \inst|inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneii_lcell_comb \inst|inst|Add4~12 (
// Equation(s):
// \inst|inst|Add4~12_combout  = ((\inst_gen|xcolumn[6]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[7]~_Duplicate_2_regout  $ (!\inst|inst|Add4~11 )))) # (GND)
// \inst|inst|Add4~13  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # (!\inst|inst|Add4~11 ))) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & 
// !\inst|inst|Add4~11 )))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~11 ),
	.combout(\inst|inst|Add4~12_combout ),
	.cout(\inst|inst|Add4~13 ));
// synopsys translate_off
defparam \inst|inst|Add4~12 .lut_mask = 16'h698E;
defparam \inst|inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneii_lcell_comb \inst|inst|Add4~14 (
// Equation(s):
// \inst|inst|Add4~14_combout  = (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (\inst|inst|Add4~13  & VCC)) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (!\inst|inst|Add4~13 )))) # 
// (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (!\inst|inst|Add4~13 )) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & ((\inst|inst|Add4~13 ) # (GND)))))
// \inst|inst|Add4~15  = CARRY((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & !\inst|inst|Add4~13 )) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & ((!\inst|inst|Add4~13 ) # 
// (!\inst_gen|xcolumn[8]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~13 ),
	.combout(\inst|inst|Add4~14_combout ),
	.cout(\inst|inst|Add4~15 ));
// synopsys translate_off
defparam \inst|inst|Add4~14 .lut_mask = 16'h9617;
defparam \inst|inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneii_lcell_comb \inst|inst|Add4~16 (
// Equation(s):
// \inst|inst|Add4~16_combout  = ((\inst_gen|xcolumn[9]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[8]~_Duplicate_2_regout  $ (!\inst|inst|Add4~15 )))) # (GND)
// \inst|inst|Add4~17  = CARRY((\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # (!\inst|inst|Add4~15 ))) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & 
// !\inst|inst|Add4~15 )))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~15 ),
	.combout(\inst|inst|Add4~16_combout ),
	.cout(\inst|inst|Add4~17 ));
// synopsys translate_off
defparam \inst|inst|Add4~16 .lut_mask = 16'h698E;
defparam \inst|inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneii_lcell_comb \inst|inst|Add4~18 (
// Equation(s):
// \inst|inst|Add4~18_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (!\inst|inst|Add4~17 )) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst|inst|Add4~17 ) # (GND)))
// \inst|inst|Add4~19  = CARRY((!\inst|inst|Add4~17 ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~17 ),
	.combout(\inst|inst|Add4~18_combout ),
	.cout(\inst|inst|Add4~19 ));
// synopsys translate_off
defparam \inst|inst|Add4~18 .lut_mask = 16'h5A5F;
defparam \inst|inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneii_lcell_comb \inst|inst|Add4~20 (
// Equation(s):
// \inst|inst|Add4~20_combout  = !\inst|inst|Add4~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add4~19 ),
	.combout(\inst|inst|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add4~20 .lut_mask = 16'h0F0F;
defparam \inst|inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneii_lcell_comb \inst|inst|Add3~1 (
// Equation(s):
// \inst|inst|Add3~1_cout  = CARRY((!\inst|inst|Add4~0_combout  & !\inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst|inst|Add4~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst|Add3~1_cout ));
// synopsys translate_off
defparam \inst|inst|Add3~1 .lut_mask = 16'h0011;
defparam \inst|inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneii_lcell_comb \inst|inst|Add3~6 (
// Equation(s):
// \inst|inst|Add3~6_combout  = (\inst|inst|Add4~6_combout  & (!\inst|inst|Add3~5 )) # (!\inst|inst|Add4~6_combout  & (\inst|inst|Add3~5  & VCC))
// \inst|inst|Add3~7  = CARRY((\inst|inst|Add4~6_combout  & !\inst|inst|Add3~5 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~5 ),
	.combout(\inst|inst|Add3~6_combout ),
	.cout(\inst|inst|Add3~7 ));
// synopsys translate_off
defparam \inst|inst|Add3~6 .lut_mask = 16'h3C0C;
defparam \inst|inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \inst|inst|Add3~8 (
// Equation(s):
// \inst|inst|Add3~8_combout  = (\inst|inst|Add4~8_combout  & (\inst|inst|Add3~7  $ (GND))) # (!\inst|inst|Add4~8_combout  & ((GND) # (!\inst|inst|Add3~7 )))
// \inst|inst|Add3~9  = CARRY((!\inst|inst|Add3~7 ) # (!\inst|inst|Add4~8_combout ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~7 ),
	.combout(\inst|inst|Add3~8_combout ),
	.cout(\inst|inst|Add3~9 ));
// synopsys translate_off
defparam \inst|inst|Add3~8 .lut_mask = 16'hC33F;
defparam \inst|inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneii_lcell_comb \inst|inst|Add3~10 (
// Equation(s):
// \inst|inst|Add3~10_combout  = (\inst|inst|Add4~10_combout  & ((\inst|inst|Add3~9 ) # (GND))) # (!\inst|inst|Add4~10_combout  & (!\inst|inst|Add3~9 ))
// \inst|inst|Add3~11  = CARRY((\inst|inst|Add4~10_combout ) # (!\inst|inst|Add3~9 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~9 ),
	.combout(\inst|inst|Add3~10_combout ),
	.cout(\inst|inst|Add3~11 ));
// synopsys translate_off
defparam \inst|inst|Add3~10 .lut_mask = 16'hC3CF;
defparam \inst|inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneii_lcell_comb \inst|inst|Add3~12 (
// Equation(s):
// \inst|inst|Add3~12_combout  = (\inst|inst|Add4~12_combout  & (\inst|inst|Add3~11  $ (GND))) # (!\inst|inst|Add4~12_combout  & ((GND) # (!\inst|inst|Add3~11 )))
// \inst|inst|Add3~13  = CARRY((!\inst|inst|Add3~11 ) # (!\inst|inst|Add4~12_combout ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~11 ),
	.combout(\inst|inst|Add3~12_combout ),
	.cout(\inst|inst|Add3~13 ));
// synopsys translate_off
defparam \inst|inst|Add3~12 .lut_mask = 16'hC33F;
defparam \inst|inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneii_lcell_comb \inst|inst|Add3~16 (
// Equation(s):
// \inst|inst|Add3~16_combout  = (\inst|inst|Add4~16_combout  & (!\inst|inst|Add3~15  & VCC)) # (!\inst|inst|Add4~16_combout  & (\inst|inst|Add3~15  $ (GND)))
// \inst|inst|Add3~17  = CARRY((!\inst|inst|Add4~16_combout  & !\inst|inst|Add3~15 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~15 ),
	.combout(\inst|inst|Add3~16_combout ),
	.cout(\inst|inst|Add3~17 ));
// synopsys translate_off
defparam \inst|inst|Add3~16 .lut_mask = 16'h3C03;
defparam \inst|inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \inst|inst|Add3~20 (
// Equation(s):
// \inst|inst|Add3~20_combout  = (\inst|inst|Add4~20_combout  & (!\inst|inst|Add3~19  & VCC)) # (!\inst|inst|Add4~20_combout  & (\inst|inst|Add3~19  $ (GND)))
// \inst|inst|Add3~21  = CARRY((!\inst|inst|Add4~20_combout  & !\inst|inst|Add3~19 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~19 ),
	.combout(\inst|inst|Add3~20_combout ),
	.cout(\inst|inst|Add3~21 ));
// synopsys translate_off
defparam \inst|inst|Add3~20 .lut_mask = 16'h3C03;
defparam \inst|inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneii_lcell_comb \inst|inst|LessThan14~1 (
// Equation(s):
// \inst|inst|LessThan14~1_cout  = CARRY((!\inst_gen|yrow [1] & \inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst_gen|yrow [1]),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst|LessThan14~1_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~1 .lut_mask = 16'h0044;
defparam \inst|inst|LessThan14~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneii_lcell_comb \inst|inst|LessThan14~3 (
// Equation(s):
// \inst|inst|LessThan14~3_cout  = CARRY((\inst|inst1|Add3~0_combout  & ((!\inst|inst|LessThan14~1_cout ) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout ))) # (!\inst|inst1|Add3~0_combout  & (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & 
// !\inst|inst|LessThan14~1_cout )))

	.dataa(\inst|inst1|Add3~0_combout ),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~1_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~3_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~3 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneii_lcell_comb \inst|inst|LessThan14~5 (
// Equation(s):
// \inst|inst|LessThan14~5_cout  = CARRY((\inst|inst|Add3~2_combout  & ((!\inst|inst|LessThan14~3_cout ) # (!\inst|inst1|Add3~2_combout ))) # (!\inst|inst|Add3~2_combout  & (!\inst|inst1|Add3~2_combout  & !\inst|inst|LessThan14~3_cout )))

	.dataa(\inst|inst|Add3~2_combout ),
	.datab(\inst|inst1|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~3_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~5_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~5 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneii_lcell_comb \inst|inst|LessThan14~7 (
// Equation(s):
// \inst|inst|LessThan14~7_cout  = CARRY((\inst|inst|Add3~4_combout  & (\inst|inst1|Add3~4_combout  & !\inst|inst|LessThan14~5_cout )) # (!\inst|inst|Add3~4_combout  & ((\inst|inst1|Add3~4_combout ) # (!\inst|inst|LessThan14~5_cout ))))

	.dataa(\inst|inst|Add3~4_combout ),
	.datab(\inst|inst1|Add3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~5_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~7_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~7 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan14~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneii_lcell_comb \inst|inst|LessThan14~9 (
// Equation(s):
// \inst|inst|LessThan14~9_cout  = CARRY((\inst|inst1|Add3~6_combout  & (\inst|inst|Add3~6_combout  & !\inst|inst|LessThan14~7_cout )) # (!\inst|inst1|Add3~6_combout  & ((\inst|inst|Add3~6_combout ) # (!\inst|inst|LessThan14~7_cout ))))

	.dataa(\inst|inst1|Add3~6_combout ),
	.datab(\inst|inst|Add3~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~7_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~9_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~9 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan14~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneii_lcell_comb \inst|inst|LessThan14~11 (
// Equation(s):
// \inst|inst|LessThan14~11_cout  = CARRY((\inst|inst1|Add3~8_combout  & ((!\inst|inst|LessThan14~9_cout ) # (!\inst|inst|Add3~8_combout ))) # (!\inst|inst1|Add3~8_combout  & (!\inst|inst|Add3~8_combout  & !\inst|inst|LessThan14~9_cout )))

	.dataa(\inst|inst1|Add3~8_combout ),
	.datab(\inst|inst|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~9_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~11_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~11 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneii_lcell_comb \inst|inst|LessThan14~13 (
// Equation(s):
// \inst|inst|LessThan14~13_cout  = CARRY((\inst|inst1|Add3~10_combout  & (\inst|inst|Add3~10_combout  & !\inst|inst|LessThan14~11_cout )) # (!\inst|inst1|Add3~10_combout  & ((\inst|inst|Add3~10_combout ) # (!\inst|inst|LessThan14~11_cout ))))

	.dataa(\inst|inst1|Add3~10_combout ),
	.datab(\inst|inst|Add3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~11_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~13_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~13 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan14~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \inst|inst|LessThan14~15 (
// Equation(s):
// \inst|inst|LessThan14~15_cout  = CARRY((\inst|inst1|Add3~12_combout  & ((!\inst|inst|LessThan14~13_cout ) # (!\inst|inst|Add3~12_combout ))) # (!\inst|inst1|Add3~12_combout  & (!\inst|inst|Add3~12_combout  & !\inst|inst|LessThan14~13_cout )))

	.dataa(\inst|inst1|Add3~12_combout ),
	.datab(\inst|inst|Add3~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~13_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~15_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~15 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \inst|inst|LessThan14~17 (
// Equation(s):
// \inst|inst|LessThan14~17_cout  = CARRY((\inst|inst|Add3~14_combout  & ((!\inst|inst|LessThan14~15_cout ) # (!\inst|inst1|Add3~14_combout ))) # (!\inst|inst|Add3~14_combout  & (!\inst|inst1|Add3~14_combout  & !\inst|inst|LessThan14~15_cout )))

	.dataa(\inst|inst|Add3~14_combout ),
	.datab(\inst|inst1|Add3~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~15_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~17_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~17 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \inst|inst|LessThan14~19 (
// Equation(s):
// \inst|inst|LessThan14~19_cout  = CARRY((\inst|inst1|Add3~16_combout  & ((!\inst|inst|LessThan14~17_cout ) # (!\inst|inst|Add3~16_combout ))) # (!\inst|inst1|Add3~16_combout  & (!\inst|inst|Add3~16_combout  & !\inst|inst|LessThan14~17_cout )))

	.dataa(\inst|inst1|Add3~16_combout ),
	.datab(\inst|inst|Add3~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~17_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~19_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~19 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \inst|inst|LessThan14~21 (
// Equation(s):
// \inst|inst|LessThan14~21_cout  = CARRY((\inst|inst|Add3~18_combout  & ((!\inst|inst|LessThan14~19_cout ) # (!\inst|inst1|Add3~18_combout ))) # (!\inst|inst|Add3~18_combout  & (!\inst|inst1|Add3~18_combout  & !\inst|inst|LessThan14~19_cout )))

	.dataa(\inst|inst|Add3~18_combout ),
	.datab(\inst|inst1|Add3~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan14~19_cout ),
	.combout(),
	.cout(\inst|inst|LessThan14~21_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan14~21 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan14~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \inst|inst|LessThan14~22 (
// Equation(s):
// \inst|inst|LessThan14~22_combout  = (\inst|inst1|Add3~20_combout  & (\inst|inst|LessThan14~21_cout  & \inst|inst|Add3~20_combout )) # (!\inst|inst1|Add3~20_combout  & ((\inst|inst|LessThan14~21_cout ) # (\inst|inst|Add3~20_combout )))

	.dataa(vcc),
	.datab(\inst|inst1|Add3~20_combout ),
	.datac(vcc),
	.datad(\inst|inst|Add3~20_combout ),
	.cin(\inst|inst|LessThan14~21_cout ),
	.combout(\inst|inst|LessThan14~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan14~22 .lut_mask = 16'hF330;
defparam \inst|inst|LessThan14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneii_lcell_comb \inst|inst1|Add1~0 (
// Equation(s):
// \inst|inst1|Add1~0_combout  = \inst_gen|yrow [5] $ (\inst_gen|yrow [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_gen|yrow [5]),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add1~0 .lut_mask = 16'h0FF0;
defparam \inst|inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneii_lcell_comb \inst|inst1|Add1~1 (
// Equation(s):
// \inst|inst1|Add1~1_combout  = \inst_gen|yrow [7] $ (((\inst_gen|yrow [5] & \inst_gen|yrow [6])))

	.dataa(vcc),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|yrow [7]),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add1~1 .lut_mask = 16'h3CF0;
defparam \inst|inst1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneii_lcell_comb \inst|inst1|Add1~2 (
// Equation(s):
// \inst|inst1|Add1~2_combout  = \inst_gen|yrow [8] $ (((\inst_gen|yrow [7] & (\inst_gen|yrow [5] & \inst_gen|yrow [6]))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|yrow [8]),
	.datac(\inst_gen|yrow [5]),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst1|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add1~2 .lut_mask = 16'h6CCC;
defparam \inst|inst1|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \inst|inst1|Add1~3 (
// Equation(s):
// \inst|inst1|Add1~3_combout  = \inst|inst1|LessThan11~0_combout  $ (!\inst_gen|yrow [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst1|LessThan11~0_combout ),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|inst1|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add1~3 .lut_mask = 16'hF00F;
defparam \inst|inst1|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneii_lcell_comb \inst|inst1|Add1~4 (
// Equation(s):
// \inst|inst1|Add1~4_combout  = (!\inst|inst1|LessThan11~0_combout  & !\inst_gen|yrow [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst1|LessThan11~0_combout ),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|inst1|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add1~4 .lut_mask = 16'h000F;
defparam \inst|inst1|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y25_N0
cycloneii_mac_mult \inst|inst1|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|inst1|Add1~4_combout ,\inst|inst1|Add1~3_combout ,\inst|inst1|Add1~2_combout ,\inst|inst1|Add1~1_combout ,\inst|inst1|Add1~0_combout ,!\inst_gen|yrow [5],\inst_gen|yrow [4],\inst_gen|yrow [3],\inst_gen|yrow [2],\inst_gen|yrow [1],\inst_gen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|inst1|Add1~4_combout ,\inst|inst1|Add1~3_combout ,\inst|inst1|Add1~2_combout ,\inst|inst1|Add1~1_combout ,\inst|inst1|Add1~0_combout ,!\inst_gen|yrow [5],\inst_gen|yrow [4],\inst_gen|yrow [3],\inst_gen|yrow [2],\inst_gen|yrow [1],\inst_gen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst1|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|inst1|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|inst1|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|inst1|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|inst1|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|inst1|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y24_N0
cycloneii_mac_mult \inst|inst|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50~clkctrl_outclk ),
	.aclr(\inst4~0clkctrl_outclk ),
	.ena(vcc),
	.dataa({\inst_gen|gen:xcounter[10]~regout ,\inst_gen|gen:xcounter[9]~regout ,\inst_gen|gen:xcounter[8]~regout ,\inst_gen|gen:xcounter[7]~regout ,\inst_gen|gen:xcounter[6]~regout ,\inst_gen|gen:xcounter[5]~regout ,\inst_gen|gen:xcounter[4]~regout ,
\inst_gen|gen:xcounter[3]~regout ,\inst_gen|gen:xcounter[2]~regout ,\inst_gen|gen:xcounter[1]~regout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst_gen|gen:xcounter[10]~regout ,\inst_gen|gen:xcounter[9]~regout ,\inst_gen|gen:xcounter[8]~regout ,\inst_gen|gen:xcounter[7]~regout ,\inst_gen|gen:xcounter[6]~regout ,\inst_gen|gen:xcounter[5]~regout ,\inst_gen|gen:xcounter[4]~regout ,
\inst_gen|gen:xcounter[3]~regout ,\inst_gen|gen:xcounter[2]~regout ,\inst_gen|gen:xcounter[1]~regout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \inst|inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \inst|inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \inst|inst|Add1~1 (
// Equation(s):
// \inst|inst|Add1~1_cout  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst|Add1~1_cout ));
// synopsys translate_off
defparam \inst|inst|Add1~1 .lut_mask = 16'h0088;
defparam \inst|inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \inst|inst|Add1~3 (
// Equation(s):
// \inst|inst|Add1~3_cout  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT3  & !\inst|inst|Add1~1_cout )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3  & ((!\inst|inst|Add1~1_cout ) 
// # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~1_cout ),
	.combout(),
	.cout(\inst|inst|Add1~3_cout ));
// synopsys translate_off
defparam \inst|inst|Add1~3 .lut_mask = 16'h0017;
defparam \inst|inst|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \inst|inst|Add1~5 (
// Equation(s):
// \inst|inst|Add1~5_cout  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4 ) # (!\inst|inst|Add1~3_cout ))) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT4  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4  & !\inst|inst|Add1~3_cout )))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~3_cout ),
	.combout(),
	.cout(\inst|inst|Add1~5_cout ));
// synopsys translate_off
defparam \inst|inst|Add1~5 .lut_mask = 16'h008E;
defparam \inst|inst|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \inst|inst|Add1~7 (
// Equation(s):
// \inst|inst|Add1~7_cout  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT5  & !\inst|inst|Add1~5_cout )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5  & ((!\inst|inst|Add1~5_cout ) 
// # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~5_cout ),
	.combout(),
	.cout(\inst|inst|Add1~7_cout ));
// synopsys translate_off
defparam \inst|inst|Add1~7 .lut_mask = 16'h0017;
defparam \inst|inst|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \inst|inst|Add1~8 (
// Equation(s):
// \inst|inst|Add1~8_combout  = ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst|inst|Add1~7_cout )))) # (GND)
// \inst|inst|Add1~9  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst|inst|Add1~7_cout ))) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT6  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6  & !\inst|inst|Add1~7_cout )))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~7_cout ),
	.combout(\inst|inst|Add1~8_combout ),
	.cout(\inst|inst|Add1~9 ));
// synopsys translate_off
defparam \inst|inst|Add1~8 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \inst|inst|Add1~10 (
// Equation(s):
// \inst|inst|Add1~10_combout  = (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & (\inst|inst|Add1~9  & VCC)) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|inst|Add1~9 )))) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|inst|Add1~9 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|inst|Add1~9 ) # (GND)))))
// \inst|inst|Add1~11  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & !\inst|inst|Add1~9 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\inst|inst|Add1~9 ) # 
// (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~9 ),
	.combout(\inst|inst|Add1~10_combout ),
	.cout(\inst|inst|Add1~11 ));
// synopsys translate_off
defparam \inst|inst|Add1~10 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \inst|inst|Add1~14 (
// Equation(s):
// \inst|inst|Add1~14_combout  = (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & (\inst|inst|Add1~13  & VCC)) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|inst|Add1~13 )))) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|inst|Add1~13 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|inst|Add1~13 ) # (GND)))))
// \inst|inst|Add1~15  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & !\inst|inst|Add1~13 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\inst|inst|Add1~13 ) # 
// (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~13 ),
	.combout(\inst|inst|Add1~14_combout ),
	.cout(\inst|inst|Add1~15 ));
// synopsys translate_off
defparam \inst|inst|Add1~14 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \inst|inst|LessThan13~2 (
// Equation(s):
// \inst|inst|LessThan13~2_combout  = (!\inst|inst|Add1~12_combout  & (!\inst|inst|Add1~14_combout  & (!\inst|inst|Add1~8_combout  & !\inst|inst|Add1~10_combout )))

	.dataa(\inst|inst|Add1~12_combout ),
	.datab(\inst|inst|Add1~14_combout ),
	.datac(\inst|inst|Add1~8_combout ),
	.datad(\inst|inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan13~2 .lut_mask = 16'h0001;
defparam \inst|inst|LessThan13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneii_lcell_comb \inst|inst|Add1~16 (
// Equation(s):
// \inst|inst|Add1~16_combout  = ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10  $ (!\inst|inst|Add1~15 )))) # (GND)
// \inst|inst|Add1~17  = CARRY((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10 ) # (!\inst|inst|Add1~15 ))) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT10  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10  & !\inst|inst|Add1~15 )))

	.dataa(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~15 ),
	.combout(\inst|inst|Add1~16_combout ),
	.cout(\inst|inst|Add1~17 ));
// synopsys translate_off
defparam \inst|inst|Add1~16 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \inst|inst|LessThan13~3 (
// Equation(s):
// \inst|inst|LessThan13~3_combout  = (\inst|inst|LessThan13~1_combout ) # ((\inst|inst|LessThan13~2_combout  & !\inst|inst|Add1~16_combout ))

	.dataa(\inst|inst|LessThan13~1_combout ),
	.datab(vcc),
	.datac(\inst|inst|LessThan13~2_combout ),
	.datad(\inst|inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan13~3 .lut_mask = 16'hAAFA;
defparam \inst|inst|LessThan13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \inst|inst|Add1~24 (
// Equation(s):
// \inst|inst|Add1~24_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14  $ (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\inst|inst|Add1~23 )))) # (GND)
// \inst|inst|Add1~25  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\inst|inst|Add1~23 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14  & 
// (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT14  & !\inst|inst|Add1~23 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~23 ),
	.combout(\inst|inst|Add1~24_combout ),
	.cout(\inst|inst|Add1~25 ));
// synopsys translate_off
defparam \inst|inst|Add1~24 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \inst|inst|Add1~26 (
// Equation(s):
// \inst|inst|Add1~26_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (\inst|inst|Add1~25  & VCC)) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|inst|Add1~25 )))) 
// # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|inst|Add1~25 )) # (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|inst|Add1~25 ) # (GND)))))
// \inst|inst|Add1~27  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15  & !\inst|inst|Add1~25 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15  & ((!\inst|inst|Add1~25 ) # 
// (!\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~25 ),
	.combout(\inst|inst|Add1~26_combout ),
	.cout(\inst|inst|Add1~27 ));
// synopsys translate_off
defparam \inst|inst|Add1~26 .lut_mask = 16'h9617;
defparam \inst|inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \inst|inst|Add1~28 (
// Equation(s):
// \inst|inst|Add1~28_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  $ (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\inst|inst|Add1~27 )))) # (GND)
// \inst|inst|Add1~29  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  & ((\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\inst|inst|Add1~27 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// (\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT16  & !\inst|inst|Add1~27 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|inst|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~27 ),
	.combout(\inst|inst|Add1~28_combout ),
	.cout(\inst|inst|Add1~29 ));
// synopsys translate_off
defparam \inst|inst|Add1~28 .lut_mask = 16'h698E;
defparam \inst|inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \inst|inst|Add1~40 (
// Equation(s):
// \inst|inst|Add1~40_combout  = \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  $ (!\inst|inst|Add1~39 )

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add1~39 ),
	.combout(\inst|inst|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add1~40 .lut_mask = 16'hA5A5;
defparam \inst|inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \inst|inst|LessThan13~4 (
// Equation(s):
// \inst|inst|LessThan13~4_combout  = (!\inst|inst|Add1~30_combout  & (!\inst|inst|Add1~28_combout  & (!\inst|inst|Add1~24_combout  & !\inst|inst|Add1~26_combout )))

	.dataa(\inst|inst|Add1~30_combout ),
	.datab(\inst|inst|Add1~28_combout ),
	.datac(\inst|inst|Add1~24_combout ),
	.datad(\inst|inst|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan13~4 .lut_mask = 16'h0001;
defparam \inst|inst|LessThan13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \inst|inst|LessThan13~5 (
// Equation(s):
// \inst|inst|LessThan13~5_combout  = (\inst|inst|Add1~40_combout ) # ((\inst|inst|LessThan13~0_combout  & (\inst|inst|LessThan13~3_combout  & \inst|inst|LessThan13~4_combout )))

	.dataa(\inst|inst|LessThan13~0_combout ),
	.datab(\inst|inst|LessThan13~3_combout ),
	.datac(\inst|inst|Add1~40_combout ),
	.datad(\inst|inst|LessThan13~4_combout ),
	.cin(gnd),
	.combout(\inst|inst|LessThan13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan13~5 .lut_mask = 16'hF8F0;
defparam \inst|inst|LessThan13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneii_lcell_comb \inst|inst|VGA_B[7]~5 (
// Equation(s):
// \inst|inst|VGA_B[7]~5_combout  = (\inst|inst|VGA_B[2]~2_combout  & (((\inst|inst|LessThan13~5_combout ) # (!\inst|inst|LessThan14~22_combout )) # (!\inst|inst|Add3~22_combout )))

	.dataa(\inst|inst|Add3~22_combout ),
	.datab(\inst|inst|VGA_B[2]~2_combout ),
	.datac(\inst|inst|LessThan14~22_combout ),
	.datad(\inst|inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_B[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_B[7]~5 .lut_mask = 16'hCC4C;
defparam \inst|inst|VGA_B[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N1
cycloneii_lcell_ff \inst|inst3|VGA_B1[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst|VGA_B[7]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_B1 [7]));

// Location: LCCOMB_X35_Y27_N8
cycloneii_lcell_comb \inst|inst1|Add0~1 (
// Equation(s):
// \inst|inst1|Add0~1_combout  = \inst_gen|xcolumn[9]~_Duplicate_2_regout  $ (((!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & !\inst_gen|xcolumn[7]~_Duplicate_2_regout )))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add0~1 .lut_mask = 16'hFC03;
defparam \inst|inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneii_lcell_comb \inst|inst|LSPflag:romID[1]~0 (
// Equation(s):
// \inst|inst|LSPflag:romID[1]~0_combout  = (\inst_gen|yrow [8] & (!\inst_gen|yrow [9] & (\inst_gen|yrow [7] $ (\inst_gen|yrow [6]))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|yrow [8]),
	.datac(\inst_gen|yrow [6]),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|inst|LSPflag:romID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LSPflag:romID[1]~0 .lut_mask = 16'h0048;
defparam \inst|inst|LSPflag:romID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cycloneii_lcell_comb \inst|inst1|LSPflag:romID[1]~4 (
// Equation(s):
// \inst|inst1|LSPflag:romID[1]~4_combout  = (\inst|inst|LSPflag:romID[1]~0_combout  & (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & ((!\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst|inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag:romID[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag:romID[1]~4 .lut_mask = 16'h004C;
defparam \inst|inst1|LSPflag:romID[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \inst|inst1|LSPflag:romID[1]~3 (
// Equation(s):
// \inst|inst1|LSPflag:romID[1]~3_combout  = (\inst|inst1|LSPflag:romID[1]~4_combout  & ((\inst|inst1|LSPflag:romID[1]~2_combout  & (\inst|inst1|Add0~1_combout  & !\inst_gen|xcolumn[7]~_Duplicate_2_regout )) # (!\inst|inst1|LSPflag:romID[1]~2_combout  & 
// ((\inst_gen|xcolumn[7]~_Duplicate_2_regout )))))

	.dataa(\inst|inst1|LSPflag:romID[1]~2_combout ),
	.datab(\inst|inst1|Add0~1_combout ),
	.datac(\inst|inst1|LSPflag:romID[1]~4_combout ),
	.datad(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag:romID[1]~3 .lut_mask = 16'h5080;
defparam \inst|inst1|LSPflag:romID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneii_lcell_comb \inst|inst1|LSPflag~2 (
// Equation(s):
// \inst|inst1|LSPflag~2_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag~2 .lut_mask = 16'hECEC;
defparam \inst|inst1|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneii_lcell_comb \inst|inst1|Add9~4 (
// Equation(s):
// \inst|inst1|Add9~4_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # (\inst_gen|xcolumn[6]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~4 .lut_mask = 16'hAAA8;
defparam \inst|inst1|Add9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneii_lcell_comb \inst|inst1|Add9~6 (
// Equation(s):
// \inst|inst1|Add9~6_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & ((!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [5]))

	.dataa(vcc),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|yrow [5]),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~6 .lut_mask = 16'h30FC;
defparam \inst|inst1|Add9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneii_lcell_comb \inst|inst1|Add9~7 (
// Equation(s):
// \inst|inst1|Add9~7_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[4]~_Duplicate_2_regout )) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|yrow [4])))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|yrow [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~7 .lut_mask = 16'hB8B8;
defparam \inst|inst1|Add9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneii_lcell_comb \inst|inst1|Add9~8 (
// Equation(s):
// \inst|inst1|Add9~8_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout ))) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [3]))

	.dataa(vcc),
	.datab(\inst_gen|yrow [3]),
	.datac(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datad(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~8 .lut_mask = 16'hFC0C;
defparam \inst|inst1|Add9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneii_lcell_comb \inst|inst1|Add9~10 (
// Equation(s):
// \inst|inst1|Add9~10_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[2]~_Duplicate_2_regout )) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|yrow [2])))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datac(\inst_gen|yrow [2]),
	.datad(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~10 .lut_mask = 16'hCCF0;
defparam \inst|inst1|Add9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneii_lcell_comb \inst|inst1|Add9~27 (
// Equation(s):
// \inst|inst1|Add9~27_combout  = (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  $ (((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # (\inst_gen|xcolumn[6]~_Duplicate_2_regout )))))

	.dataa(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~27 .lut_mask = 16'h1114;
defparam \inst|inst1|Add9~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneii_lcell_comb \inst|inst1|Add9~28 (
// Equation(s):
// \inst|inst1|Add9~28_combout  = (!\inst|inst1|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[6]~_Duplicate_2_regout )))

	.dataa(vcc),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add9~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~28 .lut_mask = 16'h0330;
defparam \inst|inst1|Add9~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneii_lcell_comb \inst|inst1|Add9~13 (
// Equation(s):
// \inst|inst1|Add9~13_combout  = (\inst|inst1|Add9~12_combout  & (\inst|inst1|Add9~28_combout  $ (VCC))) # (!\inst|inst1|Add9~12_combout  & (\inst|inst1|Add9~28_combout  & VCC))
// \inst|inst1|Add9~14  = CARRY((\inst|inst1|Add9~12_combout  & \inst|inst1|Add9~28_combout ))

	.dataa(\inst|inst1|Add9~12_combout ),
	.datab(\inst|inst1|Add9~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add9~13_combout ),
	.cout(\inst|inst1|Add9~14 ));
// synopsys translate_off
defparam \inst|inst1|Add9~13 .lut_mask = 16'h6688;
defparam \inst|inst1|Add9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneii_lcell_comb \inst|inst1|Add9~15 (
// Equation(s):
// \inst|inst1|Add9~15_combout  = (\inst|inst1|Add9~11_combout  & ((\inst|inst1|Add9~27_combout  & (\inst|inst1|Add9~14  & VCC)) # (!\inst|inst1|Add9~27_combout  & (!\inst|inst1|Add9~14 )))) # (!\inst|inst1|Add9~11_combout  & ((\inst|inst1|Add9~27_combout  & 
// (!\inst|inst1|Add9~14 )) # (!\inst|inst1|Add9~27_combout  & ((\inst|inst1|Add9~14 ) # (GND)))))
// \inst|inst1|Add9~16  = CARRY((\inst|inst1|Add9~11_combout  & (!\inst|inst1|Add9~27_combout  & !\inst|inst1|Add9~14 )) # (!\inst|inst1|Add9~11_combout  & ((!\inst|inst1|Add9~14 ) # (!\inst|inst1|Add9~27_combout ))))

	.dataa(\inst|inst1|Add9~11_combout ),
	.datab(\inst|inst1|Add9~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add9~14 ),
	.combout(\inst|inst1|Add9~15_combout ),
	.cout(\inst|inst1|Add9~16 ));
// synopsys translate_off
defparam \inst|inst1|Add9~15 .lut_mask = 16'h9617;
defparam \inst|inst1|Add9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneii_lcell_comb \inst|inst1|Add9~17 (
// Equation(s):
// \inst|inst1|Add9~17_combout  = ((\inst|inst1|Add9~9_combout  $ (\inst|inst1|Add9~10_combout  $ (!\inst|inst1|Add9~16 )))) # (GND)
// \inst|inst1|Add9~18  = CARRY((\inst|inst1|Add9~9_combout  & ((\inst|inst1|Add9~10_combout ) # (!\inst|inst1|Add9~16 ))) # (!\inst|inst1|Add9~9_combout  & (\inst|inst1|Add9~10_combout  & !\inst|inst1|Add9~16 )))

	.dataa(\inst|inst1|Add9~9_combout ),
	.datab(\inst|inst1|Add9~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add9~16 ),
	.combout(\inst|inst1|Add9~17_combout ),
	.cout(\inst|inst1|Add9~18 ));
// synopsys translate_off
defparam \inst|inst1|Add9~17 .lut_mask = 16'h698E;
defparam \inst|inst1|Add9~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneii_lcell_comb \inst|inst1|Add9~19 (
// Equation(s):
// \inst|inst1|Add9~19_combout  = (\inst|inst1|Add9~4_combout  & ((\inst|inst1|Add9~8_combout  & (\inst|inst1|Add9~18  & VCC)) # (!\inst|inst1|Add9~8_combout  & (!\inst|inst1|Add9~18 )))) # (!\inst|inst1|Add9~4_combout  & ((\inst|inst1|Add9~8_combout  & 
// (!\inst|inst1|Add9~18 )) # (!\inst|inst1|Add9~8_combout  & ((\inst|inst1|Add9~18 ) # (GND)))))
// \inst|inst1|Add9~20  = CARRY((\inst|inst1|Add9~4_combout  & (!\inst|inst1|Add9~8_combout  & !\inst|inst1|Add9~18 )) # (!\inst|inst1|Add9~4_combout  & ((!\inst|inst1|Add9~18 ) # (!\inst|inst1|Add9~8_combout ))))

	.dataa(\inst|inst1|Add9~4_combout ),
	.datab(\inst|inst1|Add9~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add9~18 ),
	.combout(\inst|inst1|Add9~19_combout ),
	.cout(\inst|inst1|Add9~20 ));
// synopsys translate_off
defparam \inst|inst1|Add9~19 .lut_mask = 16'h9617;
defparam \inst|inst1|Add9~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneii_lcell_comb \inst|inst1|Add9~21 (
// Equation(s):
// \inst|inst1|Add9~21_combout  = ((\inst|inst1|Add9~4_combout  $ (\inst|inst1|Add9~7_combout  $ (!\inst|inst1|Add9~20 )))) # (GND)
// \inst|inst1|Add9~22  = CARRY((\inst|inst1|Add9~4_combout  & ((\inst|inst1|Add9~7_combout ) # (!\inst|inst1|Add9~20 ))) # (!\inst|inst1|Add9~4_combout  & (\inst|inst1|Add9~7_combout  & !\inst|inst1|Add9~20 )))

	.dataa(\inst|inst1|Add9~4_combout ),
	.datab(\inst|inst1|Add9~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add9~20 ),
	.combout(\inst|inst1|Add9~21_combout ),
	.cout(\inst|inst1|Add9~22 ));
// synopsys translate_off
defparam \inst|inst1|Add9~21 .lut_mask = 16'h698E;
defparam \inst|inst1|Add9~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneii_lcell_comb \inst|inst1|Add9~23 (
// Equation(s):
// \inst|inst1|Add9~23_combout  = (\inst|inst1|Add9~4_combout  & ((\inst|inst1|Add9~6_combout  & (\inst|inst1|Add9~22  & VCC)) # (!\inst|inst1|Add9~6_combout  & (!\inst|inst1|Add9~22 )))) # (!\inst|inst1|Add9~4_combout  & ((\inst|inst1|Add9~6_combout  & 
// (!\inst|inst1|Add9~22 )) # (!\inst|inst1|Add9~6_combout  & ((\inst|inst1|Add9~22 ) # (GND)))))
// \inst|inst1|Add9~24  = CARRY((\inst|inst1|Add9~4_combout  & (!\inst|inst1|Add9~6_combout  & !\inst|inst1|Add9~22 )) # (!\inst|inst1|Add9~4_combout  & ((!\inst|inst1|Add9~22 ) # (!\inst|inst1|Add9~6_combout ))))

	.dataa(\inst|inst1|Add9~4_combout ),
	.datab(\inst|inst1|Add9~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add9~22 ),
	.combout(\inst|inst1|Add9~23_combout ),
	.cout(\inst|inst1|Add9~24 ));
// synopsys translate_off
defparam \inst|inst1|Add9~23 .lut_mask = 16'h9617;
defparam \inst|inst1|Add9~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneii_lcell_comb \inst|inst1|Add9~25 (
// Equation(s):
// \inst|inst1|Add9~25_combout  = \inst|inst1|Add9~5_combout  $ (\inst|inst1|Add9~24  $ (\inst|inst1|Add9~4_combout ))

	.dataa(\inst|inst1|Add9~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst1|Add9~4_combout ),
	.cin(\inst|inst1|Add9~24 ),
	.combout(\inst|inst1|Add9~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add9~25 .lut_mask = 16'hA55A;
defparam \inst|inst1|Add9~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0_combout  = (!\inst|inst1|Add9~25_combout  & (\inst|inst1|LSPflag~2_combout  & \inst|inst1|Add9~23_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add9~25_combout ),
	.datac(\inst|inst1|LSPflag~2_combout ),
	.datad(\inst|inst1|Add9~23_combout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0 .lut_mask = 16'h3000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneii_lcell_comb \inst|inst1|LSPflag:romID[0]~0 (
// Equation(s):
// \inst|inst1|LSPflag:romID[0]~0_combout  = (\inst|inst1|LSPflag~1_combout  & (!\inst|inst1|LSPflag:romID[1]~3_combout  & \inst|inst|LSPflag~1_combout ))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag:romID[0]~0 .lut_mask = 16'h2020;
defparam \inst|inst1|LSPflag:romID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \inst|inst1|Mux13~0 (
// Equation(s):
// \inst|inst1|Mux13~0_combout  = (\inst_gen|yrow [0] & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((!\inst_gen|xcolumn[0]~_Duplicate_2_regout  & \inst|inst1|LSPflag:romID[0]~0_combout )))) # (!\inst_gen|yrow [0] & 
// (!\inst_gen|xcolumn[0]~_Duplicate_2_regout  & (\inst|inst1|LSPflag:romID[0]~0_combout )))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datad(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux13~0 .lut_mask = 16'hBA30;
defparam \inst|inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \inst|inst1|Mux12~0 (
// Equation(s):
// \inst|inst1|Mux12~0_combout  = (\inst|inst1|LSPflag:romID[0]~0_combout  & (((\inst_gen|yrow [1] & \inst|inst1|LSPflag:romID[1]~3_combout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout ))) # (!\inst|inst1|LSPflag:romID[0]~0_combout  & (\inst_gen|yrow [1] 
// & ((\inst|inst1|LSPflag:romID[1]~3_combout ))))

	.dataa(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datab(\inst_gen|yrow [1]),
	.datac(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datad(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux12~0 .lut_mask = 16'hCE0A;
defparam \inst|inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneii_lcell_comb \inst|inst1|Mux11~0 (
// Equation(s):
// \inst|inst1|Mux11~0_combout  = (\inst|inst1|LSPflag:romID[0]~0_combout  & (((\inst_gen|yrow [2] & \inst|inst1|LSPflag:romID[1]~3_combout )) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout ))) # (!\inst|inst1|LSPflag:romID[0]~0_combout  & (((\inst_gen|yrow 
// [2] & \inst|inst1|LSPflag:romID[1]~3_combout ))))

	.dataa(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datac(\inst_gen|yrow [2]),
	.datad(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux11~0 .lut_mask = 16'hF222;
defparam \inst|inst1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneii_lcell_comb \inst|inst1|Mux10~0 (
// Equation(s):
// \inst|inst1|Mux10~0_combout  = (\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (((\inst|inst1|LSPflag:romID[1]~3_combout  & \inst_gen|yrow [3])))) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst|inst1|LSPflag:romID[0]~0_combout ) # 
// ((\inst|inst1|LSPflag:romID[1]~3_combout  & \inst_gen|yrow [3]))))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datab(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datac(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datad(\inst_gen|yrow [3]),
	.cin(gnd),
	.combout(\inst|inst1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux10~0 .lut_mask = 16'hF444;
defparam \inst|inst1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \inst|inst1|Mux9~0 (
// Equation(s):
// \inst|inst1|Mux9~0_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & ((\inst_gen|yrow [4]) # ((\inst|inst1|LSPflag:romID[0]~0_combout  & !\inst_gen|xcolumn[4]~_Duplicate_2_regout )))) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & 
// (\inst|inst1|LSPflag:romID[0]~0_combout  & ((!\inst_gen|xcolumn[4]~_Duplicate_2_regout ))))

	.dataa(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datab(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datac(\inst_gen|yrow [4]),
	.datad(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux9~0 .lut_mask = 16'hA0EC;
defparam \inst|inst1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \inst|inst1|Mux8~0 (
// Equation(s):
// \inst|inst1|Mux8~0_combout  = (\inst_gen|yrow [5] & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag:romID[0]~0_combout  & !\inst_gen|xcolumn[5]~_Duplicate_2_regout )))) # (!\inst_gen|yrow [5] & (\inst|inst1|LSPflag:romID[0]~0_combout  & 
// ((!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datac(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux8~0 .lut_mask = 16'hA0EC;
defparam \inst|inst1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneii_lcell_comb \inst|inst1|Mux7~0 (
// Equation(s):
// \inst|inst1|Mux7~0_combout  = (\inst|inst1|LSPflag:romID[1]~3_combout  & (((\inst|inst1|LSPflag:romID[0]~0_combout  & \inst_gen|xcolumn[6]~_Duplicate_2_regout )) # (!\inst_gen|yrow [6]))) # (!\inst|inst1|LSPflag:romID[1]~3_combout  & 
// (\inst|inst1|LSPflag:romID[0]~0_combout  & (\inst_gen|xcolumn[6]~_Duplicate_2_regout )))

	.dataa(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datab(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datac(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|inst1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux7~0 .lut_mask = 16'hC0EA;
defparam \inst|inst1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneii_lcell_comb \inst|inst1|Mux6~2 (
// Equation(s):
// \inst|inst1|Mux6~2_combout  = (\inst|inst1|Add9~13_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(\inst|inst1|Add9~13_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux6~2 .lut_mask = 16'hEC00;
defparam \inst|inst1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneii_lcell_comb \inst|inst1|Mux5~2 (
// Equation(s):
// \inst|inst1|Mux5~2_combout  = (\inst|inst1|Add9~15_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(\inst|inst1|Add9~15_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux5~2 .lut_mask = 16'hEC00;
defparam \inst|inst1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneii_lcell_comb \inst|inst1|Mux4~2 (
// Equation(s):
// \inst|inst1|Mux4~2_combout  = (\inst|inst1|Add9~17_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst|LSPflag~1_combout ),
	.datac(\inst|inst1|Add9~17_combout ),
	.datad(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux4~2 .lut_mask = 16'hF080;
defparam \inst|inst1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneii_lcell_comb \inst|inst1|Mux3~2 (
// Equation(s):
// \inst|inst1|Mux3~2_combout  = (\inst|inst1|Add9~19_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(\inst|inst1|Add9~19_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux3~2 .lut_mask = 16'hEC00;
defparam \inst|inst1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneii_lcell_comb \inst|inst1|Mux2~2 (
// Equation(s):
// \inst|inst1|Mux2~2_combout  = (\inst|inst1|Add9~21_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(\inst|inst1|Add9~21_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux2~2 .lut_mask = 16'hEC00;
defparam \inst|inst1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000001FFC00000000000000000000000000003FFF0000000000000000000000000000FFFFC000000000000000000000000001FFFFE000000000000000000000000003FFFFF00000000000000000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000007FFFFF80000000000000000000000000FFFFFF80000000000000000000000000FFF0FFC0000000000000000000000001FFE03FC0000000000000000000000003FF801FE0000000000000000000000007FF000FE0000000000000000000000007FF000FF000000000000000000000000FFE0007F000000000000000000000001FFC0007F000000000000000000000001FF80007F000000000000000000000003FF80007F000000000000000000000003FF00007F000000000000000000000007FE00007F000000000000000000000007FE0000FF00000000000000000000000FFC0000FF00000000000000000000000FF80000FF0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneii_lcell_comb \inst|inst1|Mux0~2 (
// Equation(s):
// \inst|inst1|Mux0~2_combout  = (\inst|inst1|Add9~25_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(\inst|inst1|Add9~25_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux0~2 .lut_mask = 16'hEC00;
defparam \inst|inst1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N5
cycloneii_lcell_ff \inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(\inst|inst1|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCFF_X36_Y27_N19
cycloneii_lcell_ff \inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCCOMB_X36_Y27_N2
cycloneii_lcell_comb \inst|inst1|Mux1~2 (
// Equation(s):
// \inst|inst1|Mux1~2_combout  = (\inst|inst1|Add9~23_combout  & ((\inst|inst1|LSPflag:romID[1]~3_combout ) # ((\inst|inst1|LSPflag~1_combout  & \inst|inst|LSPflag~1_combout ))))

	.dataa(\inst|inst1|LSPflag~1_combout ),
	.datab(\inst|inst1|LSPflag:romID[1]~3_combout ),
	.datac(\inst|inst|LSPflag~1_combout ),
	.datad(\inst|inst1|Add9~23_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Mux1~2 .lut_mask = 16'hEC00;
defparam \inst|inst1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N3
cycloneii_lcell_ff \inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(\inst|inst1|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCFF_X40_Y27_N9
cycloneii_lcell_ff \inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X36_Y27_N24
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1_combout  = (\inst|inst1|Add9~25_combout  & (\inst|inst1|LSPflag~2_combout  & !\inst|inst1|Add9~23_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add9~25_combout ),
	.datac(\inst|inst1|LSPflag~2_combout ),
	.datad(\inst|inst1|Add9~23_combout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1 .lut_mask = 16'h00C0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y29
cycloneii_ram_block \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|inst1|rom_inst|altsyncram_component|auto_generated|deep_decode|w_anode66w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|inst1|Mux2~2_combout ,\inst|inst1|Mux3~2_combout ,\inst|inst1|Mux4~2_combout ,\inst|inst1|Mux5~2_combout ,\inst|inst1|Mux6~2_combout ,\inst|inst1|Mux7~0_combout ,\inst|inst1|Mux8~0_combout ,\inst|inst1|Mux9~0_combout ,\inst|inst1|Mux10~0_combout ,
\inst|inst1|Mux11~0_combout ,\inst|inst1|Mux12~0_combout ,\inst|inst1|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "romPicture2.mif";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DisplayLogic2Mux_BDF:inst|DisplayLogic2:inst1|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_2o71:auto_generated|ALTSYNCRAM";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000001FE00007FE00000000000000000000001FE0000FFC00000000000000000000001FE0000FFC00000000000000000000001FC0001FF800000000000000000000001FC0003FF800000000000000000000001FC0003FF000000000000000000000001FC0007FF000000000000000000000001FC000FFE000000000000000000000000FE001FFC000000000000000000000000FE001FFC000000000000000000000000FF003FF80000000000000000000000007F80FFF00000000000000000000000007FE3FFF00000000000000000000000003FFFFFE00000000000000000000000003FFFFFC00000000000000000000000001FFFFF800000000;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000FFFFF0000000000000000000000000003FFFE0000000000000000000000000001FFF800000000000000000000000000007FE0000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// # (\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (!\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hCEC2;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneii_lcell_comb \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # ((!\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (((\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & \inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst|inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hACF0;
defparam \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneii_lcell_comb \inst|inst1|VGA_G[5]~0 (
// Equation(s):
// \inst|inst1|VGA_G[5]~0_combout  = (!\inst|inst1|LSPflag~3_combout  & (((!\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & !\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )) # 
// (!\inst|inst1|LSPflag~2_combout )))

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\inst|inst1|LSPflag~3_combout ),
	.datac(\inst|inst1|LSPflag~2_combout ),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_G[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_G[5]~0 .lut_mask = 16'h0313;
defparam \inst|inst1|VGA_G[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \inst|inst1|LSPflag~0 (
// Equation(s):
// \inst|inst1|LSPflag~0_combout  = (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst_gen|xcolumn[8]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag~0 .lut_mask = 16'h000F;
defparam \inst|inst1|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \inst|inst1|Add0~1_wirecell (
// Equation(s):
// \inst|inst1|Add0~1_wirecell_combout  = !\inst|inst1|Add0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst1|Add0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add0~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add0~1_wirecell .lut_mask = 16'h0F0F;
defparam \inst|inst1|Add0~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \inst|inst1|Add5~4 (
// Equation(s):
// \inst|inst1|Add5~4_combout  = ((\inst_gen|xcolumn[2]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[3]~_Duplicate_2_regout  $ (!\inst|inst1|Add5~3 )))) # (GND)
// \inst|inst1|Add5~5  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & !\inst|inst1|Add5~3 )) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((!\inst|inst1|Add5~3 ) # 
// (!\inst_gen|xcolumn[3]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~3 ),
	.combout(\inst|inst1|Add5~4_combout ),
	.cout(\inst|inst1|Add5~5 ));
// synopsys translate_off
defparam \inst|inst1|Add5~4 .lut_mask = 16'h6917;
defparam \inst|inst1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \inst|inst1|Add5~6 (
// Equation(s):
// \inst|inst1|Add5~6_combout  = (\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst|inst1|Add5~5 ) # (GND))) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (!\inst|inst1|Add5~5 )))) # 
// (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (!\inst|inst1|Add5~5 )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (\inst|inst1|Add5~5  & VCC))))
// \inst|inst1|Add5~7  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout ) # (!\inst|inst1|Add5~5 ))) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (\inst_gen|xcolumn[3]~_Duplicate_2_regout  & 
// !\inst|inst1|Add5~5 )))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~5 ),
	.combout(\inst|inst1|Add5~6_combout ),
	.cout(\inst|inst1|Add5~7 ));
// synopsys translate_off
defparam \inst|inst1|Add5~6 .lut_mask = 16'h968E;
defparam \inst|inst1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \inst|inst1|Add5~8 (
// Equation(s):
// \inst|inst1|Add5~8_combout  = ((\inst_gen|xcolumn[4]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[5]~_Duplicate_2_regout  $ (!\inst|inst1|Add5~7 )))) # (GND)
// \inst|inst1|Add5~9  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|inst1|Add5~7 )) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((!\inst|inst1|Add5~7 ) # 
// (!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~7 ),
	.combout(\inst|inst1|Add5~8_combout ),
	.cout(\inst|inst1|Add5~9 ));
// synopsys translate_off
defparam \inst|inst1|Add5~8 .lut_mask = 16'h6917;
defparam \inst|inst1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \inst|inst1|Add5~12 (
// Equation(s):
// \inst|inst1|Add5~12_combout  = ((\inst_gen|xcolumn[6]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[7]~_Duplicate_2_regout  $ (\inst|inst1|Add5~11 )))) # (GND)
// \inst|inst1|Add5~13  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst|inst1|Add5~11 )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # 
// (!\inst|inst1|Add5~11 ))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~11 ),
	.combout(\inst|inst1|Add5~12_combout ),
	.cout(\inst|inst1|Add5~13 ));
// synopsys translate_off
defparam \inst|inst1|Add5~12 .lut_mask = 16'h964D;
defparam \inst|inst1|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \inst|inst1|Add5~14 (
// Equation(s):
// \inst|inst1|Add5~14_combout  = (\inst|inst1|Add0~2_combout  & ((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (\inst|inst1|Add5~13  & VCC)) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst|inst1|Add5~13 )))) # (!\inst|inst1|Add0~2_combout  & 
// ((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst|inst1|Add5~13 )) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & ((\inst|inst1|Add5~13 ) # (GND)))))
// \inst|inst1|Add5~15  = CARRY((\inst|inst1|Add0~2_combout  & (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst|inst1|Add5~13 )) # (!\inst|inst1|Add0~2_combout  & ((!\inst|inst1|Add5~13 ) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout ))))

	.dataa(\inst|inst1|Add0~2_combout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~13 ),
	.combout(\inst|inst1|Add5~14_combout ),
	.cout(\inst|inst1|Add5~15 ));
// synopsys translate_off
defparam \inst|inst1|Add5~14 .lut_mask = 16'h9617;
defparam \inst|inst1|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \inst|inst1|Add5~16 (
// Equation(s):
// \inst|inst1|Add5~16_combout  = ((\inst|inst1|Add0~2_combout  $ (\inst|inst1|Add0~1_wirecell_combout  $ (\inst|inst1|Add5~15 )))) # (GND)
// \inst|inst1|Add5~17  = CARRY((\inst|inst1|Add0~2_combout  & ((!\inst|inst1|Add5~15 ) # (!\inst|inst1|Add0~1_wirecell_combout ))) # (!\inst|inst1|Add0~2_combout  & (!\inst|inst1|Add0~1_wirecell_combout  & !\inst|inst1|Add5~15 )))

	.dataa(\inst|inst1|Add0~2_combout ),
	.datab(\inst|inst1|Add0~1_wirecell_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~15 ),
	.combout(\inst|inst1|Add5~16_combout ),
	.cout(\inst|inst1|Add5~17 ));
// synopsys translate_off
defparam \inst|inst1|Add5~16 .lut_mask = 16'h962B;
defparam \inst|inst1|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \inst|inst1|Add5~18 (
// Equation(s):
// \inst|inst1|Add5~18_combout  = (\inst|inst1|Add0~0_wirecell_combout  & ((\inst|inst1|Add0~1_wirecell_combout  & ((\inst|inst1|Add5~17 ) # (GND))) # (!\inst|inst1|Add0~1_wirecell_combout  & (!\inst|inst1|Add5~17 )))) # (!\inst|inst1|Add0~0_wirecell_combout 
//  & ((\inst|inst1|Add0~1_wirecell_combout  & (!\inst|inst1|Add5~17 )) # (!\inst|inst1|Add0~1_wirecell_combout  & (\inst|inst1|Add5~17  & VCC))))
// \inst|inst1|Add5~19  = CARRY((\inst|inst1|Add0~0_wirecell_combout  & ((\inst|inst1|Add0~1_wirecell_combout ) # (!\inst|inst1|Add5~17 ))) # (!\inst|inst1|Add0~0_wirecell_combout  & (\inst|inst1|Add0~1_wirecell_combout  & !\inst|inst1|Add5~17 )))

	.dataa(\inst|inst1|Add0~0_wirecell_combout ),
	.datab(\inst|inst1|Add0~1_wirecell_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~17 ),
	.combout(\inst|inst1|Add5~18_combout ),
	.cout(\inst|inst1|Add5~19 ));
// synopsys translate_off
defparam \inst|inst1|Add5~18 .lut_mask = 16'h968E;
defparam \inst|inst1|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \inst|inst1|Add5~20 (
// Equation(s):
// \inst|inst1|Add5~20_combout  = (((!\inst|inst1|Add5~19 ))) # (GND)
// \inst|inst1|Add5~21  = CARRY(!\inst|inst1|Add0~0_wirecell_combout )

	.dataa(\inst|inst1|Add0~0_wirecell_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~19 ),
	.combout(\inst|inst1|Add5~20_combout ),
	.cout(\inst|inst1|Add5~21 ));
// synopsys translate_off
defparam \inst|inst1|Add5~20 .lut_mask = 16'h0F55;
defparam \inst|inst1|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \inst|inst1|Add5~22 (
// Equation(s):
// \inst|inst1|Add5~22_combout  = \inst|inst1|Add5~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add5~21 ),
	.combout(\inst|inst1|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add5~22 .lut_mask = 16'hF0F0;
defparam \inst|inst1|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneii_lcell_comb \inst|inst1|Add6~1 (
// Equation(s):
// \inst|inst1|Add6~1_cout  = CARRY((!\inst|inst1|Add5~0_combout  & \inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst|inst1|Add5~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst1|Add6~1_cout ));
// synopsys translate_off
defparam \inst|inst1|Add6~1 .lut_mask = 16'h0044;
defparam \inst|inst1|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneii_lcell_comb \inst|inst1|Add6~2 (
// Equation(s):
// \inst|inst1|Add6~2_combout  = (\inst|inst1|Add5~2_combout  & ((\inst|inst1|Add6~1_cout ) # (GND))) # (!\inst|inst1|Add5~2_combout  & (!\inst|inst1|Add6~1_cout ))
// \inst|inst1|Add6~3  = CARRY((\inst|inst1|Add5~2_combout ) # (!\inst|inst1|Add6~1_cout ))

	.dataa(\inst|inst1|Add5~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~1_cout ),
	.combout(\inst|inst1|Add6~2_combout ),
	.cout(\inst|inst1|Add6~3 ));
// synopsys translate_off
defparam \inst|inst1|Add6~2 .lut_mask = 16'hA5AF;
defparam \inst|inst1|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneii_lcell_comb \inst|inst1|Add6~4 (
// Equation(s):
// \inst|inst1|Add6~4_combout  = (\inst|inst1|Add5~4_combout  & (!\inst|inst1|Add6~3  & VCC)) # (!\inst|inst1|Add5~4_combout  & (\inst|inst1|Add6~3  $ (GND)))
// \inst|inst1|Add6~5  = CARRY((!\inst|inst1|Add5~4_combout  & !\inst|inst1|Add6~3 ))

	.dataa(\inst|inst1|Add5~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~3 ),
	.combout(\inst|inst1|Add6~4_combout ),
	.cout(\inst|inst1|Add6~5 ));
// synopsys translate_off
defparam \inst|inst1|Add6~4 .lut_mask = 16'h5A05;
defparam \inst|inst1|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneii_lcell_comb \inst|inst1|Add6~12 (
// Equation(s):
// \inst|inst1|Add6~12_combout  = (\inst|inst1|Add5~12_combout  & (!\inst|inst1|Add6~11  & VCC)) # (!\inst|inst1|Add5~12_combout  & (\inst|inst1|Add6~11  $ (GND)))
// \inst|inst1|Add6~13  = CARRY((!\inst|inst1|Add5~12_combout  & !\inst|inst1|Add6~11 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~11 ),
	.combout(\inst|inst1|Add6~12_combout ),
	.cout(\inst|inst1|Add6~13 ));
// synopsys translate_off
defparam \inst|inst1|Add6~12 .lut_mask = 16'h3C03;
defparam \inst|inst1|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneii_lcell_comb \inst|inst1|Add6~14 (
// Equation(s):
// \inst|inst1|Add6~14_combout  = (\inst|inst1|Add5~14_combout  & (!\inst|inst1|Add6~13 )) # (!\inst|inst1|Add5~14_combout  & (\inst|inst1|Add6~13  & VCC))
// \inst|inst1|Add6~15  = CARRY((\inst|inst1|Add5~14_combout  & !\inst|inst1|Add6~13 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~13 ),
	.combout(\inst|inst1|Add6~14_combout ),
	.cout(\inst|inst1|Add6~15 ));
// synopsys translate_off
defparam \inst|inst1|Add6~14 .lut_mask = 16'h3C0C;
defparam \inst|inst1|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \inst|inst1|Add6~18 (
// Equation(s):
// \inst|inst1|Add6~18_combout  = (\inst|inst1|Add5~18_combout  & (!\inst|inst1|Add6~17 )) # (!\inst|inst1|Add5~18_combout  & (\inst|inst1|Add6~17  & VCC))
// \inst|inst1|Add6~19  = CARRY((\inst|inst1|Add5~18_combout  & !\inst|inst1|Add6~17 ))

	.dataa(\inst|inst1|Add5~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~17 ),
	.combout(\inst|inst1|Add6~18_combout ),
	.cout(\inst|inst1|Add6~19 ));
// synopsys translate_off
defparam \inst|inst1|Add6~18 .lut_mask = 16'h5A0A;
defparam \inst|inst1|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \inst|inst1|Add6~20 (
// Equation(s):
// \inst|inst1|Add6~20_combout  = (\inst|inst1|Add5~20_combout  & (\inst|inst1|Add6~19  $ (GND))) # (!\inst|inst1|Add5~20_combout  & ((GND) # (!\inst|inst1|Add6~19 )))
// \inst|inst1|Add6~21  = CARRY((!\inst|inst1|Add6~19 ) # (!\inst|inst1|Add5~20_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~19 ),
	.combout(\inst|inst1|Add6~20_combout ),
	.cout(\inst|inst1|Add6~21 ));
// synopsys translate_off
defparam \inst|inst1|Add6~20 .lut_mask = 16'hC33F;
defparam \inst|inst1|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneii_lcell_comb \inst|inst1|Add6~22 (
// Equation(s):
// \inst|inst1|Add6~22_combout  = (\inst|inst1|Add5~22_combout  & ((\inst|inst1|Add6~21 ) # (GND))) # (!\inst|inst1|Add5~22_combout  & (!\inst|inst1|Add6~21 ))
// \inst|inst1|Add6~23  = CARRY((\inst|inst1|Add5~22_combout ) # (!\inst|inst1|Add6~21 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~21 ),
	.combout(\inst|inst1|Add6~22_combout ),
	.cout(\inst|inst1|Add6~23 ));
// synopsys translate_off
defparam \inst|inst1|Add6~22 .lut_mask = 16'hC3CF;
defparam \inst|inst1|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneii_lcell_comb \inst|inst1|Add6~24 (
// Equation(s):
// \inst|inst1|Add6~24_combout  = (\inst|inst1|Add6~23  & (((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )))) # (!\inst|inst1|Add6~23  & ((((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )))))
// \inst|inst1|Add6~25  = CARRY((!\inst|inst1|Add6~23  & ((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst|inst1|LSPflag~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~23 ),
	.combout(\inst|inst1|Add6~24_combout ),
	.cout(\inst|inst1|Add6~25 ));
// synopsys translate_off
defparam \inst|inst1|Add6~24 .lut_mask = 16'hD20D;
defparam \inst|inst1|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \inst|inst1|Add6~26 (
// Equation(s):
// \inst|inst1|Add6~26_combout  = \inst|inst1|Add6~25  $ (((\inst|inst1|LSPflag~0_combout ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout )))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst|inst1|LSPflag~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add6~25 ),
	.combout(\inst|inst1|Add6~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add6~26 .lut_mask = 16'h2D2D;
defparam \inst|inst1|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \inst|inst1|LessThan15~0 (
// Equation(s):
// \inst|inst1|LessThan15~0_combout  = ((\inst|inst1|Add6~2_combout ) # (!\inst_gen|xcolumn[0]~_Duplicate_2_regout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout )

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(\inst|inst1|Add6~2_combout ),
	.datad(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan15~0 .lut_mask = 16'hF5FF;
defparam \inst|inst1|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \inst|inst1|LessThan15~2 (
// Equation(s):
// \inst|inst1|LessThan15~2_cout  = CARRY(\inst|inst1|LessThan15~0_combout )

	.dataa(vcc),
	.datab(\inst|inst1|LessThan15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst1|LessThan15~2_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~2 .lut_mask = 16'h00CC;
defparam \inst|inst1|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \inst|inst1|LessThan15~4 (
// Equation(s):
// \inst|inst1|LessThan15~4_cout  = CARRY((\inst_gen|yrow [0] & ((!\inst|inst1|LessThan15~2_cout ) # (!\inst|inst1|Add6~4_combout ))) # (!\inst_gen|yrow [0] & (!\inst|inst1|Add6~4_combout  & !\inst|inst1|LessThan15~2_cout )))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst|inst1|Add6~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~2_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~4_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~4 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \inst|inst1|LessThan15~6 (
// Equation(s):
// \inst|inst1|LessThan15~6_cout  = CARRY((\inst|inst1|Add6~6_combout  & ((!\inst|inst1|LessThan15~4_cout ) # (!\inst_gen|yrow [1]))) # (!\inst|inst1|Add6~6_combout  & (!\inst_gen|yrow [1] & !\inst|inst1|LessThan15~4_cout )))

	.dataa(\inst|inst1|Add6~6_combout ),
	.datab(\inst_gen|yrow [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~4_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~6_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~6 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \inst|inst1|LessThan15~8 (
// Equation(s):
// \inst|inst1|LessThan15~8_cout  = CARRY((\inst|inst1|Add6~8_combout  & (\inst_gen|yrow [2] & !\inst|inst1|LessThan15~6_cout )) # (!\inst|inst1|Add6~8_combout  & ((\inst_gen|yrow [2]) # (!\inst|inst1|LessThan15~6_cout ))))

	.dataa(\inst|inst1|Add6~8_combout ),
	.datab(\inst_gen|yrow [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~6_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~8_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~8 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \inst|inst1|LessThan15~10 (
// Equation(s):
// \inst|inst1|LessThan15~10_cout  = CARRY((\inst|inst1|Add6~10_combout  & ((!\inst|inst1|LessThan15~8_cout ) # (!\inst_gen|yrow [3]))) # (!\inst|inst1|Add6~10_combout  & (!\inst_gen|yrow [3] & !\inst|inst1|LessThan15~8_cout )))

	.dataa(\inst|inst1|Add6~10_combout ),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~8_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~10_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~10 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \inst|inst1|LessThan15~12 (
// Equation(s):
// \inst|inst1|LessThan15~12_cout  = CARRY((\inst_gen|yrow [4] & ((!\inst|inst1|LessThan15~10_cout ) # (!\inst|inst1|Add6~12_combout ))) # (!\inst_gen|yrow [4] & (!\inst|inst1|Add6~12_combout  & !\inst|inst1|LessThan15~10_cout )))

	.dataa(\inst_gen|yrow [4]),
	.datab(\inst|inst1|Add6~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~10_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~12_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~12 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \inst|inst1|LessThan15~14 (
// Equation(s):
// \inst|inst1|LessThan15~14_cout  = CARRY((\inst_gen|yrow [5] & (\inst|inst1|Add6~14_combout  & !\inst|inst1|LessThan15~12_cout )) # (!\inst_gen|yrow [5] & ((\inst|inst1|Add6~14_combout ) # (!\inst|inst1|LessThan15~12_cout ))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst|inst1|Add6~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~12_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~14_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~14 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \inst|inst1|LessThan15~16 (
// Equation(s):
// \inst|inst1|LessThan15~16_cout  = CARRY((\inst|inst1|Add6~16_combout  & (\inst_gen|yrow [6] & !\inst|inst1|LessThan15~14_cout )) # (!\inst|inst1|Add6~16_combout  & ((\inst_gen|yrow [6]) # (!\inst|inst1|LessThan15~14_cout ))))

	.dataa(\inst|inst1|Add6~16_combout ),
	.datab(\inst_gen|yrow [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~14_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~16_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~16 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \inst|inst1|LessThan15~18 (
// Equation(s):
// \inst|inst1|LessThan15~18_cout  = CARRY((\inst_gen|yrow [7] & (\inst|inst1|Add6~18_combout  & !\inst|inst1|LessThan15~16_cout )) # (!\inst_gen|yrow [7] & ((\inst|inst1|Add6~18_combout ) # (!\inst|inst1|LessThan15~16_cout ))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst|inst1|Add6~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~16_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~18_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~18 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \inst|inst1|LessThan15~20 (
// Equation(s):
// \inst|inst1|LessThan15~20_cout  = CARRY((\inst_gen|yrow [8] & ((!\inst|inst1|LessThan15~18_cout ) # (!\inst|inst1|Add6~20_combout ))) # (!\inst_gen|yrow [8] & (!\inst|inst1|Add6~20_combout  & !\inst|inst1|LessThan15~18_cout )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst|inst1|Add6~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan15~18_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan15~20_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan15~20 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \inst|inst1|LessThan15~21 (
// Equation(s):
// \inst|inst1|LessThan15~21_combout  = (\inst_gen|yrow [9] & (!\inst|inst1|LessThan15~20_cout  & \inst|inst1|Add6~22_combout )) # (!\inst_gen|yrow [9] & ((\inst|inst1|Add6~22_combout ) # (!\inst|inst1|LessThan15~20_cout )))

	.dataa(vcc),
	.datab(\inst_gen|yrow [9]),
	.datac(vcc),
	.datad(\inst|inst1|Add6~22_combout ),
	.cin(\inst|inst1|LessThan15~20_cout ),
	.combout(\inst|inst1|LessThan15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan15~21 .lut_mask = 16'h3F03;
defparam \inst|inst1|LessThan15~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneii_lcell_comb \inst|inst1|LessThan15~23 (
// Equation(s):
// \inst|inst1|LessThan15~23_combout  = (!\inst|inst1|Add6~26_combout  & ((\inst|inst1|Add6~24_combout ) # (\inst|inst1|LessThan15~21_combout )))

	.dataa(vcc),
	.datab(\inst|inst1|Add6~26_combout ),
	.datac(\inst|inst1|Add6~24_combout ),
	.datad(\inst|inst1|LessThan15~21_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan15~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan15~23 .lut_mask = 16'h3330;
defparam \inst|inst1|LessThan15~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneii_lcell_comb \inst|inst1|VGA_B[6]~0 (
// Equation(s):
// \inst|inst1|VGA_B[6]~0_combout  = (\inst|inst1|RGB~1_combout  & (\inst|inst1|VGA_G[5]~0_combout  & !\inst|inst1|LessThan15~23_combout ))

	.dataa(\inst|inst1|RGB~1_combout ),
	.datab(\inst|inst1|VGA_G[5]~0_combout ),
	.datac(\inst|inst1|LessThan15~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|VGA_B[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_B[6]~0 .lut_mask = 16'h0808;
defparam \inst|inst1|VGA_B[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N1
cycloneii_lcell_ff \inst|inst3|VGA_B2[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_B[6]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_B2 [6]));

// Location: LCCOMB_X29_Y33_N16
cycloneii_lcell_comb \inst|inst4|Mux16~0 (
// Equation(s):
// \inst|inst4|Mux16~0_combout  = (\inst|inst3|MuxAddress [0] & (\inst|inst3|VGA_B2 [6] $ (((!\inst|inst3|MuxAddress [1] & \inst|inst3|VGA_B1 [7]))))) # (!\inst|inst3|MuxAddress [0] & ((\inst|inst3|VGA_B1 [7]) # ((!\inst|inst3|MuxAddress [1] & 
// \inst|inst3|VGA_B2 [6]))))

	.dataa(\inst|inst3|MuxAddress [0]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|VGA_B1 [7]),
	.datad(\inst|inst3|VGA_B2 [6]),
	.cin(gnd),
	.combout(\inst|inst4|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux16~0 .lut_mask = 16'hDB70;
defparam \inst|inst4|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N17
cycloneii_lcell_ff \inst2|VGA_B[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [9]));

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \inst|inst2|secondImage~0 (
// Equation(s):
// \inst|inst2|secondImage~0_combout  = \inst|inst2|secondImage~regout  $ (\inst|inst2|LessThan7~9_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst2|secondImage~regout ),
	.datad(\inst|inst2|LessThan7~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|secondImage~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|secondImage~0 .lut_mask = 16'h0FF0;
defparam \inst|inst2|secondImage~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N27
cycloneii_lcell_ff \inst|inst2|secondImage (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|secondImage~0_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|secondImage~regout ));

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \inst|inst2|Add2~0 (
// Equation(s):
// \inst|inst2|Add2~0_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & \inst_gen|xcolumn[6]~_Duplicate_2_regout )))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst2|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|Add2~0 .lut_mask = 16'h8000;
defparam \inst|inst2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneii_lcell_comb \inst|inst2|Add2~1 (
// Equation(s):
// \inst|inst2|Add2~1_combout  = \inst_gen|xcolumn[9]~_Duplicate_2_regout  $ (((\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & \inst_gen|xcolumn[6]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst2|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|Add2~1 .lut_mask = 16'h6AAA;
defparam \inst|inst2|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \inst|inst2|Add2~2 (
// Equation(s):
// \inst|inst2|Add2~2_combout  = \inst_gen|xcolumn[8]~_Duplicate_2_regout  $ (((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & \inst_gen|xcolumn[6]~_Duplicate_2_regout )))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst2|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|Add2~2 .lut_mask = 16'h3CCC;
defparam \inst|inst2|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \inst|inst2|LessThan6~1 (
// Equation(s):
// \inst|inst2|LessThan6~1_cout  = CARRY(\inst_gen|xcolumn[0]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst2|LessThan6~1_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~1 .lut_mask = 16'h00CC;
defparam \inst|inst2|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \inst|inst2|LessThan6~3 (
// Equation(s):
// \inst|inst2|LessThan6~3_cout  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|inst2|counter [1] & !\inst|inst2|LessThan6~1_cout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|inst2|counter [1]) # (!\inst|inst2|LessThan6~1_cout ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~1_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~3_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~3 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneii_lcell_comb \inst|inst2|LessThan6~5 (
// Equation(s):
// \inst|inst2|LessThan6~5_cout  = CARRY((\inst|inst2|counter [2] & (\inst_gen|xcolumn[2]~_Duplicate_2_regout  & !\inst|inst2|LessThan6~3_cout )) # (!\inst|inst2|counter [2] & ((\inst_gen|xcolumn[2]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan6~3_cout ))))

	.dataa(\inst|inst2|counter [2]),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~3_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~5_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~5 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \inst|inst2|LessThan6~7 (
// Equation(s):
// \inst|inst2|LessThan6~7_cout  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (\inst|inst2|counter [3] & !\inst|inst2|LessThan6~5_cout )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst|inst2|counter [3]) # (!\inst|inst2|LessThan6~5_cout ))))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~5_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~7_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~7 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneii_lcell_comb \inst|inst2|LessThan6~9 (
// Equation(s):
// \inst|inst2|LessThan6~9_cout  = CARRY((\inst|inst2|counter [4] & (\inst_gen|xcolumn[4]~_Duplicate_2_regout  & !\inst|inst2|LessThan6~7_cout )) # (!\inst|inst2|counter [4] & ((\inst_gen|xcolumn[4]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan6~7_cout ))))

	.dataa(\inst|inst2|counter [4]),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~7_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~9_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~9 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \inst|inst2|LessThan6~11 (
// Equation(s):
// \inst|inst2|LessThan6~11_cout  = CARRY((\inst|inst2|counter [5] & ((!\inst|inst2|LessThan6~9_cout ) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))) # (!\inst|inst2|counter [5] & (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|inst2|LessThan6~9_cout 
// )))

	.dataa(\inst|inst2|counter [5]),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~9_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~11_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~11 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneii_lcell_comb \inst|inst2|LessThan6~13 (
// Equation(s):
// \inst|inst2|LessThan6~13_cout  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (!\inst|inst2|counter [6] & !\inst|inst2|LessThan6~11_cout )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((!\inst|inst2|LessThan6~11_cout ) # (!\inst|inst2|counter 
// [6]))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~11_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~13_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~13 .lut_mask = 16'h0017;
defparam \inst|inst2|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \inst|inst2|LessThan6~15 (
// Equation(s):
// \inst|inst2|LessThan6~15_cout  = CARRY((\inst|inst|LSPflag~0_combout  & (\inst|inst2|counter [7] & !\inst|inst2|LessThan6~13_cout )) # (!\inst|inst|LSPflag~0_combout  & ((\inst|inst2|counter [7]) # (!\inst|inst2|LessThan6~13_cout ))))

	.dataa(\inst|inst|LSPflag~0_combout ),
	.datab(\inst|inst2|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~13_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~15_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~15 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \inst|inst2|LessThan6~17 (
// Equation(s):
// \inst|inst2|LessThan6~17_cout  = CARRY((\inst|inst2|counter [8] & (\inst|inst2|Add2~2_combout  & !\inst|inst2|LessThan6~15_cout )) # (!\inst|inst2|counter [8] & ((\inst|inst2|Add2~2_combout ) # (!\inst|inst2|LessThan6~15_cout ))))

	.dataa(\inst|inst2|counter [8]),
	.datab(\inst|inst2|Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~15_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~17_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~17 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \inst|inst2|LessThan6~19 (
// Equation(s):
// \inst|inst2|LessThan6~19_cout  = CARRY((\inst|inst2|counter [9] & ((!\inst|inst2|LessThan6~17_cout ) # (!\inst|inst2|Add2~1_combout ))) # (!\inst|inst2|counter [9] & (!\inst|inst2|Add2~1_combout  & !\inst|inst2|LessThan6~17_cout )))

	.dataa(\inst|inst2|counter [9]),
	.datab(\inst|inst2|Add2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan6~17_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan6~19_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan6~19 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan6~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \inst|inst2|LessThan6~20 (
// Equation(s):
// \inst|inst2|LessThan6~20_combout  = (\inst|inst2|counter [10] & (!\inst|inst2|LessThan6~19_cout  & \inst|inst2|Add2~0_combout )) # (!\inst|inst2|counter [10] & ((\inst|inst2|Add2~0_combout ) # (!\inst|inst2|LessThan6~19_cout )))

	.dataa(\inst|inst2|counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst2|Add2~0_combout ),
	.cin(\inst|inst2|LessThan6~19_cout ),
	.combout(\inst|inst2|LessThan6~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan6~20 .lut_mask = 16'h5F05;
defparam \inst|inst2|LessThan6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \inst|inst2|MuxAddress~2 (
// Equation(s):
// \inst|inst2|MuxAddress~2_combout  = (\inst|inst2|LessThan7~5_combout  & ((\inst|inst2|LessThan2~18_combout ) # (\inst|inst2|secondImage~regout  $ (\inst|inst2|LessThan6~20_combout ))))

	.dataa(\inst|inst2|LessThan7~5_combout ),
	.datab(\inst|inst2|secondImage~regout ),
	.datac(\inst|inst2|LessThan2~18_combout ),
	.datad(\inst|inst2|LessThan6~20_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress~2 .lut_mask = 16'hA2A8;
defparam \inst|inst2|MuxAddress~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \inst|inst2|MuxAddress~3 (
// Equation(s):
// \inst|inst2|MuxAddress~3_combout  = (!\inst|inst2|counter [31] & (!\inst|inst2|counter [30] & (\inst|inst2|LessThan3~20_combout  & \inst|inst2|MuxAddress~2_combout )))

	.dataa(\inst|inst2|counter [31]),
	.datab(\inst|inst2|counter [30]),
	.datac(\inst|inst2|LessThan3~20_combout ),
	.datad(\inst|inst2|MuxAddress~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress~3 .lut_mask = 16'h1000;
defparam \inst|inst2|MuxAddress~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \inst|inst2|Add0~2 (
// Equation(s):
// \inst|inst2|Add0~2_combout  = (\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst|inst2|Add0~1 )) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst|inst2|Add0~1 ) # (GND)))
// \inst|inst2|Add0~3  = CARRY((!\inst|inst2|Add0~1 ) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~1 ),
	.combout(\inst|inst2|Add0~2_combout ),
	.cout(\inst|inst2|Add0~3 ));
// synopsys translate_off
defparam \inst|inst2|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst|inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \inst|inst2|Add0~4 (
// Equation(s):
// \inst|inst2|Add0~4_combout  = (\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (\inst|inst2|Add0~3  $ (GND))) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|inst2|Add0~3  & VCC))
// \inst|inst2|Add0~5  = CARRY((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|inst2|Add0~3 ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~3 ),
	.combout(\inst|inst2|Add0~4_combout ),
	.cout(\inst|inst2|Add0~5 ));
// synopsys translate_off
defparam \inst|inst2|Add0~4 .lut_mask = 16'hC30C;
defparam \inst|inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \inst|inst2|Add0~8 (
// Equation(s):
// \inst|inst2|Add0~8_combout  = (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (\inst|inst2|Add0~7  $ (GND))) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst|inst2|Add0~7  & VCC))
// \inst|inst2|Add0~9  = CARRY((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst|inst2|Add0~7 ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~7 ),
	.combout(\inst|inst2|Add0~8_combout ),
	.cout(\inst|inst2|Add0~9 ));
// synopsys translate_off
defparam \inst|inst2|Add0~8 .lut_mask = 16'hC30C;
defparam \inst|inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \inst|inst2|Add0~10 (
// Equation(s):
// \inst|inst2|Add0~10_combout  = (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (!\inst|inst2|Add0~9 )) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & ((\inst|inst2|Add0~9 ) # (GND)))
// \inst|inst2|Add0~11  = CARRY((!\inst|inst2|Add0~9 ) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~9 ),
	.combout(\inst|inst2|Add0~10_combout ),
	.cout(\inst|inst2|Add0~11 ));
// synopsys translate_off
defparam \inst|inst2|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst|inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \inst|inst2|Add0~12 (
// Equation(s):
// \inst|inst2|Add0~12_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst|inst2|Add0~11  $ (GND))) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (!\inst|inst2|Add0~11  & VCC))
// \inst|inst2|Add0~13  = CARRY((\inst_gen|xcolumn[9]~_Duplicate_2_regout  & !\inst|inst2|Add0~11 ))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~11 ),
	.combout(\inst|inst2|Add0~12_combout ),
	.cout(\inst|inst2|Add0~13 ));
// synopsys translate_off
defparam \inst|inst2|Add0~12 .lut_mask = 16'hC30C;
defparam \inst|inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \inst|inst2|Add0~14 (
// Equation(s):
// \inst|inst2|Add0~14_combout  = \inst|inst2|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|Add0~13 ),
	.combout(\inst|inst2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|Add0~14 .lut_mask = 16'hF0F0;
defparam \inst|inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \inst|inst2|LessThan1~1 (
// Equation(s):
// \inst|inst2|LessThan1~1_cout  = CARRY(\inst_gen|xcolumn[0]~_Duplicate_2_regout )

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst2|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~1 .lut_mask = 16'h00AA;
defparam \inst|inst2|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \inst|inst2|LessThan1~3 (
// Equation(s):
// \inst|inst2|LessThan1~3_cout  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|inst2|counter [1] & !\inst|inst2|LessThan1~1_cout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|inst2|counter [1]) # (!\inst|inst2|LessThan1~1_cout ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~1_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~3 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneii_lcell_comb \inst|inst2|LessThan1~5 (
// Equation(s):
// \inst|inst2|LessThan1~5_cout  = CARRY((\inst|inst2|counter [2] & (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & !\inst|inst2|LessThan1~3_cout )) # (!\inst|inst2|counter [2] & ((!\inst|inst2|LessThan1~3_cout ) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout 
// ))))

	.dataa(\inst|inst2|counter [2]),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~3_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~5 .lut_mask = 16'h0017;
defparam \inst|inst2|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \inst|inst2|LessThan1~7 (
// Equation(s):
// \inst|inst2|LessThan1~7_cout  = CARRY((\inst|inst2|Add0~0_combout  & (\inst|inst2|counter [3] & !\inst|inst2|LessThan1~5_cout )) # (!\inst|inst2|Add0~0_combout  & ((\inst|inst2|counter [3]) # (!\inst|inst2|LessThan1~5_cout ))))

	.dataa(\inst|inst2|Add0~0_combout ),
	.datab(\inst|inst2|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~5_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \inst|inst2|LessThan1~9 (
// Equation(s):
// \inst|inst2|LessThan1~9_cout  = CARRY((\inst|inst2|counter [4] & (\inst|inst2|Add0~2_combout  & !\inst|inst2|LessThan1~7_cout )) # (!\inst|inst2|counter [4] & ((\inst|inst2|Add0~2_combout ) # (!\inst|inst2|LessThan1~7_cout ))))

	.dataa(\inst|inst2|counter [4]),
	.datab(\inst|inst2|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~7_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \inst|inst2|LessThan1~11 (
// Equation(s):
// \inst|inst2|LessThan1~11_cout  = CARRY((\inst|inst2|counter [5] & ((!\inst|inst2|LessThan1~9_cout ) # (!\inst|inst2|Add0~4_combout ))) # (!\inst|inst2|counter [5] & (!\inst|inst2|Add0~4_combout  & !\inst|inst2|LessThan1~9_cout )))

	.dataa(\inst|inst2|counter [5]),
	.datab(\inst|inst2|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~9_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \inst|inst2|LessThan1~13 (
// Equation(s):
// \inst|inst2|LessThan1~13_cout  = CARRY((\inst|inst2|Add0~6_combout  & ((!\inst|inst2|LessThan1~11_cout ) # (!\inst|inst2|counter [6]))) # (!\inst|inst2|Add0~6_combout  & (!\inst|inst2|counter [6] & !\inst|inst2|LessThan1~11_cout )))

	.dataa(\inst|inst2|Add0~6_combout ),
	.datab(\inst|inst2|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~11_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~13 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \inst|inst2|LessThan1~15 (
// Equation(s):
// \inst|inst2|LessThan1~15_cout  = CARRY((\inst|inst2|counter [7] & ((!\inst|inst2|LessThan1~13_cout ) # (!\inst|inst2|Add0~8_combout ))) # (!\inst|inst2|counter [7] & (!\inst|inst2|Add0~8_combout  & !\inst|inst2|LessThan1~13_cout )))

	.dataa(\inst|inst2|counter [7]),
	.datab(\inst|inst2|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~13_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~15 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \inst|inst2|LessThan1~17 (
// Equation(s):
// \inst|inst2|LessThan1~17_cout  = CARRY((\inst|inst2|counter [8] & (\inst|inst2|Add0~10_combout  & !\inst|inst2|LessThan1~15_cout )) # (!\inst|inst2|counter [8] & ((\inst|inst2|Add0~10_combout ) # (!\inst|inst2|LessThan1~15_cout ))))

	.dataa(\inst|inst2|counter [8]),
	.datab(\inst|inst2|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~15_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~17 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneii_lcell_comb \inst|inst2|LessThan1~19 (
// Equation(s):
// \inst|inst2|LessThan1~19_cout  = CARRY((\inst|inst2|counter [9] & ((!\inst|inst2|LessThan1~17_cout ) # (!\inst|inst2|Add0~12_combout ))) # (!\inst|inst2|counter [9] & (!\inst|inst2|Add0~12_combout  & !\inst|inst2|LessThan1~17_cout )))

	.dataa(\inst|inst2|counter [9]),
	.datab(\inst|inst2|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan1~17_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan1~19_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan1~19 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \inst|inst2|LessThan1~20 (
// Equation(s):
// \inst|inst2|LessThan1~20_combout  = (\inst|inst2|counter [10] & (!\inst|inst2|LessThan1~19_cout  & \inst|inst2|Add0~14_combout )) # (!\inst|inst2|counter [10] & ((\inst|inst2|Add0~14_combout ) # (!\inst|inst2|LessThan1~19_cout )))

	.dataa(\inst|inst2|counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst2|Add0~14_combout ),
	.cin(\inst|inst2|LessThan1~19_cout ),
	.combout(\inst|inst2|LessThan1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan1~20 .lut_mask = 16'h5F05;
defparam \inst|inst2|LessThan1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y27_N11
cycloneii_lcell_ff \inst|inst2|counter[5] (
	.clk(!\inst_gen|VGA_VS~clkctrl_outclk ),
	.datain(\inst|inst2|counter[5]~39_combout ),
	.sdata(gnd),
	.aclr(\inst4~0clkctrl_outclk ),
	.sclr(\inst|inst2|LessThan7~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|counter [5]));

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \inst|inst2|LessThan0~1 (
// Equation(s):
// \inst|inst2|LessThan0~1_cout  = CARRY(\inst_gen|xcolumn[0]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst2|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~1 .lut_mask = 16'h00CC;
defparam \inst|inst2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \inst|inst2|LessThan0~3 (
// Equation(s):
// \inst|inst2|LessThan0~3_cout  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|inst2|counter [1] & !\inst|inst2|LessThan0~1_cout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|inst2|counter [1]) # (!\inst|inst2|LessThan0~1_cout ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~1_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneii_lcell_comb \inst|inst2|LessThan0~5 (
// Equation(s):
// \inst|inst2|LessThan0~5_cout  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((!\inst|inst2|LessThan0~3_cout ) # (!\inst|inst2|counter [2]))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst|inst2|counter [2] & !\inst|inst2|LessThan0~3_cout 
// )))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~3_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \inst|inst2|LessThan0~7 (
// Equation(s):
// \inst|inst2|LessThan0~7_cout  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (\inst|inst2|counter [3] & !\inst|inst2|LessThan0~5_cout )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst|inst2|counter [3]) # (!\inst|inst2|LessThan0~5_cout ))))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~5_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \inst|inst2|LessThan0~9 (
// Equation(s):
// \inst|inst2|LessThan0~9_cout  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((!\inst|inst2|LessThan0~7_cout ) # (!\inst|inst2|counter [4]))) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst|inst2|counter [4] & !\inst|inst2|LessThan0~7_cout 
// )))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~7_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \inst|inst2|LessThan0~11 (
// Equation(s):
// \inst|inst2|LessThan0~11_cout  = CARRY((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (\inst|inst2|counter [5] & !\inst|inst2|LessThan0~9_cout )) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & ((\inst|inst2|counter [5]) # (!\inst|inst2|LessThan0~9_cout 
// ))))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datab(\inst|inst2|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~9_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \inst|inst2|LessThan0~13 (
// Equation(s):
// \inst|inst2|LessThan0~13_cout  = CARRY((\inst|inst2|counter [6] & (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & !\inst|inst2|LessThan0~11_cout )) # (!\inst|inst2|counter [6] & ((\inst_gen|xcolumn[6]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan0~11_cout 
// ))))

	.dataa(\inst|inst2|counter [6]),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~11_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \inst|inst2|LessThan0~15 (
// Equation(s):
// \inst|inst2|LessThan0~15_cout  = CARRY((\inst|inst2|counter [7] & ((!\inst|inst2|LessThan0~13_cout ) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout ))) # (!\inst|inst2|counter [7] & (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & 
// !\inst|inst2|LessThan0~13_cout )))

	.dataa(\inst|inst2|counter [7]),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~13_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst|inst2|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \inst|inst2|LessThan0~17 (
// Equation(s):
// \inst|inst2|LessThan0~17_cout  = CARRY((\inst|inst2|counter [8] & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & !\inst|inst2|LessThan0~15_cout )) # (!\inst|inst2|counter [8] & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # (!\inst|inst2|LessThan0~15_cout 
// ))))

	.dataa(\inst|inst2|counter [8]),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst2|LessThan0~15_cout ),
	.combout(),
	.cout(\inst|inst2|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst|inst2|LessThan0~17 .lut_mask = 16'h004D;
defparam \inst|inst2|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \inst|inst2|LessThan0~18 (
// Equation(s):
// \inst|inst2|LessThan0~18_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst|inst2|LessThan0~17_cout ) # (!\inst|inst2|counter [9]))) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst|inst2|LessThan0~17_cout  & !\inst|inst2|counter [9]))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst2|counter [9]),
	.cin(\inst|inst2|LessThan0~17_cout ),
	.combout(\inst|inst2|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|LessThan0~18 .lut_mask = 16'hA0FA;
defparam \inst|inst2|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \inst|inst2|MuxAddress[0]~9 (
// Equation(s):
// \inst|inst2|MuxAddress[0]~9_combout  = (\inst|inst2|counter [31]) # (((\inst|inst2|LessThan0~18_combout  & !\inst|inst2|counter [10])) # (!\inst|inst2|LessThan7~5_combout ))

	.dataa(\inst|inst2|counter [31]),
	.datab(\inst|inst2|LessThan0~18_combout ),
	.datac(\inst|inst2|counter [10]),
	.datad(\inst|inst2|LessThan7~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[0]~9 .lut_mask = 16'hAEFF;
defparam \inst|inst2|MuxAddress[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \inst|inst2|MuxAddress[0]~10 (
// Equation(s):
// \inst|inst2|MuxAddress[0]~10_combout  = (\inst|inst2|MuxAddress[0]~9_combout ) # ((!\inst|inst2|counter [31] & ((\inst|inst2|counter [30]) # (!\inst|inst2|LessThan1~20_combout ))))

	.dataa(\inst|inst2|counter [31]),
	.datab(\inst|inst2|counter [30]),
	.datac(\inst|inst2|LessThan1~20_combout ),
	.datad(\inst|inst2|MuxAddress[0]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[0]~10 .lut_mask = 16'hFF45;
defparam \inst|inst2|MuxAddress[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \inst|inst2|MuxAddress[0]~6 (
// Equation(s):
// \inst|inst2|MuxAddress[0]~6_combout  = (\inst|inst2|MuxAddress[0]~10_combout  & ((\inst|inst2|MuxAddress~3_combout ) # (\inst|inst2|MuxAddress[0]~5_combout  $ (\inst|inst2|secondImage~regout ))))

	.dataa(\inst|inst2|MuxAddress[0]~5_combout ),
	.datab(\inst|inst2|MuxAddress~3_combout ),
	.datac(\inst|inst2|MuxAddress[0]~10_combout ),
	.datad(\inst|inst2|secondImage~regout ),
	.cin(gnd),
	.combout(\inst|inst2|MuxAddress[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|MuxAddress[0]~6 .lut_mask = 16'hD0E0;
defparam \inst|inst2|MuxAddress[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N17
cycloneii_lcell_ff \inst|inst3|MuxAddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst2|MuxAddress[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|MuxAddress [0]));

// Location: LCCOMB_X29_Y33_N10
cycloneii_lcell_comb \inst|inst4|Mux17~0 (
// Equation(s):
// \inst|inst4|Mux17~0_combout  = (\inst|inst3|VGA_B2 [6] & ((\inst|inst3|MuxAddress [0]) # (!\inst|inst3|MuxAddress [1])))

	.dataa(vcc),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_B2 [6]),
	.cin(gnd),
	.combout(\inst|inst4|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux17~0 .lut_mask = 16'hF300;
defparam \inst|inst4|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N11
cycloneii_lcell_ff \inst2|VGA_B[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [8]));

// Location: LCCOMB_X34_Y27_N8
cycloneii_lcell_comb \inst|inst1|LSPflag~4 (
// Equation(s):
// \inst|inst1|LSPflag~4_combout  = ((!\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & !\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )) # (!\inst|inst1|LSPflag~2_combout )

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(vcc),
	.datac(\inst|inst1|LSPflag~2_combout ),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LSPflag~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LSPflag~4 .lut_mask = 16'h0F5F;
defparam \inst|inst1|LSPflag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneii_lcell_comb \inst|inst1|RGB~2 (
// Equation(s):
// \inst|inst1|RGB~2_combout  = \inst|inst1|LSPflag:romID[0]~0_combout  $ (((!\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & \inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))

	.dataa(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(vcc),
	.datac(\inst|inst1|LSPflag:romID[0]~0_combout ),
	.datad(\inst|inst1|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|RGB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|RGB~2 .lut_mask = 16'hA5F0;
defparam \inst|inst1|RGB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneii_lcell_comb \inst|inst1|VGA_B[0]~1 (
// Equation(s):
// \inst|inst1|VGA_B[0]~1_combout  = (!\inst|inst1|LSPflag~3_combout  & (!\inst|inst1|LSPflag~4_combout  & !\inst|inst1|RGB~2_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|LSPflag~3_combout ),
	.datac(\inst|inst1|LSPflag~4_combout ),
	.datad(\inst|inst1|RGB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_B[0]~1 .lut_mask = 16'h0003;
defparam \inst|inst1|VGA_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N3
cycloneii_lcell_ff \inst|inst3|VGA_B2[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_B[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_B2 [0]));

// Location: LCCOMB_X29_Y33_N12
cycloneii_lcell_comb \inst|inst4|Mux19~0 (
// Equation(s):
// \inst|inst4|Mux19~0_combout  = (\inst|inst3|VGA_B1 [4] & ((\inst|inst3|VGA_B2 [0] $ (!\inst|inst3|MuxAddress [1])) # (!\inst|inst3|MuxAddress [0]))) # (!\inst|inst3|VGA_B1 [4] & (\inst|inst3|VGA_B2 [0] & ((\inst|inst3|MuxAddress [0]) # 
// (!\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_B1 [4]),
	.datab(\inst|inst3|VGA_B2 [0]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|MuxAddress [1]),
	.cin(gnd),
	.combout(\inst|inst4|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux19~0 .lut_mask = 16'hCA6E;
defparam \inst|inst4|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N13
cycloneii_lcell_ff \inst2|VGA_B[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [6]));

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \inst|inst|Add5~1 (
// Equation(s):
// \inst|inst|Add5~1_cout  = CARRY((!\inst|inst|Add4~0_combout  & !\inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst|inst|Add4~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst|Add5~1_cout ));
// synopsys translate_off
defparam \inst|inst|Add5~1 .lut_mask = 16'h0011;
defparam \inst|inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \inst|inst|Add5~4 (
// Equation(s):
// \inst|inst|Add5~4_combout  = (\inst|inst|Add4~4_combout  & (!\inst|inst|Add5~3  & VCC)) # (!\inst|inst|Add4~4_combout  & (\inst|inst|Add5~3  $ (GND)))
// \inst|inst|Add5~5  = CARRY((!\inst|inst|Add4~4_combout  & !\inst|inst|Add5~3 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~3 ),
	.combout(\inst|inst|Add5~4_combout ),
	.cout(\inst|inst|Add5~5 ));
// synopsys translate_off
defparam \inst|inst|Add5~4 .lut_mask = 16'h3C03;
defparam \inst|inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneii_lcell_comb \inst|inst|Add5~6 (
// Equation(s):
// \inst|inst|Add5~6_combout  = (\inst|inst|Add4~6_combout  & ((\inst|inst|Add5~5 ) # (GND))) # (!\inst|inst|Add4~6_combout  & (!\inst|inst|Add5~5 ))
// \inst|inst|Add5~7  = CARRY((\inst|inst|Add4~6_combout ) # (!\inst|inst|Add5~5 ))

	.dataa(\inst|inst|Add4~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~5 ),
	.combout(\inst|inst|Add5~6_combout ),
	.cout(\inst|inst|Add5~7 ));
// synopsys translate_off
defparam \inst|inst|Add5~6 .lut_mask = 16'hA5AF;
defparam \inst|inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \inst|inst|Add5~14 (
// Equation(s):
// \inst|inst|Add5~14_combout  = (\inst|inst|Add4~14_combout  & (!\inst|inst|Add5~13 )) # (!\inst|inst|Add4~14_combout  & (\inst|inst|Add5~13  & VCC))
// \inst|inst|Add5~15  = CARRY((\inst|inst|Add4~14_combout  & !\inst|inst|Add5~13 ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~13 ),
	.combout(\inst|inst|Add5~14_combout ),
	.cout(\inst|inst|Add5~15 ));
// synopsys translate_off
defparam \inst|inst|Add5~14 .lut_mask = 16'h3C0C;
defparam \inst|inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneii_lcell_comb \inst|inst|Add5~16 (
// Equation(s):
// \inst|inst|Add5~16_combout  = (\inst|inst|Add4~16_combout  & (\inst|inst|Add5~15  $ (GND))) # (!\inst|inst|Add4~16_combout  & ((GND) # (!\inst|inst|Add5~15 )))
// \inst|inst|Add5~17  = CARRY((!\inst|inst|Add5~15 ) # (!\inst|inst|Add4~16_combout ))

	.dataa(\inst|inst|Add4~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~15 ),
	.combout(\inst|inst|Add5~16_combout ),
	.cout(\inst|inst|Add5~17 ));
// synopsys translate_off
defparam \inst|inst|Add5~16 .lut_mask = 16'hA55F;
defparam \inst|inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneii_lcell_comb \inst|inst|Add5~20 (
// Equation(s):
// \inst|inst|Add5~20_combout  = (\inst|inst|Add4~20_combout  & (\inst|inst|Add5~19  $ (GND))) # (!\inst|inst|Add4~20_combout  & ((GND) # (!\inst|inst|Add5~19 )))
// \inst|inst|Add5~21  = CARRY((!\inst|inst|Add5~19 ) # (!\inst|inst|Add4~20_combout ))

	.dataa(vcc),
	.datab(\inst|inst|Add4~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~19 ),
	.combout(\inst|inst|Add5~20_combout ),
	.cout(\inst|inst|Add5~21 ));
// synopsys translate_off
defparam \inst|inst|Add5~20 .lut_mask = 16'hC33F;
defparam \inst|inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneii_lcell_comb \inst|inst|Add5~22 (
// Equation(s):
// \inst|inst|Add5~22_combout  = \inst|inst|Add5~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add5~21 ),
	.combout(\inst|inst|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add5~22 .lut_mask = 16'hF0F0;
defparam \inst|inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \inst|inst|LessThan15~2 (
// Equation(s):
// \inst|inst|LessThan15~2_cout  = CARRY(\inst|inst|LessThan15~0_combout )

	.dataa(\inst|inst|LessThan15~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst|LessThan15~2_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~2 .lut_mask = 16'h00AA;
defparam \inst|inst|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \inst|inst|LessThan15~4 (
// Equation(s):
// \inst|inst|LessThan15~4_cout  = CARRY((\inst_gen|yrow [0] & ((!\inst|inst|LessThan15~2_cout ) # (!\inst|inst|Add5~4_combout ))) # (!\inst_gen|yrow [0] & (!\inst|inst|Add5~4_combout  & !\inst|inst|LessThan15~2_cout )))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst|inst|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~2_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~4_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~4 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \inst|inst|LessThan15~6 (
// Equation(s):
// \inst|inst|LessThan15~6_cout  = CARRY((\inst_gen|yrow [1] & (\inst|inst|Add5~6_combout  & !\inst|inst|LessThan15~4_cout )) # (!\inst_gen|yrow [1] & ((\inst|inst|Add5~6_combout ) # (!\inst|inst|LessThan15~4_cout ))))

	.dataa(\inst_gen|yrow [1]),
	.datab(\inst|inst|Add5~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~4_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~6_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~6 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \inst|inst|LessThan15~8 (
// Equation(s):
// \inst|inst|LessThan15~8_cout  = CARRY((\inst|inst|Add5~8_combout  & (\inst_gen|yrow [2] & !\inst|inst|LessThan15~6_cout )) # (!\inst|inst|Add5~8_combout  & ((\inst_gen|yrow [2]) # (!\inst|inst|LessThan15~6_cout ))))

	.dataa(\inst|inst|Add5~8_combout ),
	.datab(\inst_gen|yrow [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~6_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~8_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~8 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \inst|inst|LessThan15~10 (
// Equation(s):
// \inst|inst|LessThan15~10_cout  = CARRY((\inst|inst|Add5~10_combout  & ((!\inst|inst|LessThan15~8_cout ) # (!\inst_gen|yrow [3]))) # (!\inst|inst|Add5~10_combout  & (!\inst_gen|yrow [3] & !\inst|inst|LessThan15~8_cout )))

	.dataa(\inst|inst|Add5~10_combout ),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~8_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~10_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~10 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \inst|inst|LessThan15~12 (
// Equation(s):
// \inst|inst|LessThan15~12_cout  = CARRY((\inst|inst|Add5~12_combout  & (\inst_gen|yrow [4] & !\inst|inst|LessThan15~10_cout )) # (!\inst|inst|Add5~12_combout  & ((\inst_gen|yrow [4]) # (!\inst|inst|LessThan15~10_cout ))))

	.dataa(\inst|inst|Add5~12_combout ),
	.datab(\inst_gen|yrow [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~10_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~12_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~12 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \inst|inst|LessThan15~14 (
// Equation(s):
// \inst|inst|LessThan15~14_cout  = CARRY((\inst_gen|yrow [5] & (\inst|inst|Add5~14_combout  & !\inst|inst|LessThan15~12_cout )) # (!\inst_gen|yrow [5] & ((\inst|inst|Add5~14_combout ) # (!\inst|inst|LessThan15~12_cout ))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst|inst|Add5~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~12_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~14_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~14 .lut_mask = 16'h004D;
defparam \inst|inst|LessThan15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \inst|inst|LessThan15~16 (
// Equation(s):
// \inst|inst|LessThan15~16_cout  = CARRY((\inst_gen|yrow [6] & ((!\inst|inst|LessThan15~14_cout ) # (!\inst|inst|Add5~16_combout ))) # (!\inst_gen|yrow [6] & (!\inst|inst|Add5~16_combout  & !\inst|inst|LessThan15~14_cout )))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst|inst|Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~14_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~16_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~16 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \inst|inst|LessThan15~18 (
// Equation(s):
// \inst|inst|LessThan15~18_cout  = CARRY((\inst|inst|Add5~18_combout  & ((!\inst|inst|LessThan15~16_cout ) # (!\inst_gen|yrow [7]))) # (!\inst|inst|Add5~18_combout  & (!\inst_gen|yrow [7] & !\inst|inst|LessThan15~16_cout )))

	.dataa(\inst|inst|Add5~18_combout ),
	.datab(\inst_gen|yrow [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~16_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~18_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~18 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \inst|inst|LessThan15~20 (
// Equation(s):
// \inst|inst|LessThan15~20_cout  = CARRY((\inst_gen|yrow [8] & ((!\inst|inst|LessThan15~18_cout ) # (!\inst|inst|Add5~20_combout ))) # (!\inst_gen|yrow [8] & (!\inst|inst|Add5~20_combout  & !\inst|inst|LessThan15~18_cout )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst|inst|Add5~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|LessThan15~18_cout ),
	.combout(),
	.cout(\inst|inst|LessThan15~20_cout ));
// synopsys translate_off
defparam \inst|inst|LessThan15~20 .lut_mask = 16'h002B;
defparam \inst|inst|LessThan15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \inst|inst|LessThan15~21 (
// Equation(s):
// \inst|inst|LessThan15~21_combout  = (\inst_gen|yrow [9] & (!\inst|inst|LessThan15~20_cout  & !\inst|inst|Add5~22_combout )) # (!\inst_gen|yrow [9] & ((!\inst|inst|Add5~22_combout ) # (!\inst|inst|LessThan15~20_cout )))

	.dataa(\inst_gen|yrow [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst|Add5~22_combout ),
	.cin(\inst|inst|LessThan15~20_cout ),
	.combout(\inst|inst|LessThan15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LessThan15~21 .lut_mask = 16'h055F;
defparam \inst|inst|LessThan15~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \inst|inst|VGA_G[6]~1 (
// Equation(s):
// \inst|inst|VGA_G[6]~1_combout  = (\inst|inst|LessThan15~21_combout  & \inst|inst|Add5~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst|LessThan15~21_combout ),
	.datad(\inst|inst|Add5~22_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_G[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_G[6]~1 .lut_mask = 16'hF000;
defparam \inst|inst|VGA_G[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \inst|inst|Add3~22 (
// Equation(s):
// \inst|inst|Add3~22_combout  = \inst|inst|Add3~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst|Add3~21 ),
	.combout(\inst|inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|Add3~22 .lut_mask = 16'hF0F0;
defparam \inst|inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \inst|inst|VGA_G[6]~0 (
// Equation(s):
// \inst|inst|VGA_G[6]~0_combout  = (\inst|inst|LessThan14~22_combout  & \inst|inst|Add3~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst|LessThan14~22_combout ),
	.datad(\inst|inst|Add3~22_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_G[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_G[6]~0 .lut_mask = 16'hF000;
defparam \inst|inst|VGA_G[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \inst|inst|VGA_B[2]~4 (
// Equation(s):
// \inst|inst|VGA_B[2]~4_combout  = (\inst|inst|VGA_B[2]~2_combout  & ((\inst|inst|LessThan13~5_combout ) # ((\inst|inst|VGA_G[6]~1_combout  & !\inst|inst|VGA_G[6]~0_combout ))))

	.dataa(\inst|inst|LessThan13~5_combout ),
	.datab(\inst|inst|VGA_G[6]~1_combout ),
	.datac(\inst|inst|VGA_G[6]~0_combout ),
	.datad(\inst|inst|VGA_B[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_B[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_B[2]~4 .lut_mask = 16'hAE00;
defparam \inst|inst|VGA_B[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N5
cycloneii_lcell_ff \inst|inst3|VGA_B1[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst|VGA_B[2]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_B1 [2]));

// Location: LCCOMB_X29_Y33_N14
cycloneii_lcell_comb \inst|inst4|Mux20~0 (
// Equation(s):
// \inst|inst4|Mux20~0_combout  = (\inst|inst3|MuxAddress [0] & (\inst|inst3|VGA_B2 [0] $ (((!\inst|inst3|MuxAddress [1] & \inst|inst3|VGA_B1 [2]))))) # (!\inst|inst3|MuxAddress [0] & ((\inst|inst3|VGA_B1 [2]) # ((!\inst|inst3|MuxAddress [1] & 
// \inst|inst3|VGA_B2 [0]))))

	.dataa(\inst|inst3|MuxAddress [0]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|VGA_B2 [0]),
	.datad(\inst|inst3|VGA_B1 [2]),
	.cin(gnd),
	.combout(\inst|inst4|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux20~0 .lut_mask = 16'hD7B0;
defparam \inst|inst4|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N15
cycloneii_lcell_ff \inst2|VGA_B[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [5]));

// Location: LCCOMB_X35_Y27_N2
cycloneii_lcell_comb \inst|inst1|Add0~2 (
// Equation(s):
// \inst|inst1|Add0~2_combout  = \inst_gen|xcolumn[7]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[8]~_Duplicate_2_regout )

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add0~2 .lut_mask = 16'h3C3C;
defparam \inst|inst1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneii_lcell_comb \inst|inst1|Add0~0 (
// Equation(s):
// \inst|inst1|Add0~0_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # (\inst_gen|xcolumn[7]~_Duplicate_2_regout )))

	.dataa(vcc),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|inst1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add0~0 .lut_mask = 16'hFC00;
defparam \inst|inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y26_N0
cycloneii_mac_mult \inst|inst1|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|inst1|Add0~0_combout ,\inst|inst1|Add0~1_combout ,\inst|inst1|Add0~2_combout ,\inst_gen|xcolumn[7]~_Duplicate_2_regout ,!\inst_gen|xcolumn[6]~_Duplicate_2_regout ,!\inst_gen|xcolumn[5]~_Duplicate_2_regout ,!\inst_gen|xcolumn[4]~_Duplicate_2_regout ,!
\inst_gen|xcolumn[3]~_Duplicate_2_regout ,!\inst_gen|xcolumn[2]~_Duplicate_2_regout ,!\inst_gen|xcolumn[1]~_Duplicate_2_regout ,!\inst_gen|xcolumn[0]~_Duplicate_2_regout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|inst1|Add0~0_combout ,\inst|inst1|Add0~1_combout ,\inst|inst1|Add0~2_combout ,\inst_gen|xcolumn[7]~_Duplicate_2_regout ,!\inst_gen|xcolumn[6]~_Duplicate_2_regout ,!\inst_gen|xcolumn[5]~_Duplicate_2_regout ,!\inst_gen|xcolumn[4]~_Duplicate_2_regout ,!
\inst_gen|xcolumn[3]~_Duplicate_2_regout ,!\inst_gen|xcolumn[2]~_Duplicate_2_regout ,!\inst_gen|xcolumn[1]~_Duplicate_2_regout ,!\inst_gen|xcolumn[0]~_Duplicate_2_regout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|inst1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|inst1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|inst1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|inst1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|inst1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneii_lcell_comb \inst|inst1|Add2~3 (
// Equation(s):
// \inst|inst1|Add2~3_cout  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst1|Add2~3_cout ));
// synopsys translate_off
defparam \inst|inst1|Add2~3 .lut_mask = 16'h0088;
defparam \inst|inst1|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneii_lcell_comb \inst|inst1|Add2~5 (
// Equation(s):
// \inst|inst1|Add2~5_cout  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3  & !\inst|inst1|Add2~3_cout )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// ((!\inst|inst1|Add2~3_cout ) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~3_cout ),
	.combout(),
	.cout(\inst|inst1|Add2~5_cout ));
// synopsys translate_off
defparam \inst|inst1|Add2~5 .lut_mask = 16'h0017;
defparam \inst|inst1|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneii_lcell_comb \inst|inst1|Add2~7 (
// Equation(s):
// \inst|inst1|Add2~7_cout  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4 ) # (!\inst|inst1|Add2~5_cout ))) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT4  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4  & !\inst|inst1|Add2~5_cout )))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~5_cout ),
	.combout(),
	.cout(\inst|inst1|Add2~7_cout ));
// synopsys translate_off
defparam \inst|inst1|Add2~7 .lut_mask = 16'h008E;
defparam \inst|inst1|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneii_lcell_comb \inst|inst1|Add2~9 (
// Equation(s):
// \inst|inst1|Add2~9_cout  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT5  & !\inst|inst1|Add2~7_cout )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5  & 
// ((!\inst|inst1|Add2~7_cout ) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~7_cout ),
	.combout(),
	.cout(\inst|inst1|Add2~9_cout ));
// synopsys translate_off
defparam \inst|inst1|Add2~9 .lut_mask = 16'h0017;
defparam \inst|inst1|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneii_lcell_comb \inst|inst1|Add2~12 (
// Equation(s):
// \inst|inst1|Add2~12_combout  = (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & (\inst|inst1|Add2~11  & VCC)) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|inst1|Add2~11 
// )))) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|inst1|Add2~11 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|inst1|Add2~11 ) # (GND)))))
// \inst|inst1|Add2~13  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7  & !\inst|inst1|Add2~11 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\inst|inst1|Add2~11 ) # 
// (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~11 ),
	.combout(\inst|inst1|Add2~12_combout ),
	.cout(\inst|inst1|Add2~13 ));
// synopsys translate_off
defparam \inst|inst1|Add2~12 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneii_lcell_comb \inst|inst1|Add2~14 (
// Equation(s):
// \inst|inst1|Add2~14_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\inst|inst1|Add2~13 )))) # (GND)
// \inst|inst1|Add2~15  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\inst|inst1|Add2~13 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT8  & !\inst|inst1|Add2~13 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~13 ),
	.combout(\inst|inst1|Add2~14_combout ),
	.cout(\inst|inst1|Add2~15 ));
// synopsys translate_off
defparam \inst|inst1|Add2~14 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneii_lcell_comb \inst|inst1|Add2~16 (
// Equation(s):
// \inst|inst1|Add2~16_combout  = (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & (\inst|inst1|Add2~15  & VCC)) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|inst1|Add2~15 
// )))) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|inst1|Add2~15 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|inst1|Add2~15 ) # (GND)))))
// \inst|inst1|Add2~17  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9  & !\inst|inst1|Add2~15 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\inst|inst1|Add2~15 ) # 
// (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~15 ),
	.combout(\inst|inst1|Add2~16_combout ),
	.cout(\inst|inst1|Add2~17 ));
// synopsys translate_off
defparam \inst|inst1|Add2~16 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneii_lcell_comb \inst|inst1|Add2~18 (
// Equation(s):
// \inst|inst1|Add2~18_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\inst|inst1|Add2~17 )))) # (GND)
// \inst|inst1|Add2~19  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\inst|inst1|Add2~17 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10  & 
// (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT10  & !\inst|inst1|Add2~17 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~17 ),
	.combout(\inst|inst1|Add2~18_combout ),
	.cout(\inst|inst1|Add2~19 ));
// synopsys translate_off
defparam \inst|inst1|Add2~18 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneii_lcell_comb \inst|inst1|Add2~20 (
// Equation(s):
// \inst|inst1|Add2~20_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & (\inst|inst1|Add2~19  & VCC)) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|inst1|Add2~19 
// )))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|inst1|Add2~19 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|inst1|Add2~19 ) # (GND)))))
// \inst|inst1|Add2~21  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & !\inst|inst1|Add2~19 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\inst|inst1|Add2~19 ) # 
// (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~19 ),
	.combout(\inst|inst1|Add2~20_combout ),
	.cout(\inst|inst1|Add2~21 ));
// synopsys translate_off
defparam \inst|inst1|Add2~20 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \inst|inst1|Add2~22 (
// Equation(s):
// \inst|inst1|Add2~22_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\inst|inst1|Add2~21 )))) # (GND)
// \inst|inst1|Add2~23  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\inst|inst1|Add2~21 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12  & 
// (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT12  & !\inst|inst1|Add2~21 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~21 ),
	.combout(\inst|inst1|Add2~22_combout ),
	.cout(\inst|inst1|Add2~23 ));
// synopsys translate_off
defparam \inst|inst1|Add2~22 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \inst|inst1|Add2~24 (
// Equation(s):
// \inst|inst1|Add2~24_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & (\inst|inst1|Add2~23  & VCC)) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|inst1|Add2~23 
// )))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|inst1|Add2~23 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|inst1|Add2~23 ) # (GND)))))
// \inst|inst1|Add2~25  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & !\inst|inst1|Add2~23 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13  & ((!\inst|inst1|Add2~23 ) # 
// (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~23 ),
	.combout(\inst|inst1|Add2~24_combout ),
	.cout(\inst|inst1|Add2~25 ));
// synopsys translate_off
defparam \inst|inst1|Add2~24 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneii_lcell_comb \inst|inst1|Add2~26 (
// Equation(s):
// \inst|inst1|Add2~26_combout  = ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14  $ (!\inst|inst1|Add2~25 )))) # (GND)
// \inst|inst1|Add2~27  = CARRY((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14 ) # (!\inst|inst1|Add2~25 ))) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT14  & 
// (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14  & !\inst|inst1|Add2~25 )))

	.dataa(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~25 ),
	.combout(\inst|inst1|Add2~26_combout ),
	.cout(\inst|inst1|Add2~27 ));
// synopsys translate_off
defparam \inst|inst1|Add2~26 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \inst|inst1|Add2~30 (
// Equation(s):
// \inst|inst1|Add2~30_combout  = ((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\inst|inst1|Add2~29 )))) # (GND)
// \inst|inst1|Add2~31  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\inst|inst1|Add2~29 ))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT16  & !\inst|inst1|Add2~29 )))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~29 ),
	.combout(\inst|inst1|Add2~30_combout ),
	.cout(\inst|inst1|Add2~31 ));
// synopsys translate_off
defparam \inst|inst1|Add2~30 .lut_mask = 16'h698E;
defparam \inst|inst1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \inst|inst1|Add2~32 (
// Equation(s):
// \inst|inst1|Add2~32_combout  = (\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & (\inst|inst1|Add2~31  & VCC)) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|inst1|Add2~31 
// )))) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|inst1|Add2~31 )) # (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|inst1|Add2~31 ) # (GND)))))
// \inst|inst1|Add2~33  = CARRY((\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & !\inst|inst1|Add2~31 )) # (!\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17  & ((!\inst|inst1|Add2~31 ) # 
// (!\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~31 ),
	.combout(\inst|inst1|Add2~32_combout ),
	.cout(\inst|inst1|Add2~33 ));
// synopsys translate_off
defparam \inst|inst1|Add2~32 .lut_mask = 16'h9617;
defparam \inst|inst1|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \inst|inst1|Add2~42 (
// Equation(s):
// \inst|inst1|Add2~42_combout  = \inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21  $ (\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\inst|inst1|Add2~41 ))

	.dataa(\inst|inst1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst|inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add2~41 ),
	.combout(\inst|inst1|Add2~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Add2~42 .lut_mask = 16'h6969;
defparam \inst|inst1|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneii_lcell_comb \inst|inst1|LessThan13~2 (
// Equation(s):
// \inst|inst1|LessThan13~2_combout  = (!\inst|inst1|Add2~10_combout  & (!\inst|inst1|Add2~12_combout  & (!\inst|inst1|Add2~14_combout  & !\inst|inst1|Add2~16_combout )))

	.dataa(\inst|inst1|Add2~10_combout ),
	.datab(\inst|inst1|Add2~12_combout ),
	.datac(\inst|inst1|Add2~14_combout ),
	.datad(\inst|inst1|Add2~16_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan13~2 .lut_mask = 16'h0001;
defparam \inst|inst1|LessThan13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneii_lcell_comb \inst|inst1|LessThan13~1 (
// Equation(s):
// \inst|inst1|LessThan13~1_combout  = ((!\inst|inst1|Add2~20_combout ) # (!\inst|inst1|Add2~24_combout )) # (!\inst|inst1|Add2~22_combout )

	.dataa(vcc),
	.datab(\inst|inst1|Add2~22_combout ),
	.datac(\inst|inst1|Add2~24_combout ),
	.datad(\inst|inst1|Add2~20_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan13~1 .lut_mask = 16'h3FFF;
defparam \inst|inst1|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneii_lcell_comb \inst|inst1|LessThan13~3 (
// Equation(s):
// \inst|inst1|LessThan13~3_combout  = (\inst|inst1|LessThan13~1_combout ) # ((\inst|inst1|LessThan13~2_combout  & !\inst|inst1|Add2~18_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|LessThan13~2_combout ),
	.datac(\inst|inst1|LessThan13~1_combout ),
	.datad(\inst|inst1|Add2~18_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan13~3 .lut_mask = 16'hF0FC;
defparam \inst|inst1|LessThan13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \inst|inst1|LessThan13~4 (
// Equation(s):
// \inst|inst1|LessThan13~4_combout  = (!\inst|inst1|Add2~28_combout  & (!\inst|inst1|Add2~30_combout  & (!\inst|inst1|Add2~26_combout  & !\inst|inst1|Add2~32_combout )))

	.dataa(\inst|inst1|Add2~28_combout ),
	.datab(\inst|inst1|Add2~30_combout ),
	.datac(\inst|inst1|Add2~26_combout ),
	.datad(\inst|inst1|Add2~32_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan13~4 .lut_mask = 16'h0001;
defparam \inst|inst1|LessThan13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneii_lcell_comb \inst|inst1|LessThan13~5 (
// Equation(s):
// \inst|inst1|LessThan13~5_combout  = (\inst|inst1|Add2~42_combout ) # ((\inst|inst1|LessThan13~0_combout  & (\inst|inst1|LessThan13~3_combout  & \inst|inst1|LessThan13~4_combout )))

	.dataa(\inst|inst1|LessThan13~0_combout ),
	.datab(\inst|inst1|Add2~42_combout ),
	.datac(\inst|inst1|LessThan13~3_combout ),
	.datad(\inst|inst1|LessThan13~4_combout ),
	.cin(gnd),
	.combout(\inst|inst1|LessThan13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan13~5 .lut_mask = 16'hECCC;
defparam \inst|inst1|LessThan13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneii_lcell_comb \inst|inst1|Add4~1 (
// Equation(s):
// \inst|inst1|Add4~1_cout  = CARRY((!\inst|inst1|Add5~0_combout  & \inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst|inst1|Add5~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst1|Add4~1_cout ));
// synopsys translate_off
defparam \inst|inst1|Add4~1 .lut_mask = 16'h0044;
defparam \inst|inst1|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneii_lcell_comb \inst|inst1|Add4~2 (
// Equation(s):
// \inst|inst1|Add4~2_combout  = (\inst|inst1|Add5~2_combout  & ((\inst|inst1|Add4~1_cout ) # (GND))) # (!\inst|inst1|Add5~2_combout  & (!\inst|inst1|Add4~1_cout ))
// \inst|inst1|Add4~3  = CARRY((\inst|inst1|Add5~2_combout ) # (!\inst|inst1|Add4~1_cout ))

	.dataa(\inst|inst1|Add5~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~1_cout ),
	.combout(\inst|inst1|Add4~2_combout ),
	.cout(\inst|inst1|Add4~3 ));
// synopsys translate_off
defparam \inst|inst1|Add4~2 .lut_mask = 16'hA5AF;
defparam \inst|inst1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneii_lcell_comb \inst|inst1|Add4~4 (
// Equation(s):
// \inst|inst1|Add4~4_combout  = (\inst|inst1|Add5~4_combout  & (!\inst|inst1|Add4~3  & VCC)) # (!\inst|inst1|Add5~4_combout  & (\inst|inst1|Add4~3  $ (GND)))
// \inst|inst1|Add4~5  = CARRY((!\inst|inst1|Add5~4_combout  & !\inst|inst1|Add4~3 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~3 ),
	.combout(\inst|inst1|Add4~4_combout ),
	.cout(\inst|inst1|Add4~5 ));
// synopsys translate_off
defparam \inst|inst1|Add4~4 .lut_mask = 16'h3C03;
defparam \inst|inst1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneii_lcell_comb \inst|inst1|Add4~6 (
// Equation(s):
// \inst|inst1|Add4~6_combout  = (\inst|inst1|Add5~6_combout  & (!\inst|inst1|Add4~5 )) # (!\inst|inst1|Add5~6_combout  & (\inst|inst1|Add4~5  & VCC))
// \inst|inst1|Add4~7  = CARRY((\inst|inst1|Add5~6_combout  & !\inst|inst1|Add4~5 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~5 ),
	.combout(\inst|inst1|Add4~6_combout ),
	.cout(\inst|inst1|Add4~7 ));
// synopsys translate_off
defparam \inst|inst1|Add4~6 .lut_mask = 16'h3C0C;
defparam \inst|inst1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneii_lcell_comb \inst|inst1|Add4~16 (
// Equation(s):
// \inst|inst1|Add4~16_combout  = (\inst|inst1|Add5~16_combout  & (!\inst|inst1|Add4~15  & VCC)) # (!\inst|inst1|Add5~16_combout  & (\inst|inst1|Add4~15  $ (GND)))
// \inst|inst1|Add4~17  = CARRY((!\inst|inst1|Add5~16_combout  & !\inst|inst1|Add4~15 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~15 ),
	.combout(\inst|inst1|Add4~16_combout ),
	.cout(\inst|inst1|Add4~17 ));
// synopsys translate_off
defparam \inst|inst1|Add4~16 .lut_mask = 16'h3C03;
defparam \inst|inst1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneii_lcell_comb \inst|inst1|Add4~20 (
// Equation(s):
// \inst|inst1|Add4~20_combout  = (\inst|inst1|Add5~20_combout  & (!\inst|inst1|Add4~19  & VCC)) # (!\inst|inst1|Add5~20_combout  & (\inst|inst1|Add4~19  $ (GND)))
// \inst|inst1|Add4~21  = CARRY((!\inst|inst1|Add5~20_combout  & !\inst|inst1|Add4~19 ))

	.dataa(\inst|inst1|Add5~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~19 ),
	.combout(\inst|inst1|Add4~20_combout ),
	.cout(\inst|inst1|Add4~21 ));
// synopsys translate_off
defparam \inst|inst1|Add4~20 .lut_mask = 16'h5A05;
defparam \inst|inst1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneii_lcell_comb \inst|inst1|LessThan14~1 (
// Equation(s):
// \inst|inst1|LessThan14~1_cout  = CARRY((!\inst_gen|xcolumn[0]~_Duplicate_2_regout  & !\inst_gen|yrow [1]))

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datab(\inst_gen|yrow [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst1|LessThan14~1_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~1 .lut_mask = 16'h0011;
defparam \inst|inst1|LessThan14~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneii_lcell_comb \inst|inst1|LessThan14~3 (
// Equation(s):
// \inst|inst1|LessThan14~3_cout  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|inst1|Add3~0_combout ) # (!\inst|inst1|LessThan14~1_cout ))) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|inst1|Add3~0_combout  & 
// !\inst|inst1|LessThan14~1_cout )))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|inst1|Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~1_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~3_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~3 .lut_mask = 16'h008E;
defparam \inst|inst1|LessThan14~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneii_lcell_comb \inst|inst1|LessThan14~5 (
// Equation(s):
// \inst|inst1|LessThan14~5_cout  = CARRY((\inst|inst1|Add3~2_combout  & (\inst|inst1|Add4~2_combout  & !\inst|inst1|LessThan14~3_cout )) # (!\inst|inst1|Add3~2_combout  & ((\inst|inst1|Add4~2_combout ) # (!\inst|inst1|LessThan14~3_cout ))))

	.dataa(\inst|inst1|Add3~2_combout ),
	.datab(\inst|inst1|Add4~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~3_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~5_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~5 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneii_lcell_comb \inst|inst1|LessThan14~7 (
// Equation(s):
// \inst|inst1|LessThan14~7_cout  = CARRY((\inst|inst1|Add3~4_combout  & ((!\inst|inst1|LessThan14~5_cout ) # (!\inst|inst1|Add4~4_combout ))) # (!\inst|inst1|Add3~4_combout  & (!\inst|inst1|Add4~4_combout  & !\inst|inst1|LessThan14~5_cout )))

	.dataa(\inst|inst1|Add3~4_combout ),
	.datab(\inst|inst1|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~5_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~7_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~7 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan14~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneii_lcell_comb \inst|inst1|LessThan14~9 (
// Equation(s):
// \inst|inst1|LessThan14~9_cout  = CARRY((\inst|inst1|Add3~6_combout  & (\inst|inst1|Add4~6_combout  & !\inst|inst1|LessThan14~7_cout )) # (!\inst|inst1|Add3~6_combout  & ((\inst|inst1|Add4~6_combout ) # (!\inst|inst1|LessThan14~7_cout ))))

	.dataa(\inst|inst1|Add3~6_combout ),
	.datab(\inst|inst1|Add4~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~7_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~9_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~9 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan14~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneii_lcell_comb \inst|inst1|LessThan14~11 (
// Equation(s):
// \inst|inst1|LessThan14~11_cout  = CARRY((\inst|inst1|Add4~8_combout  & (\inst|inst1|Add3~8_combout  & !\inst|inst1|LessThan14~9_cout )) # (!\inst|inst1|Add4~8_combout  & ((\inst|inst1|Add3~8_combout ) # (!\inst|inst1|LessThan14~9_cout ))))

	.dataa(\inst|inst1|Add4~8_combout ),
	.datab(\inst|inst1|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~9_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~11_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~11 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan14~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneii_lcell_comb \inst|inst1|LessThan14~13 (
// Equation(s):
// \inst|inst1|LessThan14~13_cout  = CARRY((\inst|inst1|Add4~10_combout  & ((!\inst|inst1|LessThan14~11_cout ) # (!\inst|inst1|Add3~10_combout ))) # (!\inst|inst1|Add4~10_combout  & (!\inst|inst1|Add3~10_combout  & !\inst|inst1|LessThan14~11_cout )))

	.dataa(\inst|inst1|Add4~10_combout ),
	.datab(\inst|inst1|Add3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~11_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~13_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~13 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan14~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneii_lcell_comb \inst|inst1|LessThan14~15 (
// Equation(s):
// \inst|inst1|LessThan14~15_cout  = CARRY((\inst|inst1|Add4~12_combout  & (\inst|inst1|Add3~12_combout  & !\inst|inst1|LessThan14~13_cout )) # (!\inst|inst1|Add4~12_combout  & ((\inst|inst1|Add3~12_combout ) # (!\inst|inst1|LessThan14~13_cout ))))

	.dataa(\inst|inst1|Add4~12_combout ),
	.datab(\inst|inst1|Add3~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~13_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~15_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~15 .lut_mask = 16'h004D;
defparam \inst|inst1|LessThan14~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneii_lcell_comb \inst|inst1|LessThan14~17 (
// Equation(s):
// \inst|inst1|LessThan14~17_cout  = CARRY((\inst|inst1|Add4~14_combout  & ((!\inst|inst1|LessThan14~15_cout ) # (!\inst|inst1|Add3~14_combout ))) # (!\inst|inst1|Add4~14_combout  & (!\inst|inst1|Add3~14_combout  & !\inst|inst1|LessThan14~15_cout )))

	.dataa(\inst|inst1|Add4~14_combout ),
	.datab(\inst|inst1|Add3~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~15_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~17_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~17 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneii_lcell_comb \inst|inst1|LessThan14~19 (
// Equation(s):
// \inst|inst1|LessThan14~19_cout  = CARRY((\inst|inst1|Add3~16_combout  & ((!\inst|inst1|LessThan14~17_cout ) # (!\inst|inst1|Add4~16_combout ))) # (!\inst|inst1|Add3~16_combout  & (!\inst|inst1|Add4~16_combout  & !\inst|inst1|LessThan14~17_cout )))

	.dataa(\inst|inst1|Add3~16_combout ),
	.datab(\inst|inst1|Add4~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~17_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~19_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~19 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan14~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneii_lcell_comb \inst|inst1|LessThan14~21 (
// Equation(s):
// \inst|inst1|LessThan14~21_cout  = CARRY((\inst|inst1|Add4~18_combout  & ((!\inst|inst1|LessThan14~19_cout ) # (!\inst|inst1|Add3~18_combout ))) # (!\inst|inst1|Add4~18_combout  & (!\inst|inst1|Add3~18_combout  & !\inst|inst1|LessThan14~19_cout )))

	.dataa(\inst|inst1|Add4~18_combout ),
	.datab(\inst|inst1|Add3~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|LessThan14~19_cout ),
	.combout(),
	.cout(\inst|inst1|LessThan14~21_cout ));
// synopsys translate_off
defparam \inst|inst1|LessThan14~21 .lut_mask = 16'h002B;
defparam \inst|inst1|LessThan14~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneii_lcell_comb \inst|inst1|LessThan14~22 (
// Equation(s):
// \inst|inst1|LessThan14~22_combout  = (\inst|inst1|Add4~20_combout  & ((\inst|inst1|LessThan14~21_cout ) # (!\inst|inst1|Add3~20_combout ))) # (!\inst|inst1|Add4~20_combout  & (\inst|inst1|LessThan14~21_cout  & !\inst|inst1|Add3~20_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|Add4~20_combout ),
	.datac(vcc),
	.datad(\inst|inst1|Add3~20_combout ),
	.cin(\inst|inst1|LessThan14~21_cout ),
	.combout(\inst|inst1|LessThan14~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|LessThan14~22 .lut_mask = 16'hC0FC;
defparam \inst|inst1|LessThan14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneii_lcell_comb \inst|inst1|Add4~22 (
// Equation(s):
// \inst|inst1|Add4~22_combout  = (\inst|inst1|Add5~22_combout  & ((\inst|inst1|Add4~21 ) # (GND))) # (!\inst|inst1|Add5~22_combout  & (!\inst|inst1|Add4~21 ))
// \inst|inst1|Add4~23  = CARRY((\inst|inst1|Add5~22_combout ) # (!\inst|inst1|Add4~21 ))

	.dataa(vcc),
	.datab(\inst|inst1|Add5~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst1|Add4~21 ),
	.combout(\inst|inst1|Add4~22_combout ),
	.cout(\inst|inst1|Add4~23 ));
// synopsys translate_off
defparam \inst|inst1|Add4~22 .lut_mask = 16'hC3CF;
defparam \inst|inst1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneii_lcell_comb \inst|inst1|RGB~3 (
// Equation(s):
// \inst|inst1|RGB~3_combout  = (!\inst|inst1|Add4~26_combout  & ((\inst|inst1|LessThan14~22_combout ) # ((\inst|inst1|Add4~22_combout ) # (\inst|inst1|Add4~24_combout ))))

	.dataa(\inst|inst1|Add4~26_combout ),
	.datab(\inst|inst1|LessThan14~22_combout ),
	.datac(\inst|inst1|Add4~22_combout ),
	.datad(\inst|inst1|Add4~24_combout ),
	.cin(gnd),
	.combout(\inst|inst1|RGB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|RGB~3 .lut_mask = 16'h5554;
defparam \inst|inst1|RGB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneii_lcell_comb \inst|inst1|VGA_B[2]~2 (
// Equation(s):
// \inst|inst1|VGA_B[2]~2_combout  = (\inst|inst1|LSPflag~4_combout  & (((\inst|inst1|LessThan13~5_combout ) # (\inst|inst1|RGB~3_combout )))) # (!\inst|inst1|LSPflag~4_combout  & (\inst|inst1|RGB~2_combout ))

	.dataa(\inst|inst1|RGB~2_combout ),
	.datab(\inst|inst1|LessThan13~5_combout ),
	.datac(\inst|inst1|LSPflag~4_combout ),
	.datad(\inst|inst1|RGB~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_B[2]~2 .lut_mask = 16'hFACA;
defparam \inst|inst1|VGA_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \inst|inst1|VGA_B[2]~3 (
// Equation(s):
// \inst|inst1|VGA_B[2]~3_combout  = (!\inst|inst1|LSPflag~3_combout  & (!\inst|inst1|VGA_B[2]~2_combout  & ((!\inst|inst1|LessThan15~23_combout ) # (!\inst|inst1|LSPflag~4_combout ))))

	.dataa(\inst|inst1|LSPflag~3_combout ),
	.datab(\inst|inst1|LSPflag~4_combout ),
	.datac(\inst|inst1|LessThan15~23_combout ),
	.datad(\inst|inst1|VGA_B[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_B[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_B[2]~3 .lut_mask = 16'h0015;
defparam \inst|inst1|VGA_B[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N21
cycloneii_lcell_ff \inst|inst3|VGA_B2[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_B[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_B2 [2]));

// Location: LCCOMB_X29_Y33_N24
cycloneii_lcell_comb \inst|inst4|Mux21~0 (
// Equation(s):
// \inst|inst4|Mux21~0_combout  = (\inst|inst3|VGA_B1 [2] & ((\inst|inst3|MuxAddress [1] $ (!\inst|inst3|VGA_B2 [2])) # (!\inst|inst3|MuxAddress [0]))) # (!\inst|inst3|VGA_B1 [2] & (\inst|inst3|VGA_B2 [2] & ((\inst|inst3|MuxAddress [0]) # 
// (!\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_B1 [2]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_B2 [2]),
	.cin(gnd),
	.combout(\inst|inst4|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux21~0 .lut_mask = 16'hDB2A;
defparam \inst|inst4|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N25
cycloneii_lcell_ff \inst2|VGA_B[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [4]));

// Location: LCCOMB_X18_Y33_N20
cycloneii_lcell_comb \inst|inst4|Mux22~0 (
// Equation(s):
// \inst|inst4|Mux22~0_combout  = (\inst|inst3|VGA_B2 [0] & ((\inst|inst3|MuxAddress [0]) # (!\inst|inst3|MuxAddress [1])))

	.dataa(vcc),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_B2 [0]),
	.cin(gnd),
	.combout(\inst|inst4|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux22~0 .lut_mask = 16'hF300;
defparam \inst|inst4|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y33_N27
cycloneii_lcell_ff \inst2|VGA_B[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|Mux22~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [3]));

// Location: LCFF_X18_Y33_N21
cycloneii_lcell_ff \inst2|VGA_B[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [2]));

// Location: LCFF_X18_Y33_N17
cycloneii_lcell_ff \inst2|VGA_B[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|Mux22~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [1]));

// Location: LCFF_X18_Y33_N3
cycloneii_lcell_ff \inst2|VGA_B[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|Mux22~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [0]));

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \inst|inst1|VGA_G[7]~1 (
// Equation(s):
// \inst|inst1|VGA_G[7]~1_combout  = (\inst|inst1|VGA_G[5]~0_combout  & ((\inst|inst1|LessThan13~5_combout ) # ((\inst|inst1|LessThan15~23_combout  & !\inst|inst1|RGB~3_combout ))))

	.dataa(\inst|inst1|LessThan15~23_combout ),
	.datab(\inst|inst1|RGB~3_combout ),
	.datac(\inst|inst1|LessThan13~5_combout ),
	.datad(\inst|inst1|VGA_G[5]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_G[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_G[7]~1 .lut_mask = 16'hF200;
defparam \inst|inst1|VGA_G[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N15
cycloneii_lcell_ff \inst|inst3|VGA_G2[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_G[7]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_G2 [7]));

// Location: LCCOMB_X29_Y33_N2
cycloneii_lcell_comb \inst|inst4|Mux8~0 (
// Equation(s):
// \inst|inst4|Mux8~0_combout  = (\inst|inst3|MuxAddress [0] & (\inst|inst3|VGA_G2 [7] $ (((!\inst|inst3|MuxAddress [1] & \inst|inst3|VGA_B1 [2]))))) # (!\inst|inst3|MuxAddress [0] & ((\inst|inst3|VGA_B1 [2]) # ((!\inst|inst3|MuxAddress [1] & 
// \inst|inst3|VGA_G2 [7]))))

	.dataa(\inst|inst3|MuxAddress [0]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|VGA_G2 [7]),
	.datad(\inst|inst3|VGA_B1 [2]),
	.cin(gnd),
	.combout(\inst|inst4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux8~0 .lut_mask = 16'hD7B0;
defparam \inst|inst4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N18
cycloneii_lcell_comb \inst2|VGA_G[9]~feeder (
// Equation(s):
// \inst2|VGA_G[9]~feeder_combout  = \inst|inst4|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux8~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N19
cycloneii_lcell_ff \inst2|VGA_G[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [9]));

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \inst|inst|VGA_G[6]~2 (
// Equation(s):
// \inst|inst|VGA_G[6]~2_combout  = (\inst|inst|VGA_B[2]~2_combout  & ((\inst|inst|LessThan13~5_combout ) # ((\inst|inst|VGA_G[6]~1_combout ) # (\inst|inst|VGA_G[6]~0_combout ))))

	.dataa(\inst|inst|LessThan13~5_combout ),
	.datab(\inst|inst|VGA_G[6]~1_combout ),
	.datac(\inst|inst|VGA_G[6]~0_combout ),
	.datad(\inst|inst|VGA_B[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_G[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_G[6]~2 .lut_mask = 16'hFE00;
defparam \inst|inst|VGA_G[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N7
cycloneii_lcell_ff \inst|inst3|VGA_G1[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst|VGA_G[6]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_G1 [6]));

// Location: LCCOMB_X29_Y33_N4
cycloneii_lcell_comb \inst|inst4|Mux9~0 (
// Equation(s):
// \inst|inst4|Mux9~0_combout  = (\inst|inst3|MuxAddress [0] & (\inst|inst3|VGA_G2 [5] $ (((!\inst|inst3|MuxAddress [1] & \inst|inst3|VGA_G1 [6]))))) # (!\inst|inst3|MuxAddress [0] & ((\inst|inst3|VGA_G1 [6]) # ((\inst|inst3|VGA_G2 [5] & 
// !\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_G2 [5]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_G1 [6]),
	.cin(gnd),
	.combout(\inst|inst4|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux9~0 .lut_mask = 16'h9FA2;
defparam \inst|inst4|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N5
cycloneii_lcell_ff \inst2|VGA_G[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [8]));

// Location: LCCOMB_X34_Y27_N24
cycloneii_lcell_comb \inst|inst1|VGA_G[5]~2 (
// Equation(s):
// \inst|inst1|VGA_G[5]~2_combout  = (\inst|inst1|VGA_G[5]~0_combout  & ((\inst|inst1|LessThan15~23_combout ) # (!\inst|inst1|RGB~1_combout )))

	.dataa(\inst|inst1|RGB~1_combout ),
	.datab(\inst|inst1|VGA_G[5]~0_combout ),
	.datac(\inst|inst1|LessThan15~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|VGA_G[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_G[5]~2 .lut_mask = 16'hC4C4;
defparam \inst|inst1|VGA_G[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N25
cycloneii_lcell_ff \inst|inst3|VGA_G2[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_G[5]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_G2 [5]));

// Location: LCCOMB_X29_Y33_N22
cycloneii_lcell_comb \inst|inst4|Mux10~0 (
// Equation(s):
// \inst|inst4|Mux10~0_combout  = (\inst|inst3|MuxAddress [0] & (\inst|inst3|VGA_G2 [5] $ (((!\inst|inst3|MuxAddress [1] & \inst|inst3|VGA_B1 [2]))))) # (!\inst|inst3|MuxAddress [0] & ((\inst|inst3|VGA_B1 [2]) # ((!\inst|inst3|MuxAddress [1] & 
// \inst|inst3|VGA_G2 [5]))))

	.dataa(\inst|inst3|MuxAddress [0]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|VGA_G2 [5]),
	.datad(\inst|inst3|VGA_B1 [2]),
	.cin(gnd),
	.combout(\inst|inst4|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux10~0 .lut_mask = 16'hD7B0;
defparam \inst|inst4|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N23
cycloneii_lcell_ff \inst2|VGA_G[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [7]));

// Location: LCCOMB_X34_Y27_N30
cycloneii_lcell_comb \inst|inst1|VGA_G[0]~3 (
// Equation(s):
// \inst|inst1|VGA_G[0]~3_combout  = (\inst|inst1|VGA_G[5]~0_combout  & ((\inst|inst1|LessThan13~5_combout ) # ((\inst|inst1|LessThan15~23_combout  & !\inst|inst1|RGB~3_combout ))))

	.dataa(\inst|inst1|LessThan15~23_combout ),
	.datab(\inst|inst1|RGB~3_combout ),
	.datac(\inst|inst1|LessThan13~5_combout ),
	.datad(\inst|inst1|VGA_G[5]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_G[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_G[0]~3 .lut_mask = 16'hF200;
defparam \inst|inst1|VGA_G[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneii_lcell_comb \inst|inst1|VGA_G[0]~4 (
// Equation(s):
// \inst|inst1|VGA_G[0]~4_combout  = (\inst|inst1|VGA_G[0]~3_combout ) # ((!\inst|inst1|RGB~2_combout  & (!\inst|inst1|LSPflag~4_combout  & !\inst|inst1|LSPflag~3_combout )))

	.dataa(\inst|inst1|RGB~2_combout ),
	.datab(\inst|inst1|VGA_G[0]~3_combout ),
	.datac(\inst|inst1|LSPflag~4_combout ),
	.datad(\inst|inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_G[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_G[0]~4 .lut_mask = 16'hCCCD;
defparam \inst|inst1|VGA_G[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N19
cycloneii_lcell_ff \inst|inst3|VGA_G2[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_G[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_G2 [0]));

// Location: LCCOMB_X29_Y33_N0
cycloneii_lcell_comb \inst|inst4|Mux11~0 (
// Equation(s):
// \inst|inst4|Mux11~0_combout  = (\inst|inst3|VGA_B1 [4] & ((\inst|inst3|MuxAddress [1] $ (!\inst|inst3|VGA_G2 [0])) # (!\inst|inst3|MuxAddress [0]))) # (!\inst|inst3|VGA_B1 [4] & (\inst|inst3|VGA_G2 [0] & ((\inst|inst3|MuxAddress [0]) # 
// (!\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_B1 [4]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_G2 [0]),
	.cin(gnd),
	.combout(\inst|inst4|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux11~0 .lut_mask = 16'hDB2A;
defparam \inst|inst4|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N1
cycloneii_lcell_ff \inst2|VGA_G[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [6]));

// Location: LCCOMB_X20_Y33_N28
cycloneii_lcell_comb \inst|inst4|Mux12~0 (
// Equation(s):
// \inst|inst4|Mux12~0_combout  = (\inst|inst3|VGA_G2 [0] & ((\inst|inst3|MuxAddress [0]) # (!\inst|inst3|MuxAddress [1])))

	.dataa(vcc),
	.datab(\inst|inst3|MuxAddress [0]),
	.datac(\inst|inst3|MuxAddress [1]),
	.datad(\inst|inst3|VGA_G2 [0]),
	.cin(gnd),
	.combout(\inst|inst4|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux12~0 .lut_mask = 16'hCF00;
defparam \inst|inst4|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N0
cycloneii_lcell_comb \inst2|VGA_G[5]~feeder (
// Equation(s):
// \inst2|VGA_G[5]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N1
cycloneii_lcell_ff \inst2|VGA_G[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [5]));

// Location: LCCOMB_X29_Y33_N26
cycloneii_lcell_comb \inst|inst4|Mux13~0 (
// Equation(s):
// \inst|inst4|Mux13~0_combout  = (\inst|inst3|VGA_B1 [2] & ((\inst|inst3|MuxAddress [1] $ (!\inst|inst3|VGA_G2 [0])) # (!\inst|inst3|MuxAddress [0]))) # (!\inst|inst3|VGA_B1 [2] & (\inst|inst3|VGA_G2 [0] & ((\inst|inst3|MuxAddress [0]) # 
// (!\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_B1 [2]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_G2 [0]),
	.cin(gnd),
	.combout(\inst|inst4|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux13~0 .lut_mask = 16'hDB2A;
defparam \inst|inst4|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N27
cycloneii_lcell_ff \inst2|VGA_G[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [4]));

// Location: LCCOMB_X29_Y33_N28
cycloneii_lcell_comb \inst2|VGA_G[3]~feeder (
// Equation(s):
// \inst2|VGA_G[3]~feeder_combout  = \inst|inst4|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N29
cycloneii_lcell_ff \inst2|VGA_G[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [3]));

// Location: LCCOMB_X20_Y33_N10
cycloneii_lcell_comb \inst2|VGA_G[2]~feeder (
// Equation(s):
// \inst2|VGA_G[2]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N11
cycloneii_lcell_ff \inst2|VGA_G[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [2]));

// Location: LCCOMB_X20_Y33_N4
cycloneii_lcell_comb \inst2|VGA_G[1]~feeder (
// Equation(s):
// \inst2|VGA_G[1]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N5
cycloneii_lcell_ff \inst2|VGA_G[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [1]));

// Location: LCCOMB_X20_Y33_N22
cycloneii_lcell_comb \inst2|VGA_G[0]~feeder (
// Equation(s):
// \inst2|VGA_G[0]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N23
cycloneii_lcell_ff \inst2|VGA_G[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [0]));

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \inst|inst|RGB~0 (
// Equation(s):
// \inst|inst|RGB~0_combout  = (\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & (((\inst|inst|LSPflag~2_combout  & !\inst|inst|LSPflag:romID[1]~combout )))) # 
// (!\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & (\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  $ (((\inst|inst|LSPflag~2_combout  & !\inst|inst|LSPflag:romID[1]~combout 
// )))))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\inst|inst|LSPflag~2_combout ),
	.datad(\inst|inst|LSPflag:romID[1]~combout ),
	.cin(gnd),
	.combout(\inst|inst|RGB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|RGB~0 .lut_mask = 16'h44B4;
defparam \inst|inst|RGB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneii_lcell_comb \inst|inst|VGA_R[7]~8 (
// Equation(s):
// \inst|inst|VGA_R[7]~8_combout  = (\inst|inst|Mux0~2_combout  & (!\inst|inst1|LSPflag~3_combout  & ((\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ) # 
// (\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\inst|inst|Mux0~2_combout ),
	.datac(\inst|inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\inst|inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_R[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_R[7]~8 .lut_mask = 16'h00C8;
defparam \inst|inst|VGA_R[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \inst|inst|VGA_R[7]~9 (
// Equation(s):
// \inst|inst|VGA_R[7]~9_combout  = (\inst|inst|VGA_R[7]~11_combout  & ((\inst|inst|VGA_B[2]~2_combout ) # ((\inst|inst|RGB~0_combout  & \inst|inst|VGA_R[7]~8_combout )))) # (!\inst|inst|VGA_R[7]~11_combout  & (\inst|inst|RGB~0_combout  & 
// (\inst|inst|VGA_R[7]~8_combout )))

	.dataa(\inst|inst|VGA_R[7]~11_combout ),
	.datab(\inst|inst|RGB~0_combout ),
	.datac(\inst|inst|VGA_R[7]~8_combout ),
	.datad(\inst|inst|VGA_B[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|VGA_R[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|VGA_R[7]~9 .lut_mask = 16'hEAC0;
defparam \inst|inst|VGA_R[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N25
cycloneii_lcell_ff \inst|inst3|VGA_R1[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst|VGA_R[7]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_R1 [7]));

// Location: LCCOMB_X29_Y33_N6
cycloneii_lcell_comb \inst|inst4|Mux0~0 (
// Equation(s):
// \inst|inst4|Mux0~0_combout  = (\inst|inst3|MuxAddress [0] & (\inst|inst3|VGA_R2 [6] $ (((!\inst|inst3|MuxAddress [1] & \inst|inst3|VGA_R1 [7]))))) # (!\inst|inst3|MuxAddress [0] & ((\inst|inst3|VGA_R1 [7]) # ((\inst|inst3|VGA_R2 [6] & 
// !\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_R2 [6]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_R1 [7]),
	.cin(gnd),
	.combout(\inst|inst4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux0~0 .lut_mask = 16'h9FA2;
defparam \inst|inst4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N7
cycloneii_lcell_ff \inst2|VGA_R[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [9]));

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \inst|inst1|VGA_R[6]~0 (
// Equation(s):
// \inst|inst1|VGA_R[6]~0_combout  = (\inst|inst1|VGA_G[0]~3_combout ) # ((\inst|inst1|RGB~2_combout  & (!\inst|inst1|LSPflag~4_combout  & !\inst|inst1|LSPflag~3_combout )))

	.dataa(\inst|inst1|RGB~2_combout ),
	.datab(\inst|inst1|VGA_G[0]~3_combout ),
	.datac(\inst|inst1|LSPflag~4_combout ),
	.datad(\inst|inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_R[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_R[6]~0 .lut_mask = 16'hCCCE;
defparam \inst|inst1|VGA_R[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N13
cycloneii_lcell_ff \inst|inst3|VGA_R2[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_R[6]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_R2 [6]));

// Location: LCCOMB_X29_Y33_N8
cycloneii_lcell_comb \inst|inst4|Mux1~0 (
// Equation(s):
// \inst|inst4|Mux1~0_combout  = (\inst|inst3|VGA_B1 [2] & ((\inst|inst3|MuxAddress [1] $ (!\inst|inst3|VGA_R2 [6])) # (!\inst|inst3|MuxAddress [0]))) # (!\inst|inst3|VGA_B1 [2] & (\inst|inst3|VGA_R2 [6] & ((\inst|inst3|MuxAddress [0]) # 
// (!\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_B1 [2]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_R2 [6]),
	.cin(gnd),
	.combout(\inst|inst4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux1~0 .lut_mask = 16'hDB2A;
defparam \inst|inst4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N9
cycloneii_lcell_ff \inst2|VGA_R[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [8]));

// Location: LCFF_X29_Y33_N3
cycloneii_lcell_ff \inst2|VGA_R[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [7]));

// Location: LCCOMB_X29_Y33_N20
cycloneii_lcell_comb \inst|inst4|Mux3~0 (
// Equation(s):
// \inst|inst4|Mux3~0_combout  = (\inst|inst3|VGA_R1 [4] & ((\inst|inst3|MuxAddress [1] $ (!\inst|inst3|VGA_G2 [0])) # (!\inst|inst3|MuxAddress [0]))) # (!\inst|inst3|VGA_R1 [4] & (\inst|inst3|VGA_G2 [0] & ((\inst|inst3|MuxAddress [0]) # 
// (!\inst|inst3|MuxAddress [1]))))

	.dataa(\inst|inst3|VGA_R1 [4]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|MuxAddress [0]),
	.datad(\inst|inst3|VGA_G2 [0]),
	.cin(gnd),
	.combout(\inst|inst4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux3~0 .lut_mask = 16'hDB2A;
defparam \inst|inst4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N21
cycloneii_lcell_ff \inst2|VGA_R[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [6]));

// Location: LCCOMB_X20_Y33_N24
cycloneii_lcell_comb \inst2|VGA_R[5]~feeder (
// Equation(s):
// \inst2|VGA_R[5]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N25
cycloneii_lcell_ff \inst2|VGA_R[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_R[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [5]));

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \inst|inst1|VGA_R[2]~1 (
// Equation(s):
// \inst|inst1|VGA_R[2]~1_combout  = (\inst|inst1|VGA_G[7]~1_combout ) # ((!\inst|inst1|LSPflag~4_combout  & !\inst|inst1|LSPflag~3_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|LSPflag~4_combout ),
	.datac(\inst|inst1|VGA_G[7]~1_combout ),
	.datad(\inst|inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|VGA_R[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|VGA_R[2]~1 .lut_mask = 16'hF0F3;
defparam \inst|inst1|VGA_R[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N23
cycloneii_lcell_ff \inst|inst3|VGA_R2[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst1|VGA_R[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|VGA_R2 [2]));

// Location: LCCOMB_X29_Y33_N30
cycloneii_lcell_comb \inst|inst4|Mux5~0 (
// Equation(s):
// \inst|inst4|Mux5~0_combout  = (\inst|inst3|VGA_R2 [2] & ((\inst|inst3|MuxAddress [0]) # (!\inst|inst3|MuxAddress [1])))

	.dataa(\inst|inst3|MuxAddress [0]),
	.datab(\inst|inst3|MuxAddress [1]),
	.datac(\inst|inst3|VGA_R2 [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|Mux5~0 .lut_mask = 16'hB0B0;
defparam \inst|inst4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N31
cycloneii_lcell_ff \inst2|VGA_R[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [4]));

// Location: LCCOMB_X20_Y33_N18
cycloneii_lcell_comb \inst2|VGA_R[3]~feeder (
// Equation(s):
// \inst2|VGA_R[3]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N19
cycloneii_lcell_ff \inst2|VGA_R[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_R[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [3]));

// Location: LCFF_X20_Y33_N29
cycloneii_lcell_ff \inst2|VGA_R[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|inst4|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [2]));

// Location: LCCOMB_X20_Y33_N6
cycloneii_lcell_comb \inst2|VGA_R[1]~feeder (
// Equation(s):
// \inst2|VGA_R[1]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N7
cycloneii_lcell_ff \inst2|VGA_R[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_R[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [1]));

// Location: LCCOMB_X20_Y33_N16
cycloneii_lcell_comb \inst2|VGA_R[0]~feeder (
// Equation(s):
// \inst2|VGA_R[0]~feeder_combout  = \inst|inst4|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y33_N17
cycloneii_lcell_ff \inst2|VGA_R[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_R[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst3|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [0]));

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(!\inst2|VGA_CLK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(!\inst2|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(!\inst2|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(!\inst2|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(!\inst2|VGA_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\inst2|VGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\inst2|VGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\inst2|VGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\inst2|VGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\inst2|VGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\inst2|VGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\inst2|VGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\inst2|VGA_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\inst2|VGA_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\inst2|VGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\inst2|VGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\inst2|VGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\inst2|VGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\inst2|VGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\inst2|VGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\inst2|VGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\inst2|VGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\inst2|VGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\inst2|VGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\inst2|VGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\inst2|VGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\inst2|VGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\inst2|VGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\inst2|VGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\inst2|VGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\inst2|VGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\inst2|VGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\inst2|VGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\inst2|VGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
