#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014a3b98b160 .scope module, "tb_pwm" "tb_pwm" 2 6;
 .timescale -9 -12;
v0000014a3ba49570_0 .var "cfg_valid", 0 0;
v0000014a3ba48a30_0 .var "clk", 0 0;
v0000014a3ba48cb0_0 .var "duty_cfg", 6 0;
v0000014a3ba48e90_0 .var "pow2_cfg", 1 0;
v0000014a3ba48d50_0 .var "pow5_cfg", 1 0;
v0000014a3ba48df0_0 .net "pwm_out", 0 0, v0000014a3ba49430_0;  1 drivers
v0000014a3ba491b0_0 .var "rst", 0 0;
S_0000014a3b9e4c20 .scope module, "dut" "pwm_ctrl" 2 17, 3 5 0, S_0000014a3b98b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /INPUT 7 "duty_cfg";
    .port_info 5 /INPUT 1 "cfg_valid";
    .port_info 6 /OUTPUT 1 "pwm_out";
L_0000014a3ba90088 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0000014a3ba49110_0 .net/2s *"_ivl_0", 31 0, L_0000014a3ba90088;  1 drivers
L_0000014a3ba900d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000014a3ba497f0_0 .net *"_ivl_7", 8 0, L_0000014a3ba900d0;  1 drivers
v0000014a3ba49610_0 .net "cfg_valid", 0 0, v0000014a3ba49570_0;  1 drivers
v0000014a3ba494d0_0 .net "clk", 0 0, v0000014a3ba48a30_0;  1 drivers
v0000014a3ba49070_0 .net "duty_cfg", 6 0, v0000014a3ba48cb0_0;  1 drivers
v0000014a3ba48990_0 .var "duty_reg", 6 0;
v0000014a3ba48b70_0 .net "pow2_cfg", 1 0, v0000014a3ba48e90_0;  1 drivers
v0000014a3ba48f30_0 .net "pow5_cfg", 1 0, v0000014a3ba48d50_0;  1 drivers
v0000014a3ba48fd0_0 .net "pwm_out", 0 0, v0000014a3ba49430_0;  alias, 1 drivers
v0000014a3ba48ad0_0 .net "rst", 0 0, v0000014a3ba491b0_0;  1 drivers
v0000014a3ba48c10_0 .net "tick", 0 0, v0000014a3b9d7e80_0;  1 drivers
L_0000014a3ba4a440 .part L_0000014a3ba90088, 0, 16;
L_0000014a3ba4b160 .concat [ 7 9 0 0], v0000014a3ba48990_0, L_0000014a3ba900d0;
S_0000014a3b9e4db0 .scope module, "freq_div" "freq_scale" 3 29, 4 6 0, S_0000014a3b9e4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /OUTPUT 1 "tick";
v0000014a3b9a34f0_0 .net "clk", 0 0, v0000014a3ba48a30_0;  alias, 1 drivers
v0000014a3b9a3710_0 .var/i "counter", 31 0;
v0000014a3b9f2490_0 .var/i "div_factor", 31 0;
v0000014a3b98b2f0_0 .net "pow2_cfg", 1 0, v0000014a3ba48e90_0;  alias, 1 drivers
v0000014a3b9d7d40_0 .net "pow5_cfg", 1 0, v0000014a3ba48d50_0;  alias, 1 drivers
v0000014a3b9d7de0_0 .net "rst", 0 0, v0000014a3ba491b0_0;  alias, 1 drivers
v0000014a3b9d7e80_0 .var "tick", 0 0;
E_0000014a3b9cd450 .event posedge, v0000014a3b9d7de0_0, v0000014a3b9a34f0_0;
E_0000014a3b9cd650 .event anyedge, v0000014a3b98b2f0_0, v0000014a3b9d7d40_0;
S_0000014a3b9d7f20 .scope module, "pwm_gen" "pwm" 3 38, 5 8 0, S_0000014a3b9e4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "period";
    .port_info 3 /INPUT 16 "duty";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_0000014a3b9cd890 .param/l "WIDTH" 0 5 9, +C4<00000000000000000000000000010000>;
v0000014a3b9d80b0_0 .net "clk", 0 0, v0000014a3ba48a30_0;  alias, 1 drivers
v0000014a3b9d8150_0 .var "cnt", 15 0;
v0000014a3ba492f0_0 .var "dir", 0 0;
v0000014a3ba49390_0 .net "duty", 15 0, L_0000014a3ba4b160;  1 drivers
v0000014a3ba49250_0 .net "period", 15 0, L_0000014a3ba4a440;  1 drivers
v0000014a3ba49430_0 .var "pwm_out", 0 0;
v0000014a3ba488f0_0 .net "rst", 0 0, v0000014a3ba491b0_0;  alias, 1 drivers
S_0000014a3b9e4a90 .scope module, "uart_rx" "uart_rx" 6 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "data_valid";
P_0000014a3b9c6240 .param/l "BAUD_DIV" 0 6 7, +C4<00000000000000000000000110110010>;
P_0000014a3b9c6278 .param/l "DATA" 1 6 19, +C4<00000000000000000000000000000010>;
P_0000014a3b9c62b0 .param/l "IDLE" 1 6 17, +C4<00000000000000000000000000000000>;
P_0000014a3b9c62e8 .param/l "START" 1 6 18, +C4<00000000000000000000000000000001>;
P_0000014a3b9c6320 .param/l "STOP" 1 6 20, +C4<00000000000000000000000000000011>;
v0000014a3ba496b0_0 .var "baud_cnt", 15 0;
v0000014a3ba49750_0 .var "bit_index", 3 0;
o0000014a3b9f8678 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a3ba4b200_0 .net "clk", 0 0, o0000014a3b9f8678;  0 drivers
v0000014a3ba4b660_0 .var "data_buf", 7 0;
v0000014a3ba49ae0_0 .var "data_out", 7 0;
v0000014a3ba4b3e0_0 .var "data_valid", 0 0;
o0000014a3b9f8738 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a3ba4b0c0_0 .net "rst", 0 0, o0000014a3b9f8738;  0 drivers
o0000014a3b9f8768 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a3ba4b700_0 .net "rx", 0 0, o0000014a3b9f8768;  0 drivers
v0000014a3ba4a260_0 .var "state", 1 0;
E_0000014a3b9ccf50 .event posedge, v0000014a3ba4b0c0_0, v0000014a3ba4b200_0;
    .scope S_0000014a3b9e4db0;
T_0 ;
    %wait E_0000014a3b9cd650;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0000014a3b98b2f0_0;
    %shiftl 4;
    %load/vec4 v0000014a3b9d7d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000014a3b9d7d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0000014a3b9d7d40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %pushi/vec4 25, 0, 32;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %pushi/vec4 125, 0, 32;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %mul;
    %store/vec4 v0000014a3b9f2490_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014a3b9e4db0;
T_1 ;
    %wait E_0000014a3b9cd450;
    %load/vec4 v0000014a3b9d7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a3b9a3710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3b9d7e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014a3b9a3710_0;
    %load/vec4 v0000014a3b9f2490_0;
    %muli 1000, 0, 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a3b9a3710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a3b9d7e80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000014a3b9a3710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000014a3b9a3710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3b9d7e80_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014a3b9d7f20;
T_2 ;
    %wait E_0000014a3b9cd450;
    %load/vec4 v0000014a3ba488f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a3b9d8150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3ba492f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000014a3ba492f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000014a3b9d8150_0;
    %load/vec4 v0000014a3ba49250_0;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a3ba492f0_0, 0;
    %load/vec4 v0000014a3b9d8150_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000014a3b9d8150_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000014a3b9d8150_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a3b9d8150_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000014a3b9d8150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3ba492f0_0, 0;
    %load/vec4 v0000014a3b9d8150_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a3b9d8150_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000014a3b9d8150_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000014a3b9d8150_0, 0;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014a3b9d7f20;
T_3 ;
    %wait E_0000014a3b9cd450;
    %load/vec4 v0000014a3ba488f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3ba49430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000014a3b9d8150_0;
    %load/vec4 v0000014a3ba49390_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0000014a3ba49430_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014a3b9e4c20;
T_4 ;
    %wait E_0000014a3b9cd450;
    %load/vec4 v0000014a3ba48ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000014a3ba48990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014a3ba49610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000014a3ba49070_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0000014a3ba49070_0;
    %assign/vec4 v0000014a3ba48990_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014a3b98b160;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3ba48a30_0, 0, 1;
T_5.0 ;
    %delay 10000, 0;
    %load/vec4 v0000014a3ba48a30_0;
    %inv;
    %store/vec4 v0000014a3ba48a30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000014a3b98b160;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014a3b98b160 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3ba491b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014a3ba48e90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014a3ba48d50_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014a3ba48cb0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3ba49570_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3ba491b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000014a3ba48cb0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3ba49570_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3ba49570_0, 0, 1;
    %delay 50000000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014a3ba48e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a3ba49570_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a3ba49570_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000014a3b9e4a90;
T_7 ;
    %wait E_0000014a3b9ccf50;
    %load/vec4 v0000014a3ba4b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a3ba4a260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a3ba49750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a3ba49ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a3ba4b660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3ba4b3e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a3ba4b3e0_0, 0;
    %load/vec4 v0000014a3ba4a260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0000014a3ba4b700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014a3ba4a260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000014a3ba496b0_0;
    %pad/u 32;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0000014a3ba4b700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014a3ba4a260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a3ba49750_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a3ba4a260_0, 0;
T_7.12 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000014a3ba496b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
T_7.10 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0000014a3ba496b0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
    %load/vec4 v0000014a3ba4b700_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000014a3ba49750_0;
    %assign/vec4/off/d v0000014a3ba4b660_0, 4, 5;
    %load/vec4 v0000014a3ba49750_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000014a3ba4a260_0, 0;
T_7.15 ;
    %load/vec4 v0000014a3ba49750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000014a3ba49750_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000014a3ba496b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
T_7.14 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000014a3ba496b0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
    %load/vec4 v0000014a3ba4b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0000014a3ba4b660_0;
    %assign/vec4 v0000014a3ba49ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a3ba4b3e0_0, 0;
T_7.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a3ba4a260_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0000014a3ba496b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a3ba496b0_0, 0;
T_7.18 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../tb/tb_pwm.v";
    "../rtl/pwm_ctrl.v";
    "../rtl/freq_scale.v";
    "../rtl/pwm.v";
    "../rtl/uart_rx.v";
