\hypertarget{structCMT__Type}{}\section{C\+M\+T\+\_\+\+Type Struct Reference}
\label{structCMT__Type}\index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_ad524e322f0e41a4ffa7c5fb78f097599}{C\+G\+H1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_abeb8346ceedb3fb02c02cb4c43a0c31d}{C\+G\+L1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_aa231bd31f31832203a910c65148d6939}{C\+G\+H2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_ad5ddf20a0c59f22da1def98165827ae6}{C\+G\+L2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_a6cde86fd27edc5afb37125c287441749}{OC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_ad5c3e74ab287959da1599060c679921d}{M\+SC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_aba5e9b2b5339e8d9a41aaedd54fbd21b}{C\+M\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_aabbd5d0c8076482098448e7edbde4cf3}{C\+M\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_a1baaa54d95afb3bf83179634f691a3f0}{C\+M\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_a66c3bacb73c9dd2584e77ba8414deb4a}{C\+M\+D4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_a1be46f15eb27794c060113a409fce3ac}{P\+PS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structCMT__Type_a691ca71ac3ecfde5c5f2c9ed46f96338}{D\+MA}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+MT -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+G\+H1@{C\+G\+H1}}
\index{C\+G\+H1@{C\+G\+H1}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+G\+H1}{CGH1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+G\+H1}\hypertarget{structCMT__Type_ad524e322f0e41a4ffa7c5fb78f097599}{}\label{structCMT__Type_ad524e322f0e41a4ffa7c5fb78f097599}
C\+MT Carrier Generator High Data Register 1, offset\+: 0x0 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+G\+H2@{C\+G\+H2}}
\index{C\+G\+H2@{C\+G\+H2}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+G\+H2}{CGH2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+G\+H2}\hypertarget{structCMT__Type_aa231bd31f31832203a910c65148d6939}{}\label{structCMT__Type_aa231bd31f31832203a910c65148d6939}
C\+MT Carrier Generator High Data Register 2, offset\+: 0x2 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+G\+L1@{C\+G\+L1}}
\index{C\+G\+L1@{C\+G\+L1}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+G\+L1}{CGL1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+G\+L1}\hypertarget{structCMT__Type_abeb8346ceedb3fb02c02cb4c43a0c31d}{}\label{structCMT__Type_abeb8346ceedb3fb02c02cb4c43a0c31d}
C\+MT Carrier Generator Low Data Register 1, offset\+: 0x1 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+G\+L2@{C\+G\+L2}}
\index{C\+G\+L2@{C\+G\+L2}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+G\+L2}{CGL2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+G\+L2}\hypertarget{structCMT__Type_ad5ddf20a0c59f22da1def98165827ae6}{}\label{structCMT__Type_ad5ddf20a0c59f22da1def98165827ae6}
C\+MT Carrier Generator Low Data Register 2, offset\+: 0x3 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+M\+D1@{C\+M\+D1}}
\index{C\+M\+D1@{C\+M\+D1}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+M\+D1}{CMD1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+M\+D1}\hypertarget{structCMT__Type_aba5e9b2b5339e8d9a41aaedd54fbd21b}{}\label{structCMT__Type_aba5e9b2b5339e8d9a41aaedd54fbd21b}
C\+MT Modulator Data Register Mark High, offset\+: 0x6 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+M\+D2@{C\+M\+D2}}
\index{C\+M\+D2@{C\+M\+D2}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+M\+D2}{CMD2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+M\+D2}\hypertarget{structCMT__Type_aabbd5d0c8076482098448e7edbde4cf3}{}\label{structCMT__Type_aabbd5d0c8076482098448e7edbde4cf3}
C\+MT Modulator Data Register Mark Low, offset\+: 0x7 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+M\+D3@{C\+M\+D3}}
\index{C\+M\+D3@{C\+M\+D3}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+M\+D3}{CMD3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+M\+D3}\hypertarget{structCMT__Type_a1baaa54d95afb3bf83179634f691a3f0}{}\label{structCMT__Type_a1baaa54d95afb3bf83179634f691a3f0}
C\+MT Modulator Data Register Space High, offset\+: 0x8 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!C\+M\+D4@{C\+M\+D4}}
\index{C\+M\+D4@{C\+M\+D4}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+M\+D4}{CMD4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+C\+M\+D4}\hypertarget{structCMT__Type_a66c3bacb73c9dd2584e77ba8414deb4a}{}\label{structCMT__Type_a66c3bacb73c9dd2584e77ba8414deb4a}
C\+MT Modulator Data Register Space Low, offset\+: 0x9 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+MA}{DMA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+D\+MA}\hypertarget{structCMT__Type_a691ca71ac3ecfde5c5f2c9ed46f96338}{}\label{structCMT__Type_a691ca71ac3ecfde5c5f2c9ed46f96338}
C\+MT Direct Memory Access Register, offset\+: 0xB \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!M\+SC@{M\+SC}}
\index{M\+SC@{M\+SC}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+SC}{MSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+M\+SC}\hypertarget{structCMT__Type_ad5c3e74ab287959da1599060c679921d}{}\label{structCMT__Type_ad5c3e74ab287959da1599060c679921d}
C\+MT Modulator Status and Control Register, offset\+: 0x5 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!OC@{OC}}
\index{OC@{OC}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{OC}{OC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+OC}\hypertarget{structCMT__Type_a6cde86fd27edc5afb37125c287441749}{}\label{structCMT__Type_a6cde86fd27edc5afb37125c287441749}
C\+MT Output Control Register, offset\+: 0x4 \index{C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}!P\+PS@{P\+PS}}
\index{P\+PS@{P\+PS}!C\+M\+T\+\_\+\+Type@{C\+M\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+PS}{PPS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+M\+T\+\_\+\+Type\+::\+P\+PS}\hypertarget{structCMT__Type_a1be46f15eb27794c060113a409fce3ac}{}\label{structCMT__Type_a1be46f15eb27794c060113a409fce3ac}
C\+MT Primary Prescaler Register, offset\+: 0xA 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
