0.6
2019.1
May 24 2019
15:06:07
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sim_1/new/top_tb.v,1711601515,verilog,,,,top_tb,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/ALUcu.v,1711599305,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/DFlipFlop.v,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/defines.v,ALUcu,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/DFlipFlop.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/DataMem.v,,DFlipFlop,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/DataMem.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/InstMem.v,,DataMem,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/Full_Adder.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/n_bit_RCA.v,,Full_Adder,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/InstMem.v,1711602484,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/Mux2x1.v,,InstMem,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/Mux2x1.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/TOP.v,,Mux2x1,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/TOP.v,1711603851,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/branch_control.v,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/defines.v,TOP,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/branch_control.v,1711599112,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/cu.v,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/defines.v,branch_control,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/cu.v,1711604098,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/mMuxes.v,,cu,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/defines.v,1602891949,verilog,,,,,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/mMuxes.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/nBitRegister.v,,mMuxes,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/nBitRegister.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/prv32_ALU.v,,nBitRegister,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/n_bit_RCA.v,1711575150,verilog,,,,n_bit_RCA,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/prv32_ALU.v,1711602137,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/regFile.v,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/defines.v,prv32_ALU,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/regFile.v,1711599652,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/rv32_ImmGen.v,,regFile,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/rv32_ImmGen.v,1711599217,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/sl1.v,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/defines.v,rv32_ImmGen,,,,,,,,
E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/sl1.v,1711600801,verilog,,E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sim_1/new/top_tb.v,,sl1,,,,,,,,
