// Seed: 1514408995
module module_0;
  logic id_1;
  ;
  assign module_2.id_4 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd94
) (
    _id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire _id_1;
  logic [7:0][-1 : ""] id_4;
  assign id_3 = id_2;
  assign id_4[-1] = -1 ? {1{id_2}} : id_4;
  wire id_5;
  assign id_3 = id_2 && -1;
  logic [id_1 : 1] id_6;
  ;
endmodule
module module_2 (
    input tri1 id_0
    , id_6,
    input uwire id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4
);
  always @(posedge 1) release id_6;
  module_0 modCall_1 ();
endmodule
