

================================================================
== Vitis HLS Report for 'LADDER3PT_1_Pipeline_VITIS_LOOP_267_1'
================================================================
* Date:           Tue May 20 14:37:59 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.234 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_267_1  |       24|       24|         3|          3|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1052|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    159|    -|
|Register         |        -|    -|     608|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     608|   1211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln267_fu_182_p2        |         +|   0|  0|  13|           4|           1|
    |temp_102_fu_267_p2         |       and|   0|  0|  64|          64|          64|
    |temp_103_fu_246_p2         |       and|   0|  0|  64|          64|          64|
    |temp_104_fu_288_p2         |       and|   0|  0|  64|          64|          64|
    |temp_fu_225_p2             |       and|   0|  0|  64|          64|          64|
    |icmp_ln267_fu_176_p2       |      icmp|   0|  0|  13|           4|           5|
    |sext_ln288_cast_fu_160_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln269_fu_221_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln270_fu_230_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln271_fu_236_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln272_fu_263_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln273_fu_272_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln274_fu_278_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln275_fu_242_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln276_fu_251_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln277_fu_257_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln278_fu_284_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln279_fu_293_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln280_fu_299_p2        |       xor|   0|  0|  64|          64|          64|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1052|        1033|        1032|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |R2_X_4_address0_local  |  14|          3|    3|          9|
    |R2_X_address0_local    |  14|          3|    3|          9|
    |R2_Z_4_address0_local  |  14|          3|    3|          9|
    |R2_Z_address0_local    |  14|          3|    3|          9|
    |R_X_address0_local     |  14|          3|    4|         12|
    |R_X_address1_local     |  14|          3|    4|         12|
    |R_Z_address0_local     |  14|          3|    4|         12|
    |R_Z_address1_local     |  14|          3|    4|         12|
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i     |   9|          2|    4|          8|
    |i_282_fu_48            |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 159|         34|   38|        106|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |R2_X_4_addr_reg_328      |   3|   0|    3|          0|
    |R2_X_4_load_reg_393      |  64|   0|   64|          0|
    |R2_X_addr_reg_323        |   3|   0|    3|          0|
    |R2_X_load_reg_369        |  64|   0|   64|          0|
    |R2_Z_4_addr_reg_338      |   3|   0|    3|          0|
    |R2_Z_4_load_reg_405      |  64|   0|   64|          0|
    |R2_Z_addr_reg_333        |   3|   0|    3|          0|
    |R2_Z_load_reg_399        |  64|   0|   64|          0|
    |R_X_addr_5_reg_353       |   3|   0|    4|          1|
    |R_X_addr_reg_343         |   3|   0|    4|          1|
    |R_X_load_4_reg_381       |  64|   0|   64|          0|
    |R_X_load_reg_363         |  64|   0|   64|          0|
    |R_Z_addr_10_reg_358      |   3|   0|    4|          1|
    |R_Z_addr_reg_348         |   3|   0|    4|          1|
    |R_Z_load_6_reg_387       |  64|   0|   64|          0|
    |R_Z_load_reg_375         |  64|   0|   64|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_282_fu_48              |   4|   0|    4|          0|
    |sext_ln288_cast_reg_312  |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 608|   0|  612|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_267_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_VITIS_LOOP_267_1|  return value|
|R2_X_address0    |  out|    3|   ap_memory|                                   R2_X|         array|
|R2_X_ce0         |  out|    1|   ap_memory|                                   R2_X|         array|
|R2_X_we0         |  out|    1|   ap_memory|                                   R2_X|         array|
|R2_X_d0          |  out|   64|   ap_memory|                                   R2_X|         array|
|R2_X_q0          |   in|   64|   ap_memory|                                   R2_X|         array|
|R2_X_4_address0  |  out|    3|   ap_memory|                                 R2_X_4|         array|
|R2_X_4_ce0       |  out|    1|   ap_memory|                                 R2_X_4|         array|
|R2_X_4_we0       |  out|    1|   ap_memory|                                 R2_X_4|         array|
|R2_X_4_d0        |  out|   64|   ap_memory|                                 R2_X_4|         array|
|R2_X_4_q0        |   in|   64|   ap_memory|                                 R2_X_4|         array|
|R2_Z_address0    |  out|    3|   ap_memory|                                   R2_Z|         array|
|R2_Z_ce0         |  out|    1|   ap_memory|                                   R2_Z|         array|
|R2_Z_we0         |  out|    1|   ap_memory|                                   R2_Z|         array|
|R2_Z_d0          |  out|   64|   ap_memory|                                   R2_Z|         array|
|R2_Z_q0          |   in|   64|   ap_memory|                                   R2_Z|         array|
|R2_Z_4_address0  |  out|    3|   ap_memory|                                 R2_Z_4|         array|
|R2_Z_4_ce0       |  out|    1|   ap_memory|                                 R2_Z_4|         array|
|R2_Z_4_we0       |  out|    1|   ap_memory|                                 R2_Z_4|         array|
|R2_Z_4_d0        |  out|   64|   ap_memory|                                 R2_Z_4|         array|
|R2_Z_4_q0        |   in|   64|   ap_memory|                                 R2_Z_4|         array|
|R_X_address0     |  out|    4|   ap_memory|                                    R_X|         array|
|R_X_ce0          |  out|    1|   ap_memory|                                    R_X|         array|
|R_X_we0          |  out|    1|   ap_memory|                                    R_X|         array|
|R_X_d0           |  out|   64|   ap_memory|                                    R_X|         array|
|R_X_q0           |   in|   64|   ap_memory|                                    R_X|         array|
|R_X_address1     |  out|    4|   ap_memory|                                    R_X|         array|
|R_X_ce1          |  out|    1|   ap_memory|                                    R_X|         array|
|R_X_we1          |  out|    1|   ap_memory|                                    R_X|         array|
|R_X_d1           |  out|   64|   ap_memory|                                    R_X|         array|
|R_X_q1           |   in|   64|   ap_memory|                                    R_X|         array|
|sext_ln288       |   in|    1|     ap_none|                             sext_ln288|        scalar|
|R_Z_address0     |  out|    4|   ap_memory|                                    R_Z|         array|
|R_Z_ce0          |  out|    1|   ap_memory|                                    R_Z|         array|
|R_Z_we0          |  out|    1|   ap_memory|                                    R_Z|         array|
|R_Z_d0           |  out|   64|   ap_memory|                                    R_Z|         array|
|R_Z_q0           |   in|   64|   ap_memory|                                    R_Z|         array|
|R_Z_address1     |  out|    4|   ap_memory|                                    R_Z|         array|
|R_Z_ce1          |  out|    1|   ap_memory|                                    R_Z|         array|
|R_Z_we1          |  out|    1|   ap_memory|                                    R_Z|         array|
|R_Z_d1           |  out|   64|   ap_memory|                                    R_Z|         array|
|R_Z_q1           |   in|   64|   ap_memory|                                    R_Z|         array|
+-----------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_282 = alloca i32 1" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 6 'alloca' 'i_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln288_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln288"   --->   Operation 7 'read' 'sext_ln288_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%sext_ln288_cast = select i1 %sext_ln288_read, i64 18446744073709551615, i64 0"   --->   Operation 8 'select' 'sext_ln288_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln265 = store i4 0, i4 %i_282" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 9 'store' 'store_ln265' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i143"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_282" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln267 = icmp_eq  i4 %i, i4 8" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 12 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln267 = add i4 %i, i4 1" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 13 'add' 'add_ln267' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.inc.i143.split, void %swap_points.25.exit.exitStub" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 14 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i4 %i" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 15 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i3 %trunc_ln269" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 16 'zext' 'zext_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%R2_X_addr = getelementptr i64 %R2_X, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 17 'getelementptr' 'R2_X_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%R2_X_4_addr = getelementptr i64 %R2_X_4, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 18 'getelementptr' 'R2_X_4_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%R2_Z_addr = getelementptr i64 %R2_Z, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 19 'getelementptr' 'R2_Z_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%R2_Z_4_addr = getelementptr i64 %R2_Z_4, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 20 'getelementptr' 'R2_Z_4_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 21 'getelementptr' 'R_X_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%R_X_load = load i4 %R_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 22 'load' 'R_X_load' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%R2_X_load = load i3 %R2_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 23 'load' 'R2_X_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 24 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 25 'load' 'R_Z_load' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln269" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 26 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i4 %zext_ln" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 27 'zext' 'zext_ln275' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%R_X_addr_5 = getelementptr i64 %R_X, i32 0, i32 %zext_ln275" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 28 'getelementptr' 'R_X_addr_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%R_X_load_4 = load i4 %R_X_addr_5" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 29 'load' 'R_X_load_4' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%R_Z_addr_10 = getelementptr i64 %R_Z, i32 0, i32 %zext_ln275" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 30 'getelementptr' 'R_Z_addr_10' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%R_Z_load_6 = load i4 %R_Z_addr_10" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 31 'load' 'R_Z_load_6' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%R2_X_4_load = load i3 %R2_X_4_addr" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 32 'load' 'R2_X_4_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%R2_Z_load = load i3 %R2_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 33 'load' 'R2_Z_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%R2_Z_4_load = load i3 %R2_Z_4_addr" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 34 'load' 'R2_Z_4_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln265 = store i4 %add_ln267, i4 %i_282" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 35 'store' 'store_ln265' <Predicate = (!icmp_ln267)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln267)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load = load i4 %R_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 36 'load' 'R_X_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_X_load = load i3 %R2_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 37 'load' 'R2_X_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 38 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load_4 = load i4 %R_X_addr_5" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 39 'load' 'R_X_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load_6 = load i4 %R_Z_addr_10" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 40 'load' 'R_Z_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_X_4_load = load i3 %R2_X_4_addr" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 41 'load' 'R2_X_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_Z_load = load i3 %R2_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 42 'load' 'R2_Z_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_Z_4_load = load i3 %R2_Z_4_addr" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 43 'load' 'R2_Z_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln265 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 44 'specpipeline' 'specpipeline_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln265 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 46 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln269 = xor i64 %R2_X_load, i64 %R_X_load" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 47 'xor' 'xor_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp = and i64 %xor_ln269, i64 %sext_ln288_cast" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 48 'and' 'temp' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln270 = xor i64 %R_X_load, i64 %temp" [src/ec_isogeny.c:270->src/ec_isogeny.c:324]   --->   Operation 49 'xor' 'xor_ln270' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln270 = store i64 %xor_ln270, i4 %R_X_addr" [src/ec_isogeny.c:270->src/ec_isogeny.c:324]   --->   Operation 50 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln271 = xor i64 %R2_X_load, i64 %temp" [src/ec_isogeny.c:271->src/ec_isogeny.c:324]   --->   Operation 51 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node temp_103)   --->   "%xor_ln275 = xor i64 %R2_X_4_load, i64 %R_X_load_4" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 52 'xor' 'xor_ln275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp_103 = and i64 %xor_ln275, i64 %sext_ln288_cast" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 53 'and' 'temp_103' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.99ns)   --->   "%xor_ln276 = xor i64 %R_X_load_4, i64 %temp_103" [src/ec_isogeny.c:276->src/ec_isogeny.c:324]   --->   Operation 54 'xor' 'xor_ln276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln276 = store i64 %xor_ln276, i4 %R_X_addr_5" [src/ec_isogeny.c:276->src/ec_isogeny.c:324]   --->   Operation 55 'store' 'store_ln276' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%xor_ln277 = xor i64 %R2_X_4_load, i64 %temp_103" [src/ec_isogeny.c:277->src/ec_isogeny.c:324]   --->   Operation 56 'xor' 'xor_ln277' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln271 = store i64 %xor_ln271, i3 %R2_X_addr" [src/ec_isogeny.c:271->src/ec_isogeny.c:324]   --->   Operation 57 'store' 'store_ln271' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln277 = store i64 %xor_ln277, i3 %R2_X_4_addr" [src/ec_isogeny.c:277->src/ec_isogeny.c:324]   --->   Operation 58 'store' 'store_ln277' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node temp_102)   --->   "%xor_ln272 = xor i64 %R2_Z_load, i64 %R_Z_load" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 59 'xor' 'xor_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp_102 = and i64 %xor_ln272, i64 %sext_ln288_cast" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 60 'and' 'temp_102' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%xor_ln273 = xor i64 %R_Z_load, i64 %temp_102" [src/ec_isogeny.c:273->src/ec_isogeny.c:324]   --->   Operation 61 'xor' 'xor_ln273' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln273 = store i64 %xor_ln273, i4 %R_Z_addr" [src/ec_isogeny.c:273->src/ec_isogeny.c:324]   --->   Operation 62 'store' 'store_ln273' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.99ns)   --->   "%xor_ln274 = xor i64 %R2_Z_load, i64 %temp_102" [src/ec_isogeny.c:274->src/ec_isogeny.c:324]   --->   Operation 63 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node temp_104)   --->   "%xor_ln278 = xor i64 %R2_Z_4_load, i64 %R_Z_load_6" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 64 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp_104 = and i64 %xor_ln278, i64 %sext_ln288_cast" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 65 'and' 'temp_104' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%xor_ln279 = xor i64 %R_Z_load_6, i64 %temp_104" [src/ec_isogeny.c:279->src/ec_isogeny.c:324]   --->   Operation 66 'xor' 'xor_ln279' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln279 = store i64 %xor_ln279, i4 %R_Z_addr_10" [src/ec_isogeny.c:279->src/ec_isogeny.c:324]   --->   Operation 67 'store' 'store_ln279' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.99ns)   --->   "%xor_ln280 = xor i64 %R2_Z_4_load, i64 %temp_104" [src/ec_isogeny.c:280->src/ec_isogeny.c:324]   --->   Operation 68 'xor' 'xor_ln280' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln274 = store i64 %xor_ln274, i3 %R2_Z_addr" [src/ec_isogeny.c:274->src/ec_isogeny.c:324]   --->   Operation 69 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 70 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln280 = store i64 %xor_ln280, i3 %R2_Z_4_addr" [src/ec_isogeny.c:280->src/ec_isogeny.c:324]   --->   Operation 70 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc.i143" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 71 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R2_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ R2_X_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ R2_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ R2_Z_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sext_ln288]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_282                   (alloca           ) [ 0100]
sext_ln288_read         (read             ) [ 0000]
sext_ln288_cast         (select           ) [ 0011]
store_ln265             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i                       (load             ) [ 0000]
icmp_ln267              (icmp             ) [ 0100]
add_ln267               (add              ) [ 0000]
br_ln267                (br               ) [ 0000]
trunc_ln269             (trunc            ) [ 0000]
zext_ln269              (zext             ) [ 0000]
R2_X_addr               (getelementptr    ) [ 0011]
R2_X_4_addr             (getelementptr    ) [ 0011]
R2_Z_addr               (getelementptr    ) [ 0011]
R2_Z_4_addr             (getelementptr    ) [ 0011]
R_X_addr                (getelementptr    ) [ 0011]
R_Z_addr                (getelementptr    ) [ 0011]
zext_ln                 (bitconcatenate   ) [ 0000]
zext_ln275              (zext             ) [ 0000]
R_X_addr_5              (getelementptr    ) [ 0011]
R_Z_addr_10             (getelementptr    ) [ 0011]
store_ln265             (store            ) [ 0000]
R_X_load                (load             ) [ 0001]
R2_X_load               (load             ) [ 0001]
R_Z_load                (load             ) [ 0001]
R_X_load_4              (load             ) [ 0001]
R_Z_load_6              (load             ) [ 0001]
R2_X_4_load             (load             ) [ 0001]
R2_Z_load               (load             ) [ 0001]
R2_Z_4_load             (load             ) [ 0001]
specpipeline_ln265      (specpipeline     ) [ 0000]
speclooptripcount_ln265 (speclooptripcount) [ 0000]
specloopname_ln267      (specloopname     ) [ 0000]
xor_ln269               (xor              ) [ 0000]
temp                    (and              ) [ 0000]
xor_ln270               (xor              ) [ 0000]
store_ln270             (store            ) [ 0000]
xor_ln271               (xor              ) [ 0000]
xor_ln275               (xor              ) [ 0000]
temp_103                (and              ) [ 0000]
xor_ln276               (xor              ) [ 0000]
store_ln276             (store            ) [ 0000]
xor_ln277               (xor              ) [ 0000]
store_ln271             (store            ) [ 0000]
store_ln277             (store            ) [ 0000]
xor_ln272               (xor              ) [ 0000]
temp_102                (and              ) [ 0000]
xor_ln273               (xor              ) [ 0000]
store_ln273             (store            ) [ 0000]
xor_ln274               (xor              ) [ 0000]
xor_ln278               (xor              ) [ 0000]
temp_104                (and              ) [ 0000]
xor_ln279               (xor              ) [ 0000]
store_ln279             (store            ) [ 0000]
xor_ln280               (xor              ) [ 0000]
store_ln274             (store            ) [ 0000]
store_ln280             (store            ) [ 0000]
br_ln267                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R2_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2_X"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R2_X_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2_X_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R2_Z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2_Z"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R2_Z_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R2_Z_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_X">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln288">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln288"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="R_Z">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_282_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_282/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln288_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln288_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="R2_X_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R2_X_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="R2_X_4_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R2_X_4_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="R2_Z_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R2_Z_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="R2_Z_4_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R2_Z_4_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="R_X_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_X_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="4" slack="0"/>
<pin id="99" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="64" slack="1"/>
<pin id="101" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R_X_load/1 R_X_load_4/1 store_ln270/3 store_ln276/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R2_X_load/1 store_ln271/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="R_Z_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="4" slack="0"/>
<pin id="122" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="1"/>
<pin id="124" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R_Z_load/1 R_Z_load_6/1 store_ln273/3 store_ln279/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="R_X_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_X_addr_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="R_Z_addr_10_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr_10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R2_X_4_load/1 store_ln277/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R2_Z_load/1 store_ln274/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R2_Z_4_load/1 store_ln280/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln288_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="0"/>
<pin id="164" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln288_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln265_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln267_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln267_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln269_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln269/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln269_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln275_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln265_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="xor_ln269_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="0" index="1" bw="64" slack="1"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln269/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="temp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="2"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xor_ln270_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln270/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln271_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln275_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln275/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="temp_103_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="2"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="temp_103/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln276_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln276/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xor_ln277_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln277/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln272_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="0" index="1" bw="64" slack="1"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln272/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="temp_102_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="2"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="temp_102/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln273_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln273/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln274_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln278_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="temp_104_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="2"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="temp_104/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln279_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln279/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln280_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln280/3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_282_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_282 "/>
</bind>
</comp>

<comp id="312" class="1005" name="sext_ln288_cast_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2"/>
<pin id="314" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln288_cast "/>
</bind>
</comp>

<comp id="323" class="1005" name="R2_X_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="R2_X_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="R2_X_4_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="R2_X_4_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="R2_Z_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="R2_Z_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="R2_Z_4_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="R2_Z_4_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="R_X_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_X_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="R_Z_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="R_X_addr_5_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_X_addr_5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="R_Z_addr_10_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr_10 "/>
</bind>
</comp>

<comp id="363" class="1005" name="R_X_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_X_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="R2_X_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R2_X_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="R_Z_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="R_X_load_4_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_X_load_4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="R_Z_load_6_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_load_6 "/>
</bind>
</comp>

<comp id="393" class="1005" name="R2_X_4_load_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R2_X_4_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="R2_Z_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R2_Z_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="R2_Z_4_load_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R2_Z_4_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="58" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="147"><net_src comp="65" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="72" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="79" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="220"><net_src comp="182" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="235"><net_src comp="230" pin="2"/><net_sink comp="93" pin=4"/></net>

<net id="240"><net_src comp="225" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="241"><net_src comp="236" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="250"><net_src comp="242" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="256"><net_src comp="251" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="261"><net_src comp="246" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="262"><net_src comp="257" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="277"><net_src comp="272" pin="2"/><net_sink comp="116" pin=4"/></net>

<net id="282"><net_src comp="267" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="283"><net_src comp="278" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="298"><net_src comp="293" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="303"><net_src comp="288" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="304"><net_src comp="299" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="308"><net_src comp="48" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="315"><net_src comp="160" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="326"><net_src comp="58" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="331"><net_src comp="65" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="336"><net_src comp="72" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="341"><net_src comp="79" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="346"><net_src comp="86" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="351"><net_src comp="109" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="356"><net_src comp="126" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="361"><net_src comp="134" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="366"><net_src comp="93" pin="7"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="372"><net_src comp="103" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="378"><net_src comp="116" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="384"><net_src comp="93" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="390"><net_src comp="116" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="396"><net_src comp="142" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="402"><net_src comp="148" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="408"><net_src comp="154" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R2_X | {3 }
	Port: R2_X_4 | {3 }
	Port: R2_Z | {3 }
	Port: R2_Z_4 | {3 }
	Port: R_X | {3 }
	Port: R_Z | {3 }
 - Input state : 
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : R2_X | {1 2 }
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : R2_X_4 | {1 2 }
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : R2_Z | {1 2 }
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : R2_Z_4 | {1 2 }
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : R_X | {1 2 }
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : sext_ln288 | {1 }
	Port: LADDER3PT.1_Pipeline_VITIS_LOOP_267_1 : R_Z | {1 2 }
  - Chain level:
	State 1
		store_ln265 : 1
		i : 1
		icmp_ln267 : 2
		add_ln267 : 2
		br_ln267 : 3
		trunc_ln269 : 2
		zext_ln269 : 3
		R2_X_addr : 4
		R2_X_4_addr : 4
		R2_Z_addr : 4
		R2_Z_4_addr : 4
		R_X_addr : 4
		R_X_load : 5
		R2_X_load : 5
		R_Z_addr : 4
		R_Z_load : 5
		zext_ln : 3
		zext_ln275 : 4
		R_X_addr_5 : 5
		R_X_load_4 : 6
		R_Z_addr_10 : 5
		R_Z_load_6 : 6
		R2_X_4_load : 5
		R2_Z_load : 5
		R2_Z_4_load : 5
		store_ln265 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      xor_ln269_fu_221      |    0    |    64   |
|          |      xor_ln270_fu_230      |    0    |    64   |
|          |      xor_ln271_fu_236      |    0    |    64   |
|          |      xor_ln275_fu_242      |    0    |    64   |
|          |      xor_ln276_fu_251      |    0    |    64   |
|    xor   |      xor_ln277_fu_257      |    0    |    64   |
|          |      xor_ln272_fu_263      |    0    |    64   |
|          |      xor_ln273_fu_272      |    0    |    64   |
|          |      xor_ln274_fu_278      |    0    |    64   |
|          |      xor_ln278_fu_284      |    0    |    64   |
|          |      xor_ln279_fu_293      |    0    |    64   |
|          |      xor_ln280_fu_299      |    0    |    64   |
|----------|----------------------------|---------|---------|
|          |         temp_fu_225        |    0    |    64   |
|    and   |       temp_103_fu_246      |    0    |    64   |
|          |       temp_102_fu_267      |    0    |    64   |
|          |       temp_104_fu_288      |    0    |    64   |
|----------|----------------------------|---------|---------|
|  select  |   sext_ln288_cast_fu_160   |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln267_fu_176     |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln267_fu_182      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln288_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln269_fu_188     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln269_fu_192     |    0    |    0    |
|          |      zext_ln275_fu_210     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       zext_ln_fu_202       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1114  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  R2_X_4_addr_reg_328  |    3   |
|  R2_X_4_load_reg_393  |   64   |
|   R2_X_addr_reg_323   |    3   |
|   R2_X_load_reg_369   |   64   |
|  R2_Z_4_addr_reg_338  |    3   |
|  R2_Z_4_load_reg_405  |   64   |
|   R2_Z_addr_reg_333   |    3   |
|   R2_Z_load_reg_399   |   64   |
|   R_X_addr_5_reg_353  |    4   |
|    R_X_addr_reg_343   |    4   |
|   R_X_load_4_reg_381  |   64   |
|    R_X_load_reg_363   |   64   |
|  R_Z_addr_10_reg_358  |    4   |
|    R_Z_addr_reg_348   |    4   |
|   R_Z_load_6_reg_387  |   64   |
|    R_Z_load_reg_375   |   64   |
|     i_282_reg_305     |    4   |
|sext_ln288_cast_reg_312|   64   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_142 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_148 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   40   ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   72   |
|  Register |    -   |   608  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   608  |  1186  |
+-----------+--------+--------+--------+
