
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'peaseNTT.v2': elapsed time 9.06 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
peaseNTT.v2
# Info: Branching solution 'peaseNTT.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'peaseNTT.v2' (SOL-8)
go libraries
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 8.90 seconds, memory usage 1642464kB, peak memory usage 1642464kB (SOL-9)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Error: no suitable conversion function from "ac_int<96, false>" to "size_t" exists (CRD-413)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
go compile
# Error: go analyze: Failed analyze
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-413)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 7.43 seconds, memory usage 1642464kB, peak memory usage 1642464kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: Compilation aborted (CIN-5)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Moving session transcript to file "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/catapult.log"
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-979)
# Error: ambiguous "?" operation: second operand of type "DATA_TYPE_SIGNED" can be converted to third operand type "ac_int<33, true>", and vice versa (CRD-979)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-413)
# Error: no suitable conversion function from "ac_int<96, false>" to "size_t" exists (CRD-413)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/utils.cpp
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt.cpp
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
/INPUTFILES/1
# Warning: last line of file ends without a newline (CRD-1)
go compile
# Error: go analyze: Failed analyze
c++11
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
option set Input/CppStandard c++11
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 7.92 seconds, memory usage 1642464kB, peak memory usage 1642464kB (SOL-9)
go compile
# Error: Compilation aborted (CIN-5)
/INPUTFILES/2
option set Input/TargetPlatform x86_64
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaseNTT.v2': elapsed time 8.41 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 682, Real ops = 281, Vars = 130 (SOL-21)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Optimizing block '/peaseNTT' ... (CIN-4)
Inlining routine 'operator-=<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Loop '/peaseNTT/core/INNER_LOOP1' iterated at most 64 times. (LOOP-2)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Loop '/peaseNTT/core/INNER_LOOP2' iterated at most 64 times. (LOOP-2)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaseNTT.v2' (SOL-8)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Synthesizing routine 'peaseNTT' (CIN-13)
Found top design routine 'peaseNTT' specified by directive (CIN-52)
Inlining routine 'operator>=<20, false>' (CIN-14)
Inlining routine 'peaseNTT' (CIN-14)
Design 'peaseNTT' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/peaseNTT.v2/CDesignChecker/design_checker.sh'

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 682, Real ops = 281, Vars = 130 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaseNTT.v2': elapsed time 0.48 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'peaseNTT.v2' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 682, Real ops = 281, Vars = 130 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaseNTT.v2': elapsed time 0.64 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'peaseNTT.v2' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Completed transformation 'loops' on solution 'peaseNTT.v5': elapsed time 0.15 seconds, memory usage 1773536kB, peak memory usage 1773536kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 692, Real ops = 281, Vars = 135 (SOL-21)
CU_DIRECTIVE sid5 SET /peaseNTT/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid5 SET /peaseNTT/xt:rsc {INTERLEAVE 16}: Race condition
CU_DIRECTIVE sid5 SET /peaseNTT/core/INNER_LOOP1 {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid5 SET /peaseNTT/core/INNER_LOOP2 {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid5 SET /peaseNTT/core/yt:rsc {INTERLEAVE 8}: Race condition
CU_DIRECTIVE sid5 SET /peaseNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
CU_DIRECTIVE sid5 SET /peaseNTT/twiddle_h:rsc {INTERLEAVE 8}: Race condition
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/peaseNTT.v5/CDesignChecker/design_checker.sh'
# Info: Branching solution 'peaseNTT.v5' at state 'assembly' (PRJ-2)
CU_DESIGN sid5 ADD {} {VERSION v5 SID sid5 BRANCH_SID sid4 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaseNTT}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/peaseNTT/twiddle_h:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaseNTT/twiddle_h:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
/peaseNTT/twiddle_h:rsc/INTERLEAVE 16
directive set /peaseNTT/twiddle_h:rsc -INTERLEAVE 16
/peaseNTT/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
/peaseNTT/twiddle:rsc/INTERLEAVE 16
directive set /peaseNTT/twiddle:rsc -INTERLEAVE 16
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v5' (SOL-8)
go allocate
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 692, Real ops = 281, Vars = 135 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v4': elapsed time 0.16 seconds, memory usage 1773536kB, peak memory usage 1773536kB (SOL-9)
CU_DIRECTIVE sid4 SET /peaseNTT/core/yt:rsc {INTERLEAVE 8}: Race condition
CU_DIRECTIVE sid4 SET /peaseNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
CU_DIRECTIVE sid4 SET /peaseNTT/twiddle_h:rsc {INTERLEAVE 8}: Race condition
/peaseNTT/core/yt:rsc/INTERLEAVE 16
# Info: Branching solution 'peaseNTT.v4' at state 'assembly' (PRJ-2)
/peaseNTT/core/yt:rsc/BLOCK_SIZE 32
CU_DESIGN sid4 ADD {} {VERSION v4 SID sid4 BRANCH_SID sid3 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaseNTT}: Race condition
directive set /peaseNTT/core/yt:rsc -BLOCK_SIZE 32
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
CU_DIRECTIVE sid4 SET /peaseNTT/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid4 SET /peaseNTT/xt:rsc {INTERLEAVE 16}: Race condition
CU_DIRECTIVE sid4 SET /peaseNTT/core/INNER_LOOP1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/peaseNTT.v4/CDesignChecker/design_checker.sh'
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
CU_DIRECTIVE sid4 SET /peaseNTT/core/INNER_LOOP2 {PIPELINE_INIT_INTERVAL 1}: Race condition
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v4' (SOL-8)
go allocate
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 692, Real ops = 281, Vars = 135 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v3': elapsed time 0.19 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
CU_DIRECTIVE sid3 SET /peaseNTT/twiddle:rsc {INTERLEAVE 8}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/twiddle_h:rsc {INTERLEAVE 8}: Race condition
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/peaseNTT.v3/CDesignChecker/design_checker.sh'
# Info: Branching solution 'peaseNTT.v3' at state 'assembly' (PRJ-2)
CU_DESIGN sid3 ADD {} {VERSION v3 SID sid3 BRANCH_SID sid2 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaseNTT}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
/peaseNTT/core/yt:rsc/BLOCK_SIZE 64
# Info: Starting transformation 'loops' on solution 'peaseNTT.v3' (SOL-8)
go allocate
CU_DIRECTIVE sid3 SET /peaseNTT/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/xt:rsc {INTERLEAVE 16}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/core/INNER_LOOP1 {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/core/INNER_LOOP2 {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/core/yt:rsc {INTERLEAVE 8}: Race condition
# Info: Design complexity at end of 'loops': Total ops = 692, Real ops = 281, Vars = 135 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v2': elapsed time 0.17 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v2' (SOL-8)
go allocate
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
# Info: Completed transformation 'memories' on solution 'peaseNTT.v5': elapsed time 8.44 seconds, memory usage 1773536kB, peak memory usage 1773536kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1517, Real ops = 281, Vars = 316 (SOL-21)
Memory Resource '/peaseNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(0)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Resource '/peaseNTT/twiddle_h:rsc' split into 1 x 16 blocks (MEM-11)
Memory Resource '/peaseNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(6)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(5)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(8)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(7)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(2)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(1)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(4)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(3)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(14)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(13)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(15)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(10)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(9)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(12)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(11)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Resource '/peaseNTT/core/yt:rsc' split into 2 x 16 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'peaseNTT.v5' (SOL-8)
Memory Resource '/peaseNTT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Resource '/peaseNTT/xt:rsc' split into 1 x 16 blocks (MEM-11)
Memory Resource '/peaseNTT/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Resource '/peaseNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
I/O-Port Resource '/peaseNTT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
I/O-Port Resource '/peaseNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 64 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 1517, Real ops = 281, Vars = 316 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaseNTT.v5': elapsed time 0.28 seconds, memory usage 1773536kB, peak memory usage 1773536kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'peaseNTT.v5' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 2750, Real ops = 617, Vars = 612 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaseNTT.v5': elapsed time 6.44 seconds, memory usage 1773536kB, peak memory usage 1773536kB (SOL-9)
Design 'peaseNTT' contains '617' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaseNTT.v5' (SOL-8)

# Messages from "go allocate"

# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)
Prescheduled LOOP '/peaseNTT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/main' (2 c-steps) (SCHD-7)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rport(55,6,32,64,64,32,1)' to schedule '/peaseNTT/core'. 8 are needed, but only 1 instances are available (SCHD-4)
Prescheduled SEQUENTIAL '/peaseNTT/core' (total length 10004 c-steps) (SCHD-8)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP2' (13 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/peaseNTT/core/STAGE_LOOP' (3 c-steps) (SCHD-7)
# Error:  please merge accesses to 'twiddle:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP1' (13 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'peaseNTT.v5' (SOL-8)
