# Pipelined-MIPS-Processor
## A 32-bit MIPS processor designed in Verilog for the UCI EECS 112 class with 5-stage pipeline, with support for hazard detection and forwarding 
