
Firmware_PDM_E19.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb48  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800fd0c  0800fd0c  0001fd0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd74  0800fd74  00020160  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd74  0800fd74  0001fd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd7c  0800fd7c  00020160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd7c  0800fd7c  0001fd7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd80  0800fd80  0001fd80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  0800fd84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002450  20000160  0800fee4  00020160  2**2
                  ALLOC
 10 ._user_heap_stack 0000c000  200025b0  0800fee4  000225b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002266e  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e1f  00000000  00000000  000427fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019d8  00000000  00000000  00047620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017a0  00000000  00000000  00048ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029507  00000000  00000000  0004a798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024455  00000000  00000000  00073c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6bf5  00000000  00000000  000980f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017ece9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d20  00000000  00000000  0017ed3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000160 	.word	0x20000160
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800fcf4 	.word	0x0800fcf4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000164 	.word	0x20000164
 8000200:	0800fcf4 	.word	0x0800fcf4

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050c:	f003 fde4 	bl	80040d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000510:	f000 f874 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000514:	f000 fd62 	bl	8000fdc <MX_GPIO_Init>
  MX_DMA_Init();
 8000518:	f000 fd0a 	bl	8000f30 <MX_DMA_Init>
  MX_ADC1_Init();
 800051c:	f000 f8e0 	bl	80006e0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000520:	f000 f96a 	bl	80007f8 <MX_ADC2_Init>
  MX_TIM7_Init();
 8000524:	f000 fc2e 	bl	8000d84 <MX_TIM7_Init>
  MX_CAN1_Init();
 8000528:	f000 f9f0 	bl	800090c <MX_CAN1_Init>
  MX_TIM1_Init();
 800052c:	f000 fa66 	bl	80009fc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000530:	f000 fb04 	bl	8000b3c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000534:	f000 fb78 	bl	8000c28 <MX_TIM3_Init>
  MX_TIM8_Init();
 8000538:	f000 fc58 	bl	8000dec <MX_TIM8_Init>
  MX_I2C1_Init();
 800053c:	f000 fa30 	bl	80009a0 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8000540:	f00e fd2c 	bl	800ef9c <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 8000544:	f000 fa18 	bl	8000978 <MX_CRC_Init>
  MX_TIM6_Init();
 8000548:	f000 fbe6 	bl	8000d18 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  PDM_Init(&hcan1, &hi2c1);
 800054c:	4922      	ldr	r1, [pc, #136]	; (80005d8 <main+0xd0>)
 800054e:	4823      	ldr	r0, [pc, #140]	; (80005dc <main+0xd4>)
 8000550:	f000 feee 	bl	8001330 <PDM_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Convert ADC values to data channels
	  if(flagReading[1] == Data_Read_Ready)
 8000554:	4b22      	ldr	r3, [pc, #136]	; (80005e0 <main+0xd8>)
 8000556:	785b      	ldrb	r3, [r3, #1]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d102      	bne.n	8000562 <main+0x5a>
		  PDM_Data_Conversion(&htim6);
 800055c:	4821      	ldr	r0, [pc, #132]	; (80005e4 <main+0xdc>)
 800055e:	f002 fddd 	bl	800311c <PDM_Data_Conversion>

	  //Transmit 10 Hz data channels via CAN bus if accumulator is above time threshold
	  if(accMsg10Hz >= DATA_FREQ_10HZ)
 8000562:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <main+0xe0>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800056a:	d306      	bcc.n	800057a <main+0x72>
	  {
		  accMsg10Hz = 0;
 800056c:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <main+0xe0>)
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
		  PDM_CAN_Transmit_Data(&hcan1, Data_Freq_10Hz);
 8000572:	2101      	movs	r1, #1
 8000574:	4819      	ldr	r0, [pc, #100]	; (80005dc <main+0xd4>)
 8000576:	f000 fe95 	bl	80012a4 <PDM_CAN_Transmit_Data>
	  }

	  //Transmit 25 Hz data channels via CAN bus if accumulator is above time threshold
	  if(accMsg25Hz >= DATA_FREQ_25HZ)
 800057a:	4b1c      	ldr	r3, [pc, #112]	; (80005ec <main+0xe4>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000582:	d306      	bcc.n	8000592 <main+0x8a>
	  {
		  accMsg25Hz = 0;
 8000584:	4b19      	ldr	r3, [pc, #100]	; (80005ec <main+0xe4>)
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
		  PDM_CAN_Transmit_Data(&hcan1, Data_Freq_25Hz);
 800058a:	2102      	movs	r1, #2
 800058c:	4813      	ldr	r0, [pc, #76]	; (80005dc <main+0xd4>)
 800058e:	f000 fe89 	bl	80012a4 <PDM_CAN_Transmit_Data>
	  }

	  //Transmit 50 Hz data channels via CAN bus if accumulator is above time threshold
	  if(accMsg50Hz >= DATA_FREQ_50HZ)
 8000592:	4b17      	ldr	r3, [pc, #92]	; (80005f0 <main+0xe8>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	2bc7      	cmp	r3, #199	; 0xc7
 8000598:	d906      	bls.n	80005a8 <main+0xa0>
	  {
		  accMsg50Hz = 0;
 800059a:	4b15      	ldr	r3, [pc, #84]	; (80005f0 <main+0xe8>)
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
		  PDM_CAN_Transmit_Data(&hcan1, Data_Freq_50Hz);
 80005a0:	2103      	movs	r1, #3
 80005a2:	480e      	ldr	r0, [pc, #56]	; (80005dc <main+0xd4>)
 80005a4:	f000 fe7e 	bl	80012a4 <PDM_CAN_Transmit_Data>
	  }

	  //Transmit 80 Hz data channels via CAN bus if accumulator is above time threshold
	  if(accMsg80Hz >= DATA_FREQ_80HZ)
 80005a8:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <main+0xec>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2b7c      	cmp	r3, #124	; 0x7c
 80005ae:	d906      	bls.n	80005be <main+0xb6>
	  {
		  accMsg80Hz = 0;
 80005b0:	4b10      	ldr	r3, [pc, #64]	; (80005f4 <main+0xec>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
		  PDM_CAN_Transmit_Data(&hcan1, Data_Freq_80Hz);
 80005b6:	2104      	movs	r1, #4
 80005b8:	4808      	ldr	r0, [pc, #32]	; (80005dc <main+0xd4>)
 80005ba:	f000 fe73 	bl	80012a4 <PDM_CAN_Transmit_Data>
	  }

	  //Transmit 100 Hz data channels via CAN bus if accumulator is above time threshold
	  if(accMsg100Hz >= DATA_FREQ_100HZ)
 80005be:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <main+0xf0>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2b63      	cmp	r3, #99	; 0x63
 80005c4:	d9c6      	bls.n	8000554 <main+0x4c>
	  {
		  accMsg100Hz = 0;
 80005c6:	4b0c      	ldr	r3, [pc, #48]	; (80005f8 <main+0xf0>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
		  PDM_CAN_Transmit_Data(&hcan1, Data_Freq_100Hz);
 80005cc:	2105      	movs	r1, #5
 80005ce:	4803      	ldr	r0, [pc, #12]	; (80005dc <main+0xd4>)
 80005d0:	f000 fe68 	bl	80012a4 <PDM_CAN_Transmit_Data>
	  if(flagReading[1] == Data_Read_Ready)
 80005d4:	e7be      	b.n	8000554 <main+0x4c>
 80005d6:	bf00      	nop
 80005d8:	200002fc 	.word	0x200002fc
 80005dc:	200002cc 	.word	0x200002cc
 80005e0:	200007cc 	.word	0x200007cc
 80005e4:	20000428 	.word	0x20000428
 80005e8:	20000934 	.word	0x20000934
 80005ec:	20000938 	.word	0x20000938
 80005f0:	2000093c 	.word	0x2000093c
 80005f4:	20000940 	.word	0x20000940
 80005f8:	20000944 	.word	0x20000944

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b094      	sub	sp, #80	; 0x50
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	2234      	movs	r2, #52	; 0x34
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f00f fa6c 	bl	800fae8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	4b2c      	ldr	r3, [pc, #176]	; (80006d8 <SystemClock_Config+0xdc>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a2b      	ldr	r2, [pc, #172]	; (80006d8 <SystemClock_Config+0xdc>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <SystemClock_Config+0xdc>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800063c:	2300      	movs	r3, #0
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemClock_Config+0xe0>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a25      	ldr	r2, [pc, #148]	; (80006dc <SystemClock_Config+0xe0>)
 8000646:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemClock_Config+0xe0>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000658:	2301      	movs	r3, #1
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800065c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000660:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000662:	2302      	movs	r3, #2
 8000664:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000666:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800066a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800066c:	2304      	movs	r3, #4
 800066e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000670:	23b4      	movs	r3, #180	; 0xb4
 8000672:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000678:	2308      	movs	r3, #8
 800067a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800067c:	2302      	movs	r3, #2
 800067e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 031c 	add.w	r3, r7, #28
 8000684:	4618      	mov	r0, r3
 8000686:	f008 ff01 	bl	800948c <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000690:	f000 fdc0 	bl	8001214 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000694:	f008 f84a 	bl	800872c <HAL_PWREx_EnableOverDrive>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800069e:	f000 fdb9 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a2:	230f      	movs	r3, #15
 80006a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a6:	2302      	movs	r3, #2
 80006a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006ba:	f107 0308 	add.w	r3, r7, #8
 80006be:	2105      	movs	r1, #5
 80006c0:	4618      	mov	r0, r3
 80006c2:	f008 f883 	bl	80087cc <HAL_RCC_ClockConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006cc:	f000 fda2 	bl	8001214 <Error_Handler>
  }
}
 80006d0:	bf00      	nop
 80006d2:	3750      	adds	r7, #80	; 0x50
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40007000 	.word	0x40007000

080006e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006e6:	463b      	mov	r3, r7
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006f2:	4b3d      	ldr	r3, [pc, #244]	; (80007e8 <MX_ADC1_Init+0x108>)
 80006f4:	4a3d      	ldr	r2, [pc, #244]	; (80007ec <MX_ADC1_Init+0x10c>)
 80006f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006f8:	4b3b      	ldr	r3, [pc, #236]	; (80007e8 <MX_ADC1_Init+0x108>)
 80006fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000700:	4b39      	ldr	r3, [pc, #228]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000706:	4b38      	ldr	r3, [pc, #224]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000708:	2201      	movs	r2, #1
 800070a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800070c:	4b36      	ldr	r3, [pc, #216]	; (80007e8 <MX_ADC1_Init+0x108>)
 800070e:	2201      	movs	r2, #1
 8000710:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000712:	4b35      	ldr	r3, [pc, #212]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000714:	2200      	movs	r2, #0
 8000716:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800071a:	4b33      	ldr	r3, [pc, #204]	; (80007e8 <MX_ADC1_Init+0x108>)
 800071c:	2200      	movs	r2, #0
 800071e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000720:	4b31      	ldr	r3, [pc, #196]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000722:	4a33      	ldr	r2, [pc, #204]	; (80007f0 <MX_ADC1_Init+0x110>)
 8000724:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000726:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000728:	2200      	movs	r2, #0
 800072a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800072c:	4b2e      	ldr	r3, [pc, #184]	; (80007e8 <MX_ADC1_Init+0x108>)
 800072e:	2205      	movs	r2, #5
 8000730:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000732:	4b2d      	ldr	r3, [pc, #180]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000734:	2201      	movs	r2, #1
 8000736:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073a:	4b2b      	ldr	r3, [pc, #172]	; (80007e8 <MX_ADC1_Init+0x108>)
 800073c:	2201      	movs	r2, #1
 800073e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000740:	4829      	ldr	r0, [pc, #164]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000742:	f003 fd5f 	bl	8004204 <HAL_ADC_Init>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800074c:	f000 fd62 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000750:	2305      	movs	r3, #5
 8000752:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000754:	2301      	movs	r3, #1
 8000756:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000758:	2307      	movs	r3, #7
 800075a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800075c:	463b      	mov	r3, r7
 800075e:	4619      	mov	r1, r3
 8000760:	4821      	ldr	r0, [pc, #132]	; (80007e8 <MX_ADC1_Init+0x108>)
 8000762:	f003 fec1 	bl	80044e8 <HAL_ADC_ConfigChannel>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800076c:	f000 fd52 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000770:	2306      	movs	r3, #6
 8000772:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000774:	2302      	movs	r3, #2
 8000776:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000778:	463b      	mov	r3, r7
 800077a:	4619      	mov	r1, r3
 800077c:	481a      	ldr	r0, [pc, #104]	; (80007e8 <MX_ADC1_Init+0x108>)
 800077e:	f003 feb3 	bl	80044e8 <HAL_ADC_ConfigChannel>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000788:	f000 fd44 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800078c:	2307      	movs	r3, #7
 800078e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000790:	2303      	movs	r3, #3
 8000792:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000794:	463b      	mov	r3, r7
 8000796:	4619      	mov	r1, r3
 8000798:	4813      	ldr	r0, [pc, #76]	; (80007e8 <MX_ADC1_Init+0x108>)
 800079a:	f003 fea5 	bl	80044e8 <HAL_ADC_ConfigChannel>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80007a4:	f000 fd36 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80007a8:	230e      	movs	r3, #14
 80007aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80007ac:	2304      	movs	r3, #4
 80007ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b0:	463b      	mov	r3, r7
 80007b2:	4619      	mov	r1, r3
 80007b4:	480c      	ldr	r0, [pc, #48]	; (80007e8 <MX_ADC1_Init+0x108>)
 80007b6:	f003 fe97 	bl	80044e8 <HAL_ADC_ConfigChannel>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80007c0:	f000 fd28 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <MX_ADC1_Init+0x114>)
 80007c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80007c8:	2305      	movs	r3, #5
 80007ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007cc:	463b      	mov	r3, r7
 80007ce:	4619      	mov	r1, r3
 80007d0:	4805      	ldr	r0, [pc, #20]	; (80007e8 <MX_ADC1_Init+0x108>)
 80007d2:	f003 fe89 	bl	80044e8 <HAL_ADC_ConfigChannel>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80007dc:	f000 fd1a 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	2000017c 	.word	0x2000017c
 80007ec:	40012000 	.word	0x40012000
 80007f0:	0f000001 	.word	0x0f000001
 80007f4:	10000012 	.word	0x10000012

080007f8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007fe:	463b      	mov	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800080a:	4b3d      	ldr	r3, [pc, #244]	; (8000900 <MX_ADC2_Init+0x108>)
 800080c:	4a3d      	ldr	r2, [pc, #244]	; (8000904 <MX_ADC2_Init+0x10c>)
 800080e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000810:	4b3b      	ldr	r3, [pc, #236]	; (8000900 <MX_ADC2_Init+0x108>)
 8000812:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000816:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000818:	4b39      	ldr	r3, [pc, #228]	; (8000900 <MX_ADC2_Init+0x108>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800081e:	4b38      	ldr	r3, [pc, #224]	; (8000900 <MX_ADC2_Init+0x108>)
 8000820:	2201      	movs	r2, #1
 8000822:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000824:	4b36      	ldr	r3, [pc, #216]	; (8000900 <MX_ADC2_Init+0x108>)
 8000826:	2201      	movs	r2, #1
 8000828:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800082a:	4b35      	ldr	r3, [pc, #212]	; (8000900 <MX_ADC2_Init+0x108>)
 800082c:	2200      	movs	r2, #0
 800082e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000832:	4b33      	ldr	r3, [pc, #204]	; (8000900 <MX_ADC2_Init+0x108>)
 8000834:	2200      	movs	r2, #0
 8000836:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000838:	4b31      	ldr	r3, [pc, #196]	; (8000900 <MX_ADC2_Init+0x108>)
 800083a:	4a33      	ldr	r2, [pc, #204]	; (8000908 <MX_ADC2_Init+0x110>)
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800083e:	4b30      	ldr	r3, [pc, #192]	; (8000900 <MX_ADC2_Init+0x108>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 5;
 8000844:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <MX_ADC2_Init+0x108>)
 8000846:	2205      	movs	r2, #5
 8000848:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800084a:	4b2d      	ldr	r3, [pc, #180]	; (8000900 <MX_ADC2_Init+0x108>)
 800084c:	2201      	movs	r2, #1
 800084e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b2b      	ldr	r3, [pc, #172]	; (8000900 <MX_ADC2_Init+0x108>)
 8000854:	2201      	movs	r2, #1
 8000856:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000858:	4829      	ldr	r0, [pc, #164]	; (8000900 <MX_ADC2_Init+0x108>)
 800085a:	f003 fcd3 	bl	8004204 <HAL_ADC_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000864:	f000 fcd6 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000868:	2300      	movs	r3, #0
 800086a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800086c:	2301      	movs	r3, #1
 800086e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000870:	2307      	movs	r3, #7
 8000872:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000874:	463b      	mov	r3, r7
 8000876:	4619      	mov	r1, r3
 8000878:	4821      	ldr	r0, [pc, #132]	; (8000900 <MX_ADC2_Init+0x108>)
 800087a:	f003 fe35 	bl	80044e8 <HAL_ADC_ConfigChannel>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000884:	f000 fcc6 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000888:	2301      	movs	r3, #1
 800088a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800088c:	2302      	movs	r3, #2
 800088e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000890:	463b      	mov	r3, r7
 8000892:	4619      	mov	r1, r3
 8000894:	481a      	ldr	r0, [pc, #104]	; (8000900 <MX_ADC2_Init+0x108>)
 8000896:	f003 fe27 	bl	80044e8 <HAL_ADC_ConfigChannel>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80008a0:	f000 fcb8 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80008a4:	2302      	movs	r3, #2
 80008a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80008a8:	2303      	movs	r3, #3
 80008aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008ac:	463b      	mov	r3, r7
 80008ae:	4619      	mov	r1, r3
 80008b0:	4813      	ldr	r0, [pc, #76]	; (8000900 <MX_ADC2_Init+0x108>)
 80008b2:	f003 fe19 	bl	80044e8 <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80008bc:	f000 fcaa 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80008c0:	2303      	movs	r3, #3
 80008c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80008c4:	2304      	movs	r3, #4
 80008c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008c8:	463b      	mov	r3, r7
 80008ca:	4619      	mov	r1, r3
 80008cc:	480c      	ldr	r0, [pc, #48]	; (8000900 <MX_ADC2_Init+0x108>)
 80008ce:	f003 fe0b 	bl	80044e8 <HAL_ADC_ConfigChannel>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80008d8:	f000 fc9c 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008dc:	2304      	movs	r3, #4
 80008de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80008e0:	2305      	movs	r3, #5
 80008e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008e4:	463b      	mov	r3, r7
 80008e6:	4619      	mov	r1, r3
 80008e8:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_ADC2_Init+0x108>)
 80008ea:	f003 fdfd 	bl	80044e8 <HAL_ADC_ConfigChannel>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 80008f4:	f000 fc8e 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80008f8:	bf00      	nop
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200001c4 	.word	0x200001c4
 8000904:	40012100 	.word	0x40012100
 8000908:	0f000001 	.word	0x0f000001

0800090c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000910:	4b17      	ldr	r3, [pc, #92]	; (8000970 <MX_CAN1_Init+0x64>)
 8000912:	4a18      	ldr	r2, [pc, #96]	; (8000974 <MX_CAN1_Init+0x68>)
 8000914:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000916:	4b16      	ldr	r3, [pc, #88]	; (8000970 <MX_CAN1_Init+0x64>)
 8000918:	2205      	movs	r2, #5
 800091a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800091c:	4b14      	ldr	r3, [pc, #80]	; (8000970 <MX_CAN1_Init+0x64>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_4TQ;
 8000922:	4b13      	ldr	r3, [pc, #76]	; (8000970 <MX_CAN1_Init+0x64>)
 8000924:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 8000928:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_CAN1_Init+0x64>)
 800092c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000930:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000932:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <MX_CAN1_Init+0x64>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000938:	4b0d      	ldr	r3, [pc, #52]	; (8000970 <MX_CAN1_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800093e:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <MX_CAN1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000944:	4b0a      	ldr	r3, [pc, #40]	; (8000970 <MX_CAN1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800094a:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_CAN1_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000950:	4b07      	ldr	r3, [pc, #28]	; (8000970 <MX_CAN1_Init+0x64>)
 8000952:	2200      	movs	r2, #0
 8000954:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_CAN1_Init+0x64>)
 8000958:	2200      	movs	r2, #0
 800095a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800095c:	4804      	ldr	r0, [pc, #16]	; (8000970 <MX_CAN1_Init+0x64>)
 800095e:	f004 f873 	bl	8004a48 <HAL_CAN_Init>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000968:	f000 fc54 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200002cc 	.word	0x200002cc
 8000974:	40006400 	.word	0x40006400

08000978 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800097c:	4b06      	ldr	r3, [pc, #24]	; (8000998 <MX_CRC_Init+0x20>)
 800097e:	4a07      	ldr	r2, [pc, #28]	; (800099c <MX_CRC_Init+0x24>)
 8000980:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000982:	4805      	ldr	r0, [pc, #20]	; (8000998 <MX_CRC_Init+0x20>)
 8000984:	f004 ff95 	bl	80058b2 <HAL_CRC_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800098e:	f000 fc41 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	200002f4 	.word	0x200002f4
 800099c:	40023000 	.word	0x40023000

080009a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009a6:	4a13      	ldr	r2, [pc, #76]	; (80009f4 <MX_I2C1_Init+0x54>)
 80009a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009ac:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <MX_I2C1_Init+0x58>)
 80009ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ca:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009d0:	4b07      	ldr	r3, [pc, #28]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009d6:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009dc:	4804      	ldr	r0, [pc, #16]	; (80009f0 <MX_I2C1_Init+0x50>)
 80009de:	f005 fde1 	bl	80065a4 <HAL_I2C_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009e8:	f000 fc14 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	200002fc 	.word	0x200002fc
 80009f4:	40005400 	.word	0x40005400
 80009f8:	00061a80 	.word	0x00061a80

080009fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b096      	sub	sp, #88	; 0x58
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a02:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
 8000a28:	611a      	str	r2, [r3, #16]
 8000a2a:	615a      	str	r2, [r3, #20]
 8000a2c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	2220      	movs	r2, #32
 8000a32:	2100      	movs	r1, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f00f f857 	bl	800fae8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a3a:	4b3e      	ldr	r3, [pc, #248]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a3c:	4a3e      	ldr	r2, [pc, #248]	; (8000b38 <MX_TIM1_Init+0x13c>)
 8000a3e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1799;
 8000a40:	4b3c      	ldr	r3, [pc, #240]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a42:	f240 7207 	movw	r2, #1799	; 0x707
 8000a46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a48:	4b3a      	ldr	r3, [pc, #232]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000a4e:	4b39      	ldr	r3, [pc, #228]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a56:	4b37      	ldr	r3, [pc, #220]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a5c:	4b35      	ldr	r3, [pc, #212]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b34      	ldr	r3, [pc, #208]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a68:	4832      	ldr	r0, [pc, #200]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a6a:	f008 ffad 	bl	80099c8 <HAL_TIM_Base_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000a74:	f000 fbce 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a7e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a82:	4619      	mov	r1, r3
 8000a84:	482b      	ldr	r0, [pc, #172]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a86:	f009 fdb1 	bl	800a5ec <HAL_TIM_ConfigClockSource>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000a90:	f000 fbc0 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a94:	4827      	ldr	r0, [pc, #156]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000a96:	f009 f886 	bl	8009ba6 <HAL_TIM_PWM_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000aa0:	f000 fbb8 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4820      	ldr	r0, [pc, #128]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000ab4:	f00a fd16 	bl	800b4e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8000abe:	f000 fba9 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ac2:	2360      	movs	r3, #96	; 0x60
 8000ac4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aca:	2300      	movs	r3, #0
 8000acc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ada:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ade:	220c      	movs	r2, #12
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4814      	ldr	r0, [pc, #80]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000ae4:	f009 fcc0 	bl	800a468 <HAL_TIM_PWM_ConfigChannel>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000aee:	f000 fb91 	bl	8001214 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000af6:	2300      	movs	r3, #0
 8000af8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b0a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4619      	mov	r1, r3
 8000b14:	4807      	ldr	r0, [pc, #28]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000b16:	f00a fd61 	bl	800b5dc <HAL_TIMEx_ConfigBreakDeadTime>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000b20:	f000 fb78 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b24:	4803      	ldr	r0, [pc, #12]	; (8000b34 <MX_TIM1_Init+0x138>)
 8000b26:	f003 f8dd 	bl	8003ce4 <HAL_TIM_MspPostInit>

}
 8000b2a:	bf00      	nop
 8000b2c:	3758      	adds	r7, #88	; 0x58
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000350 	.word	0x20000350
 8000b38:	40010000 	.word	0x40010000

08000b3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08e      	sub	sp, #56	; 0x38
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 8000b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b50:	f107 0320 	add.w	r3, r7, #32
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
 8000b68:	615a      	str	r2, [r3, #20]
 8000b6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b6c:	4b2d      	ldr	r3, [pc, #180]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 899;
 8000b74:	4b2b      	ldr	r3, [pc, #172]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b76:	f240 3283 	movw	r2, #899	; 0x383
 8000b7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7c:	4b29      	ldr	r3, [pc, #164]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000b82:	4b28      	ldr	r3, [pc, #160]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b88:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b8a:	4b26      	ldr	r3, [pc, #152]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b90:	4b24      	ldr	r3, [pc, #144]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b96:	4823      	ldr	r0, [pc, #140]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000b98:	f008 ff16 	bl	80099c8 <HAL_TIM_Base_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000ba2:	f000 fb37 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000baa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	481c      	ldr	r0, [pc, #112]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000bb4:	f009 fd1a 	bl	800a5ec <HAL_TIM_ConfigClockSource>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000bbe:	f000 fb29 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000bc2:	4818      	ldr	r0, [pc, #96]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000bc4:	f008 ffef 	bl	8009ba6 <HAL_TIM_PWM_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000bce:	f000 fb21 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bda:	f107 0320 	add.w	r3, r7, #32
 8000bde:	4619      	mov	r1, r3
 8000be0:	4810      	ldr	r0, [pc, #64]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000be2:	f00a fc7f 	bl	800b4e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000bec:	f000 fb12 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bf0:	2360      	movs	r3, #96	; 0x60
 8000bf2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2208      	movs	r2, #8
 8000c04:	4619      	mov	r1, r3
 8000c06:	4807      	ldr	r0, [pc, #28]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000c08:	f009 fc2e 	bl	800a468 <HAL_TIM_PWM_ConfigChannel>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000c12:	f000 faff 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c16:	4803      	ldr	r0, [pc, #12]	; (8000c24 <MX_TIM2_Init+0xe8>)
 8000c18:	f003 f864 	bl	8003ce4 <HAL_TIM_MspPostInit>

}
 8000c1c:	bf00      	nop
 8000c1e:	3738      	adds	r7, #56	; 0x38
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000398 	.word	0x20000398

08000c28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b08e      	sub	sp, #56	; 0x38
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c3c:	f107 0320 	add.w	r3, r7, #32
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]
 8000c54:	615a      	str	r2, [r3, #20]
 8000c56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c58:	4b2d      	ldr	r3, [pc, #180]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c5a:	4a2e      	ldr	r2, [pc, #184]	; (8000d14 <MX_TIM3_Init+0xec>)
 8000c5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 899;
 8000c5e:	4b2c      	ldr	r3, [pc, #176]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c60:	f240 3283 	movw	r2, #899	; 0x383
 8000c64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c66:	4b2a      	ldr	r3, [pc, #168]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000c6c:	4b28      	ldr	r3, [pc, #160]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c6e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c74:	4b26      	ldr	r3, [pc, #152]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c7a:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c80:	4823      	ldr	r0, [pc, #140]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c82:	f008 fea1 	bl	80099c8 <HAL_TIM_Base_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000c8c:	f000 fac2 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c94:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	481c      	ldr	r0, [pc, #112]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000c9e:	f009 fca5 	bl	800a5ec <HAL_TIM_ConfigClockSource>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000ca8:	f000 fab4 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cac:	4818      	ldr	r0, [pc, #96]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000cae:	f008 ff7a 	bl	8009ba6 <HAL_TIM_PWM_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000cb8:	f000 faac 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cc4:	f107 0320 	add.w	r3, r7, #32
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4811      	ldr	r0, [pc, #68]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000ccc:	f00a fc0a 	bl	800b4e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000cd6:	f000 fa9d 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cda:	2360      	movs	r3, #96	; 0x60
 8000cdc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	220c      	movs	r2, #12
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4807      	ldr	r0, [pc, #28]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000cf2:	f009 fbb9 	bl	800a468 <HAL_TIM_PWM_ConfigChannel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000cfc:	f000 fa8a 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000d00:	4803      	ldr	r0, [pc, #12]	; (8000d10 <MX_TIM3_Init+0xe8>)
 8000d02:	f002 ffef 	bl	8003ce4 <HAL_TIM_MspPostInit>

}
 8000d06:	bf00      	nop
 8000d08:	3738      	adds	r7, #56	; 0x38
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	200003e0 	.word	0x200003e0
 8000d14:	40000400 	.word	0x40000400

08000d18 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d1e:	463b      	mov	r3, r7
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d28:	4a15      	ldr	r2, [pc, #84]	; (8000d80 <MX_TIM6_Init+0x68>)
 8000d2a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8000d2c:	4b13      	ldr	r3, [pc, #76]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d2e:	2259      	movs	r2, #89	; 0x59
 8000d30:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d32:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xfffe;
 8000d38:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d3a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000d3e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d46:	480d      	ldr	r0, [pc, #52]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d48:	f008 fe3e 	bl	80099c8 <HAL_TIM_Base_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000d52:	f000 fa5f 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d56:	2300      	movs	r3, #0
 8000d58:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4619      	mov	r1, r3
 8000d62:	4806      	ldr	r0, [pc, #24]	; (8000d7c <MX_TIM6_Init+0x64>)
 8000d64:	f00a fbbe 	bl	800b4e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000d6e:	f000 fa51 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000428 	.word	0x20000428
 8000d80:	40001000 	.word	0x40001000

08000d84 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000d92:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000d94:	4a14      	ldr	r2, [pc, #80]	; (8000de8 <MX_TIM7_Init+0x64>)
 8000d96:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 89;
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000d9a:	2259      	movs	r2, #89	; 0x59
 8000d9c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9e:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000da6:	2263      	movs	r2, #99	; 0x63
 8000da8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000daa:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000db0:	480c      	ldr	r0, [pc, #48]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000db2:	f008 fe09 	bl	80099c8 <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8000dbc:	f000 fa2a 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000dc8:	463b      	mov	r3, r7
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4805      	ldr	r0, [pc, #20]	; (8000de4 <MX_TIM7_Init+0x60>)
 8000dce:	f00a fb89 	bl	800b4e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8000dd8:	f000 fa1c 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000470 	.word	0x20000470
 8000de8:	40001400 	.word	0x40001400

08000dec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b096      	sub	sp, #88	; 0x58
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	611a      	str	r2, [r3, #16]
 8000e1a:	615a      	str	r2, [r3, #20]
 8000e1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2220      	movs	r2, #32
 8000e22:	2100      	movs	r1, #0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f00e fe5f 	bl	800fae8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000e2a:	4b3f      	ldr	r3, [pc, #252]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e2c:	4a3f      	ldr	r2, [pc, #252]	; (8000f2c <MX_TIM8_Init+0x140>)
 8000e2e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1799;
 8000e30:	4b3d      	ldr	r3, [pc, #244]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e32:	f240 7207 	movw	r2, #1799	; 0x707
 8000e36:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e38:	4b3b      	ldr	r3, [pc, #236]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8000e3e:	4b3a      	ldr	r3, [pc, #232]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e40:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e44:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e46:	4b38      	ldr	r3, [pc, #224]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e4c:	4b36      	ldr	r3, [pc, #216]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e52:	4b35      	ldr	r3, [pc, #212]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000e58:	4833      	ldr	r0, [pc, #204]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e5a:	f008 fdb5 	bl	80099c8 <HAL_TIM_Base_Init>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8000e64:	f000 f9d6 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e6c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000e6e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000e72:	4619      	mov	r1, r3
 8000e74:	482c      	ldr	r0, [pc, #176]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e76:	f009 fbb9 	bl	800a5ec <HAL_TIM_ConfigClockSource>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8000e80:	f000 f9c8 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000e84:	4828      	ldr	r0, [pc, #160]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000e86:	f008 fe8e 	bl	8009ba6 <HAL_TIM_PWM_Init>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8000e90:	f000 f9c0 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e94:	2300      	movs	r3, #0
 8000e96:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e9c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4821      	ldr	r0, [pc, #132]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000ea4:	f00a fb1e 	bl	800b4e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8000eae:	f000 f9b1 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eb2:	2360      	movs	r3, #96	; 0x60
 8000eb4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ece:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed2:	2204      	movs	r2, #4
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4814      	ldr	r0, [pc, #80]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000ed8:	f009 fac6 	bl	800a468 <HAL_TIM_PWM_ConfigChannel>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8000ee2:	f000 f997 	bl	8001214 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000efa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000efe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	4807      	ldr	r0, [pc, #28]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000f0a:	f00a fb67 	bl	800b5dc <HAL_TIMEx_ConfigBreakDeadTime>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 8000f14:	f000 f97e 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000f18:	4803      	ldr	r0, [pc, #12]	; (8000f28 <MX_TIM8_Init+0x13c>)
 8000f1a:	f002 fee3 	bl	8003ce4 <HAL_TIM_MspPostInit>

}
 8000f1e:	bf00      	nop
 8000f20:	3758      	adds	r7, #88	; 0x58
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200004b8 	.word	0x200004b8
 8000f2c:	40010400 	.word	0x40010400

08000f30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	4b27      	ldr	r3, [pc, #156]	; (8000fd8 <MX_DMA_Init+0xa8>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	4a26      	ldr	r2, [pc, #152]	; (8000fd8 <MX_DMA_Init+0xa8>)
 8000f40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f44:	6313      	str	r3, [r2, #48]	; 0x30
 8000f46:	4b24      	ldr	r3, [pc, #144]	; (8000fd8 <MX_DMA_Init+0xa8>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	603b      	str	r3, [r7, #0]
 8000f56:	4b20      	ldr	r3, [pc, #128]	; (8000fd8 <MX_DMA_Init+0xa8>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	4a1f      	ldr	r2, [pc, #124]	; (8000fd8 <MX_DMA_Init+0xa8>)
 8000f5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f60:	6313      	str	r3, [r2, #48]	; 0x30
 8000f62:	4b1d      	ldr	r3, [pc, #116]	; (8000fd8 <MX_DMA_Init+0xa8>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2100      	movs	r1, #0
 8000f72:	200c      	movs	r0, #12
 8000f74:	f004 fc59 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000f78:	200c      	movs	r0, #12
 8000f7a:	f004 fc72 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2100      	movs	r1, #0
 8000f82:	200d      	movs	r0, #13
 8000f84:	f004 fc51 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000f88:	200d      	movs	r0, #13
 8000f8a:	f004 fc6a 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	2038      	movs	r0, #56	; 0x38
 8000f94:	f004 fc49 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f98:	2038      	movs	r0, #56	; 0x38
 8000f9a:	f004 fc62 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	203a      	movs	r0, #58	; 0x3a
 8000fa4:	f004 fc41 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000fa8:	203a      	movs	r0, #58	; 0x3a
 8000faa:	f004 fc5a 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	203b      	movs	r0, #59	; 0x3b
 8000fb4:	f004 fc39 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000fb8:	203b      	movs	r0, #59	; 0x3b
 8000fba:	f004 fc52 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	203c      	movs	r0, #60	; 0x3c
 8000fc4:	f004 fc31 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000fc8:	203c      	movs	r0, #60	; 0x3c
 8000fca:	f004 fc4a 	bl	8005862 <HAL_NVIC_EnableIRQ>

}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800

08000fdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08e      	sub	sp, #56	; 0x38
 8000fe0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
 8000ff0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
 8000ff6:	4b80      	ldr	r3, [pc, #512]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a7f      	ldr	r2, [pc, #508]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8000ffc:	f043 0310 	orr.w	r3, r3, #16
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b7d      	ldr	r3, [pc, #500]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0310 	and.w	r3, r3, #16
 800100a:	623b      	str	r3, [r7, #32]
 800100c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	4b79      	ldr	r3, [pc, #484]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a78      	ldr	r2, [pc, #480]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001018:	f043 0320 	orr.w	r3, r3, #32
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b76      	ldr	r3, [pc, #472]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0320 	and.w	r3, r3, #32
 8001026:	61fb      	str	r3, [r7, #28]
 8001028:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
 800102e:	4b72      	ldr	r3, [pc, #456]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a71      	ldr	r2, [pc, #452]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b6f      	ldr	r3, [pc, #444]	; (80011f8 <MX_GPIO_Init+0x21c>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001042:	61bb      	str	r3, [r7, #24]
 8001044:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	4b6b      	ldr	r3, [pc, #428]	; (80011f8 <MX_GPIO_Init+0x21c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a6a      	ldr	r2, [pc, #424]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b68      	ldr	r3, [pc, #416]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	4b64      	ldr	r3, [pc, #400]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a63      	ldr	r2, [pc, #396]	; (80011f8 <MX_GPIO_Init+0x21c>)
 800106c:	f043 0304 	orr.w	r3, r3, #4
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b61      	ldr	r3, [pc, #388]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	4b5d      	ldr	r3, [pc, #372]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a5c      	ldr	r2, [pc, #368]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001088:	f043 0302 	orr.w	r3, r3, #2
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b5a      	ldr	r3, [pc, #360]	; (80011f8 <MX_GPIO_Init+0x21c>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	4b56      	ldr	r3, [pc, #344]	; (80011f8 <MX_GPIO_Init+0x21c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a55      	ldr	r2, [pc, #340]	; (80011f8 <MX_GPIO_Init+0x21c>)
 80010a4:	f043 0308 	orr.w	r3, r3, #8
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b53      	ldr	r3, [pc, #332]	; (80011f8 <MX_GPIO_Init+0x21c>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0308 	and.w	r3, r3, #8
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b4f      	ldr	r3, [pc, #316]	; (80011f8 <MX_GPIO_Init+0x21c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a4e      	ldr	r2, [pc, #312]	; (80011f8 <MX_GPIO_Init+0x21c>)
 80010c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b4c      	ldr	r3, [pc, #304]	; (80011f8 <MX_GPIO_Init+0x21c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SEL1_Pin|SEL0_Pin|FAULTRST_Pin|SEN_Pin, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	213c      	movs	r1, #60	; 0x3c
 80010d6:	4849      	ldr	r0, [pc, #292]	; (80011fc <MX_GPIO_Init+0x220>)
 80010d8:	f005 fa18 	bl	800650c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OUTPUT6_Pin|OUTPUT5_Pin|OUTPUT8_Pin|OUTPUT7_Pin
 80010dc:	2200      	movs	r2, #0
 80010de:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80010e2:	4847      	ldr	r0, [pc, #284]	; (8001200 <MX_GPIO_Init+0x224>)
 80010e4:	f005 fa12 	bl	800650c <HAL_GPIO_WritePin>
                          |OUTPUT10_Pin|OUTPUT9_Pin|OUTPUT12_Pin|OUTPUT11_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUTPUT14_Pin|OUTPUT13_Pin|OUTPUT16_Pin|OUTPUT15_Pin
 80010e8:	2200      	movs	r2, #0
 80010ea:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 80010ee:	4845      	ldr	r0, [pc, #276]	; (8001204 <MX_GPIO_Init+0x228>)
 80010f0:	f005 fa0c 	bl	800650c <HAL_GPIO_WritePin>
                          |CAN_RX_LED_Pin|CAN_TX_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEL1_Pin SEL0_Pin FAULTRST_Pin SEN_Pin */
  GPIO_InitStruct.Pin = SEL1_Pin|SEL0_Pin|FAULTRST_Pin|SEN_Pin;
 80010f4:	233c      	movs	r3, #60	; 0x3c
 80010f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80010f8:	2311      	movs	r3, #17
 80010fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001108:	4619      	mov	r1, r3
 800110a:	483c      	ldr	r0, [pc, #240]	; (80011fc <MX_GPIO_Init+0x220>)
 800110c:	f004 ff5e 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT1_Pin INPUT2_Pin INPUT3_Pin INPUT4_Pin */
  GPIO_InitStruct.Pin = INPUT1_Pin|INPUT2_Pin|INPUT3_Pin|INPUT4_Pin;
 8001110:	230f      	movs	r3, #15
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001114:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001118:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800111e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001122:	4619      	mov	r1, r3
 8001124:	4838      	ldr	r0, [pc, #224]	; (8001208 <MX_GPIO_Init+0x22c>)
 8001126:	f004 ff51 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT13_Pin INPUT14_Pin INPUT15_Pin INPUT16_Pin
                           INPUT5_Pin INPUT6_Pin */
  GPIO_InitStruct.Pin = INPUT13_Pin|INPUT14_Pin|INPUT15_Pin|INPUT16_Pin
 800112a:	f24f 0330 	movw	r3, #61488	; 0xf030
 800112e:	627b      	str	r3, [r7, #36]	; 0x24
                          |INPUT5_Pin|INPUT6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001130:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001134:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800113e:	4619      	mov	r1, r3
 8001140:	4832      	ldr	r0, [pc, #200]	; (800120c <MX_GPIO_Init+0x230>)
 8001142:	f004 ff43 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : OUTPUT6_Pin OUTPUT5_Pin OUTPUT8_Pin OUTPUT7_Pin
                           OUTPUT10_Pin OUTPUT9_Pin OUTPUT12_Pin OUTPUT11_Pin */
  GPIO_InitStruct.Pin = OUTPUT6_Pin|OUTPUT5_Pin|OUTPUT8_Pin|OUTPUT7_Pin
 8001146:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUTPUT10_Pin|OUTPUT9_Pin|OUTPUT12_Pin|OUTPUT11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800114c:	2311      	movs	r3, #17
 800114e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001154:	2300      	movs	r3, #0
 8001156:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001158:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800115c:	4619      	mov	r1, r3
 800115e:	4828      	ldr	r0, [pc, #160]	; (8001200 <MX_GPIO_Init+0x224>)
 8001160:	f004 ff34 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : OUTPUT14_Pin OUTPUT13_Pin OUTPUT16_Pin OUTPUT15_Pin
                           CAN_RX_LED_Pin CAN_TX_LED_Pin */
  GPIO_InitStruct.Pin = OUTPUT14_Pin|OUTPUT13_Pin|OUTPUT16_Pin|OUTPUT15_Pin
 8001164:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
                          |CAN_RX_LED_Pin|CAN_TX_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800116a:	2311      	movs	r3, #17
 800116c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001176:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117a:	4619      	mov	r1, r3
 800117c:	4821      	ldr	r0, [pc, #132]	; (8001204 <MX_GPIO_Init+0x228>)
 800117e:	f004 ff25 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT7_Pin INPUT8_Pin INPUT9_Pin INPUT10_Pin
                           INPUT11_Pin INPUT12_Pin */
  GPIO_InitStruct.Pin = INPUT7_Pin|INPUT8_Pin|INPUT9_Pin|INPUT10_Pin
 8001182:	f44f 637c 	mov.w	r3, #4032	; 0xfc0
 8001186:	627b      	str	r3, [r7, #36]	; 0x24
                          |INPUT11_Pin|INPUT12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001188:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800118c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001192:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001196:	4619      	mov	r1, r3
 8001198:	481d      	ldr	r0, [pc, #116]	; (8001210 <MX_GPIO_Init+0x234>)
 800119a:	f004 ff17 	bl	8005fcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2101      	movs	r1, #1
 80011a2:	2006      	movs	r0, #6
 80011a4:	f004 fb41 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80011a8:	2006      	movs	r0, #6
 80011aa:	f004 fb5a 	bl	8005862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2101      	movs	r1, #1
 80011b2:	2007      	movs	r0, #7
 80011b4:	f004 fb39 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011b8:	2007      	movs	r0, #7
 80011ba:	f004 fb52 	bl	8005862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2101      	movs	r1, #1
 80011c2:	2008      	movs	r0, #8
 80011c4:	f004 fb31 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80011c8:	2008      	movs	r0, #8
 80011ca:	f004 fb4a 	bl	8005862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2101      	movs	r1, #1
 80011d2:	2009      	movs	r0, #9
 80011d4:	f004 fb29 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80011d8:	2009      	movs	r0, #9
 80011da:	f004 fb42 	bl	8005862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2101      	movs	r1, #1
 80011e2:	200a      	movs	r0, #10
 80011e4:	f004 fb21 	bl	800582a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80011e8:	200a      	movs	r0, #10
 80011ea:	f004 fb3a 	bl	8005862 <HAL_NVIC_EnableIRQ>

}
 80011ee:	bf00      	nop
 80011f0:	3738      	adds	r7, #56	; 0x38
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40021000 	.word	0x40021000
 8001200:	40020c00 	.word	0x40020c00
 8001204:	40021800 	.word	0x40021800
 8001208:	40021400 	.word	0x40021400
 800120c:	40020400 	.word	0x40020400
 8001210:	40020800 	.word	0x40020800

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	e7fe      	b.n	800121c <Error_Handler+0x8>
	...

08001220 <PDM_CAN_Init>:
//													2: 250	kbps
//													3: 500	kbps
//													4: 1000 kbps
//Returns HAL_CAN_Start status
HAL_StatusTypeDef PDM_CAN_Init(CAN_HandleTypeDef *hcan, PDM_CAN_Config* filter_struct)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af02      	add	r7, sp, #8
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
	//Deinitialize CAN bus for new configuration
	HAL_CAN_DeInit(hcan);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f003 fd07 	bl	8004c3e <HAL_CAN_DeInit>

	//Sets CAN prescaler to match selected baud rate
	//If CAN bus is configured as disabled, leaves the function without initialization
	switch(filter_struct->baudRate)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	3b01      	subs	r3, #1
 8001236:	2b03      	cmp	r3, #3
 8001238:	d81a      	bhi.n	8001270 <PDM_CAN_Init+0x50>
 800123a:	a201      	add	r2, pc, #4	; (adr r2, 8001240 <PDM_CAN_Init+0x20>)
 800123c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001240:	08001251 	.word	0x08001251
 8001244:	08001259 	.word	0x08001259
 8001248:	08001261 	.word	0x08001261
 800124c:	08001269 	.word	0x08001269
	{
	case CAN_125kbps:
		hcan->Init.Prescaler = 40;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2228      	movs	r2, #40	; 0x28
 8001254:	605a      	str	r2, [r3, #4]
		break;
 8001256:	e00d      	b.n	8001274 <PDM_CAN_Init+0x54>

	case CAN_250kbps:
		hcan->Init.Prescaler = 20;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2214      	movs	r2, #20
 800125c:	605a      	str	r2, [r3, #4]
		break;
 800125e:	e009      	b.n	8001274 <PDM_CAN_Init+0x54>

	case CAN_500kbps:
		hcan->Init.Prescaler = 10;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	220a      	movs	r2, #10
 8001264:	605a      	str	r2, [r3, #4]
		break;
 8001266:	e005      	b.n	8001274 <PDM_CAN_Init+0x54>

	case CAN_1000kbps:
		hcan->Init.Prescaler = 5;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2205      	movs	r2, #5
 800126c:	605a      	str	r2, [r3, #4]
		break;
 800126e:	e001      	b.n	8001274 <PDM_CAN_Init+0x54>

		default:
			return HAL_OK;
 8001270:	2300      	movs	r3, #0
 8001272:	e012      	b.n	800129a <PDM_CAN_Init+0x7a>
	}

	//Reinitialize CAN bus
	HAL_CAN_Init(hcan);
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f003 fbe7 	bl	8004a48 <HAL_CAN_Init>

	PDM_CAN_Filter_Config(hcan, 0, CAN_CONFIG_FILTER, CAN_CONFIG_MASK, CAN_ID_EXT);
 800127a:	2304      	movs	r3, #4
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2300      	movs	r3, #0
 8001280:	2200      	movs	r2, #0
 8001282:	2100      	movs	r1, #0
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f000 f823 	bl	80012d0 <PDM_CAN_Filter_Config>

	//Initialize receive callbacks
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800128a:	2102      	movs	r1, #2
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f003 ff78 	bl	8005182 <HAL_CAN_ActivateNotification>

	//Starts CAN bus communication and leaves the function
	return HAL_CAN_Start(hcan);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f003 fdd6 	bl	8004e44 <HAL_CAN_Start>
 8001298:	4603      	mov	r3, r0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop

080012a4 <PDM_CAN_Transmit_Data>:
//													3: 50 Hz transmission
//													4: 80 Hz transmission
//													5: 100 Hz transmission
//Returns HAL_CAN_AddTxMessage status
HAL_StatusTypeDef PDM_CAN_Transmit_Data(CAN_HandleTypeDef* hcan, uint8_t data_freq)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef ret_val = HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	73fb      	strb	r3, [r7, #15]

	return ret_val;
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
		//Wait Transmission finish
		for(uint8_t i = 0; HAL_CAN_GetTxMailboxesFreeLevel(hcan) != 3 && i < 3; i++);
	}

	return ret_val;
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <PDM_CAN_Process_Rx_Data>:

//Process received data to set PWM output duty cycle
void PDM_CAN_Process_Rx_Data()
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0
	return;
 80012c6:	bf00      	nop
}
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <PDM_CAN_Filter_Config>:
//CAN_HandleTypeDef *hcan - CAN handler struct pointer
//PWM_Control_Struct *pwm_struct - control struct for PWM output
//uint8_t pwm_out_number - number of PWM output
//Returns HAL_CAN_ConfigFilter status
static HAL_StatusTypeDef PDM_CAN_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t filter_nbr, uint32_t filter_id, uint32_t filter_mask, uint32_t filter_ide)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08e      	sub	sp, #56	; 0x38
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	607a      	str	r2, [r7, #4]
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	460b      	mov	r3, r1
 80012de:	72fb      	strb	r3, [r7, #11]
	CAN_FilterTypeDef canFilterConfig;

	//Sets CAN filter configuration
	canFilterConfig.FilterBank = filter_nbr;
 80012e0:	7afb      	ldrb	r3, [r7, #11]
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
	canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80012e4:	2300      	movs	r3, #0
 80012e6:	62bb      	str	r3, [r7, #40]	; 0x28
	canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	canFilterConfig.FilterIdHigh = filter_id >> 13;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	0b5b      	lsrs	r3, r3, #13
 80012f0:	613b      	str	r3, [r7, #16]
	canFilterConfig.FilterIdLow = (filter_id << 3) | (filter_ide & 0x0004);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	00da      	lsls	r2, r3, #3
 80012f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	4313      	orrs	r3, r2
 80012fe:	617b      	str	r3, [r7, #20]
	canFilterConfig.FilterMaskIdHigh = filter_mask >> 13;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	0b5b      	lsrs	r3, r3, #13
 8001304:	61bb      	str	r3, [r7, #24]
	canFilterConfig.FilterMaskIdLow = (filter_mask << 3) | 0x0004;
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	f043 0304 	orr.w	r3, r3, #4
 800130e:	61fb      	str	r3, [r7, #28]
	canFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001310:	2300      	movs	r3, #0
 8001312:	623b      	str	r3, [r7, #32]
	canFilterConfig.FilterActivation = ENABLE;
 8001314:	2301      	movs	r3, #1
 8001316:	633b      	str	r3, [r7, #48]	; 0x30

	//Loads CAN filter configuration into filter bank
	return HAL_CAN_ConfigFilter(hcan, &canFilterConfig);
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	4619      	mov	r1, r3
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f003 fcb0 	bl	8004c84 <HAL_CAN_ConfigFilter>
 8001324:	4603      	mov	r3, r0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3738      	adds	r7, #56	; 0x38
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <PDM_Init>:

//Initialize PDM
//Loads from EEPROM
//Initializes PWM
void PDM_Init(CAN_HandleTypeDef *hcan, I2C_HandleTypeDef *hi2c)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
	//Sets all outputs to zero
	Output_Reset_State();
 800133a:	f000 fd41 	bl	8001dc0 <Output_Reset_State>

	//Weak function for data overwriting during initialization
	PDM_Hard_Code_Config();
 800133e:	f000 fc1f 	bl	8001b80 <PDM_Hard_Code_Config>
	//Loads both normal output and PWM output parameters
//	Output_Cfg_Load_From_EEPROM(hi2c);
//	PWM_Output_Cfg_Load_From_EEPROM(hi2c);

	//Initializes each PWM able output
	PDM_PWM_Init(hcan, &pwmOutStruct[0], 0);
 8001342:	2200      	movs	r2, #0
 8001344:	4922      	ldr	r1, [pc, #136]	; (80013d0 <PDM_Init+0xa0>)
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 ffba 	bl	80022c0 <PDM_PWM_Init>
	PDM_PWM_Init(hcan, &pwmOutStruct[1], 1);
 800134c:	2201      	movs	r2, #1
 800134e:	4921      	ldr	r1, [pc, #132]	; (80013d4 <PDM_Init+0xa4>)
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f000 ffb5 	bl	80022c0 <PDM_PWM_Init>
	PDM_PWM_Init(hcan, &pwmOutStruct[2], 2);
 8001356:	2202      	movs	r2, #2
 8001358:	491f      	ldr	r1, [pc, #124]	; (80013d8 <PDM_Init+0xa8>)
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f000 ffb0 	bl	80022c0 <PDM_PWM_Init>
	PDM_PWM_Init(hcan, &pwmOutStruct[3], 3);
 8001360:	2203      	movs	r2, #3
 8001362:	491e      	ldr	r1, [pc, #120]	; (80013dc <PDM_Init+0xac>)
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 ffab 	bl	80022c0 <PDM_PWM_Init>

	//Checks input pin levels
	PDM_Input_Process();
 800136a:	f000 fdbf 	bl	8001eec <PDM_Input_Process>

	//Initializes CAN bus
	PDM_CAN_Init(hcan, &canConfig);
 800136e:	491c      	ldr	r1, [pc, #112]	; (80013e0 <PDM_Init+0xb0>)
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff55 	bl	8001220 <PDM_CAN_Init>

	//Initializes CAN ID buffer
	__PDM_ID_BUFFER_INIT();
 8001376:	2300      	movs	r3, #0
 8001378:	81fb      	strh	r3, [r7, #14]
 800137a:	e009      	b.n	8001390 <PDM_Init+0x60>
 800137c:	89fb      	ldrh	r3, [r7, #14]
 800137e:	89fa      	ldrh	r2, [r7, #14]
 8001380:	0052      	lsls	r2, r2, #1
 8001382:	b291      	uxth	r1, r2
 8001384:	4a17      	ldr	r2, [pc, #92]	; (80013e4 <PDM_Init+0xb4>)
 8001386:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800138a:	89fb      	ldrh	r3, [r7, #14]
 800138c:	3301      	adds	r3, #1
 800138e:	81fb      	strh	r3, [r7, #14]
 8001390:	89fb      	ldrh	r3, [r7, #14]
 8001392:	2b1d      	cmp	r3, #29
 8001394:	d9f2      	bls.n	800137c <PDM_Init+0x4c>

	//Sets outputs based on input levels
	PDM_Output_Process();
 8001396:	f000 fea9 	bl	80020ec <PDM_Output_Process>

	//Starts Multisense data conversion
	flagReading[0] = Data_Read_Ready;
 800139a:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <PDM_Init+0xb8>)
 800139c:	2200      	movs	r2, #0
 800139e:	701a      	strb	r2, [r3, #0]
	flagReading[1] = Data_Read_Ready;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <PDM_Init+0xb8>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	705a      	strb	r2, [r3, #1]
	PDM_Data_Conversion(&htim6);
 80013a6:	4811      	ldr	r0, [pc, #68]	; (80013ec <PDM_Init+0xbc>)
 80013a8:	f001 feb8 	bl	800311c <PDM_Data_Conversion>

	//Initializes timers and ADC conversion
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adcBuffer[5], 5);
 80013ac:	2205      	movs	r2, #5
 80013ae:	4910      	ldr	r1, [pc, #64]	; (80013f0 <PDM_Init+0xc0>)
 80013b0:	4810      	ldr	r0, [pc, #64]	; (80013f4 <PDM_Init+0xc4>)
 80013b2:	f002 ff6b 	bl	800428c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &adcBuffer[0], 5);
 80013b6:	2205      	movs	r2, #5
 80013b8:	490f      	ldr	r1, [pc, #60]	; (80013f8 <PDM_Init+0xc8>)
 80013ba:	4810      	ldr	r0, [pc, #64]	; (80013fc <PDM_Init+0xcc>)
 80013bc:	f002 ff66 	bl	800428c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim7);
 80013c0:	480f      	ldr	r0, [pc, #60]	; (8001400 <PDM_Init+0xd0>)
 80013c2:	f008 fb51 	bl	8009a68 <HAL_TIM_Base_Start_IT>

	return;
 80013c6:	bf00      	nop
}
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200008b4 	.word	0x200008b4
 80013d4:	200008d4 	.word	0x200008d4
 80013d8:	200008f4 	.word	0x200008f4
 80013dc:	20000914 	.word	0x20000914
 80013e0:	200006a4 	.word	0x200006a4
 80013e4:	20000778 	.word	0x20000778
 80013e8:	200007cc 	.word	0x200007cc
 80013ec:	20000428 	.word	0x20000428
 80013f0:	200007be 	.word	0x200007be
 80013f4:	2000017c 	.word	0x2000017c
 80013f8:	200007b4 	.word	0x200007b4
 80013fc:	200001c4 	.word	0x200001c4
 8001400:	20000470 	.word	0x20000470

08001404 <PDM_USB_Process>:

void PDM_USB_Process(uint8_t *Data, uint16_t Size)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	807b      	strh	r3, [r7, #2]
	return;
 8001410:	bf00      	nop
}
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <PDM_PWM_Load_SoftStart_From_EEPROM>:
{
	return;
}

HAL_StatusTypeDef PDM_PWM_Load_SoftStart_From_EEPROM(I2C_HandleTypeDef*hi2c, PWM_Control_Struct* pwm_struct, uint8_t pwm_out_number)
{
 800141c:	b480      	push	{r7}
 800141e:	b087      	sub	sp, #28
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	4613      	mov	r3, r2
 8001428:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer;
	uint16_t buffer_address = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	82fb      	strh	r3, [r7, #22]
	HAL_StatusTypeDef retVal = HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	757b      	strb	r3, [r7, #21]

	switch(pwm_out_number)
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	2b03      	cmp	r3, #3
 8001436:	d817      	bhi.n	8001468 <PDM_PWM_Load_SoftStart_From_EEPROM+0x4c>
 8001438:	a201      	add	r2, pc, #4	; (adr r2, 8001440 <PDM_PWM_Load_SoftStart_From_EEPROM+0x24>)
 800143a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143e:	bf00      	nop
 8001440:	08001451 	.word	0x08001451
 8001444:	08001457 	.word	0x08001457
 8001448:	0800145d 	.word	0x0800145d
 800144c:	08001463 	.word	0x08001463
	{
	case 0:
		buffer_address = EEPROM_PWM1_SST1_ADDRESS;
 8001450:	2300      	movs	r3, #0
 8001452:	82fb      	strh	r3, [r7, #22]
		break;
 8001454:	e008      	b.n	8001468 <PDM_PWM_Load_SoftStart_From_EEPROM+0x4c>

	case 1:
		buffer_address = EEPROM_PWM2_SST1_ADDRESS;
 8001456:	2300      	movs	r3, #0
 8001458:	82fb      	strh	r3, [r7, #22]
		break;
 800145a:	e005      	b.n	8001468 <PDM_PWM_Load_SoftStart_From_EEPROM+0x4c>

	case 2:
		buffer_address = EEPROM_PWM3_SST1_ADDRESS;
 800145c:	2300      	movs	r3, #0
 800145e:	82fb      	strh	r3, [r7, #22]
		break;
 8001460:	e002      	b.n	8001468 <PDM_PWM_Load_SoftStart_From_EEPROM+0x4c>

	case 3:
		buffer_address = EEPROM_PWM4_SST1_ADDRESS;
 8001462:	2300      	movs	r3, #0
 8001464:	82fb      	strh	r3, [r7, #22]
		break;
 8001466:	bf00      	nop
	}



	switch(pwm_struct->pwmFrequency)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	885b      	ldrh	r3, [r3, #2]
 800146c:	f240 3283 	movw	r2, #899	; 0x383
 8001470:	4293      	cmp	r3, r2
 8001472:	d062      	beq.n	800153a <PDM_PWM_Load_SoftStart_From_EEPROM+0x11e>
 8001474:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001478:	f280 80e3 	bge.w	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
 800147c:	f240 1267 	movw	r2, #359	; 0x167
 8001480:	4293      	cmp	r3, r2
 8001482:	d067      	beq.n	8001554 <PDM_PWM_Load_SoftStart_From_EEPROM+0x138>
 8001484:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001488:	f280 80db 	bge.w	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
 800148c:	2bb3      	cmp	r3, #179	; 0xb3
 800148e:	d06d      	beq.n	800156c <PDM_PWM_Load_SoftStart_From_EEPROM+0x150>
 8001490:	2bb3      	cmp	r3, #179	; 0xb3
 8001492:	f300 80d6 	bgt.w	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
 8001496:	2b77      	cmp	r3, #119	; 0x77
 8001498:	d073      	beq.n	8001582 <PDM_PWM_Load_SoftStart_From_EEPROM+0x166>
 800149a:	2b77      	cmp	r3, #119	; 0x77
 800149c:	f300 80d1 	bgt.w	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
 80014a0:	2b23      	cmp	r3, #35	; 0x23
 80014a2:	dc47      	bgt.n	8001534 <PDM_PWM_Load_SoftStart_From_EEPROM+0x118>
 80014a4:	2b05      	cmp	r3, #5
 80014a6:	f2c0 80cc 	blt.w	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
 80014aa:	3b05      	subs	r3, #5
 80014ac:	2b1e      	cmp	r3, #30
 80014ae:	f200 80c8 	bhi.w	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
 80014b2:	a201      	add	r2, pc, #4	; (adr r2, 80014b8 <PDM_PWM_Load_SoftStart_From_EEPROM+0x9c>)
 80014b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b8:	0800162d 	.word	0x0800162d
 80014bc:	08001643 	.word	0x08001643
 80014c0:	08001643 	.word	0x08001643
 80014c4:	08001613 	.word	0x08001613
 80014c8:	08001643 	.word	0x08001643
 80014cc:	08001643 	.word	0x08001643
 80014d0:	080015ef 	.word	0x080015ef
 80014d4:	08001643 	.word	0x08001643
 80014d8:	08001643 	.word	0x08001643
 80014dc:	08001643 	.word	0x08001643
 80014e0:	08001643 	.word	0x08001643
 80014e4:	08001643 	.word	0x08001643
 80014e8:	080015d9 	.word	0x080015d9
 80014ec:	08001643 	.word	0x08001643
 80014f0:	08001643 	.word	0x08001643
 80014f4:	08001643 	.word	0x08001643
 80014f8:	08001643 	.word	0x08001643
 80014fc:	08001643 	.word	0x08001643
 8001500:	08001643 	.word	0x08001643
 8001504:	08001643 	.word	0x08001643
 8001508:	08001643 	.word	0x08001643
 800150c:	08001643 	.word	0x08001643
 8001510:	08001643 	.word	0x08001643
 8001514:	08001643 	.word	0x08001643
 8001518:	08001643 	.word	0x08001643
 800151c:	08001643 	.word	0x08001643
 8001520:	08001643 	.word	0x08001643
 8001524:	08001643 	.word	0x08001643
 8001528:	08001643 	.word	0x08001643
 800152c:	08001643 	.word	0x08001643
 8001530:	080015b5 	.word	0x080015b5
 8001534:	2b59      	cmp	r3, #89	; 0x59
 8001536:	d036      	beq.n	80015a6 <PDM_PWM_Load_SoftStart_From_EEPROM+0x18a>
	case PWM_FREQ_15000HZ:
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 15000) / 1000;
		break;

	default:
		break;
 8001538:	e083      	b.n	8001642 <PDM_PWM_Load_SoftStart_From_EEPROM+0x226>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 100) / 1000;
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	885b      	ldrh	r3, [r3, #2]
 8001540:	4a44      	ldr	r2, [pc, #272]	; (8001654 <PDM_PWM_Load_SoftStart_From_EEPROM+0x238>)
 8001542:	fb82 1203 	smull	r1, r2, r2, r3
 8001546:	1092      	asrs	r2, r2, #2
 8001548:	17db      	asrs	r3, r3, #31
 800154a:	1ad2      	subs	r2, r2, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	69db      	ldr	r3, [r3, #28]
 8001550:	609a      	str	r2, [r3, #8]
		break;
 8001552:	e077      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 250) / 1000;
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	885b      	ldrh	r3, [r3, #2]
 800155a:	2b00      	cmp	r3, #0
 800155c:	da00      	bge.n	8001560 <PDM_PWM_Load_SoftStart_From_EEPROM+0x144>
 800155e:	3303      	adds	r3, #3
 8001560:	109b      	asrs	r3, r3, #2
 8001562:	461a      	mov	r2, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	609a      	str	r2, [r3, #8]
		break;
 800156a:	e06b      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 500) / 1000;
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	885b      	ldrh	r3, [r3, #2]
 8001572:	0fda      	lsrs	r2, r3, #31
 8001574:	4413      	add	r3, r2
 8001576:	105b      	asrs	r3, r3, #1
 8001578:	461a      	mov	r2, r3
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	609a      	str	r2, [r3, #8]
		break;
 8001580:	e060      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 750) / 1000;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	885b      	ldrh	r3, [r3, #2]
 8001588:	461a      	mov	r2, r3
 800158a:	f240 23ee 	movw	r3, #750	; 0x2ee
 800158e:	fb02 f303 	mul.w	r3, r2, r3
 8001592:	4a31      	ldr	r2, [pc, #196]	; (8001658 <PDM_PWM_Load_SoftStart_From_EEPROM+0x23c>)
 8001594:	fb82 1203 	smull	r1, r2, r2, r3
 8001598:	1192      	asrs	r2, r2, #6
 800159a:	17db      	asrs	r3, r3, #31
 800159c:	1ad2      	subs	r2, r2, r3
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	609a      	str	r2, [r3, #8]
		break;
 80015a4:	e04e      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 1000) / 1000;
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	885a      	ldrh	r2, [r3, #2]
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	609a      	str	r2, [r3, #8]
		break;
 80015b2:	e047      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 2500) / 1000;
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	885b      	ldrh	r3, [r3, #2]
 80015ba:	461a      	mov	r2, r3
 80015bc:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
 80015c4:	4a24      	ldr	r2, [pc, #144]	; (8001658 <PDM_PWM_Load_SoftStart_From_EEPROM+0x23c>)
 80015c6:	fb82 1203 	smull	r1, r2, r2, r3
 80015ca:	1192      	asrs	r2, r2, #6
 80015cc:	17db      	asrs	r3, r3, #31
 80015ce:	1ad2      	subs	r2, r2, r3
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	69db      	ldr	r3, [r3, #28]
 80015d4:	609a      	str	r2, [r3, #8]
		break;
 80015d6:	e035      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 5000) / 1000;
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	885b      	ldrh	r3, [r3, #2]
 80015de:	461a      	mov	r2, r3
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	441a      	add	r2, r3
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	609a      	str	r2, [r3, #8]
		break;
 80015ec:	e02a      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 7500) / 1000;
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	885b      	ldrh	r3, [r3, #2]
 80015f4:	461a      	mov	r2, r3
 80015f6:	f641 534c 	movw	r3, #7500	; 0x1d4c
 80015fa:	fb02 f303 	mul.w	r3, r2, r3
 80015fe:	4a16      	ldr	r2, [pc, #88]	; (8001658 <PDM_PWM_Load_SoftStart_From_EEPROM+0x23c>)
 8001600:	fb82 1203 	smull	r1, r2, r2, r3
 8001604:	1192      	asrs	r2, r2, #6
 8001606:	17db      	asrs	r3, r3, #31
 8001608:	1ad2      	subs	r2, r2, r3
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	609a      	str	r2, [r3, #8]
		break;
 8001610:	e018      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 10000) / 1000;
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	885b      	ldrh	r3, [r3, #2]
 8001618:	461a      	mov	r2, r3
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	461a      	mov	r2, r3
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	609a      	str	r2, [r3, #8]
		break;
 800162a:	e00b      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		pwm_struct->softStartStruct->slope = (pwm_struct->softStartStruct->turnOnTime * 15000) / 1000;
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	885b      	ldrh	r3, [r3, #2]
 8001632:	461a      	mov	r2, r3
 8001634:	4613      	mov	r3, r2
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	1a9a      	subs	r2, r3, r2
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	609a      	str	r2, [r3, #8]
		break;
 8001640:	e000      	b.n	8001644 <PDM_PWM_Load_SoftStart_From_EEPROM+0x228>
		break;
 8001642:	bf00      	nop
	}

	return retVal;
 8001644:	7d7b      	ldrb	r3, [r7, #21]
}
 8001646:	4618      	mov	r0, r3
 8001648:	371c      	adds	r7, #28
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	66666667 	.word	0x66666667
 8001658:	10624dd3 	.word	0x10624dd3

0800165c <PDM_PWM_Map_Load_From_EEPROM>:

HAL_StatusTypeDef PDM_PWM_Map_Load_From_EEPROM(I2C_HandleTypeDef* hi2c, PWM_Control_Struct* pwm_struct, uint16_t mem_address)
{
 800165c:	b590      	push	{r4, r7, lr}
 800165e:	f6ad 7dac 	subw	sp, sp, #4012	; 0xfac
 8001662:	af04      	add	r7, sp, #16
 8001664:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001668:	f6a3 738c 	subw	r3, r3, #3980	; 0xf8c
 800166c:	6018      	str	r0, [r3, #0]
 800166e:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001672:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001676:	6019      	str	r1, [r3, #0]
 8001678:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 800167c:	f6a3 7392 	subw	r3, r3, #3986	; 0xf92
 8001680:	801a      	strh	r2, [r3, #0]
	uint8_t buffer[EEPROM_PWM_CFG_MAX_SIZE];
	uint16_t bufferAddress = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	f8a7 3f90 	strh.w	r3, [r7, #3984]	; 0xf90
	HAL_StatusTypeDef retVal = HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	f887 3f8f 	strb.w	r3, [r7, #3983]	; 0xf8f

	if(pwm_struct->outputType != OutType_Map)
 800168e:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001692:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	791b      	ldrb	r3, [r3, #4]
 800169a:	2b02      	cmp	r3, #2
 800169c:	d002      	beq.n	80016a4 <PDM_PWM_Map_Load_From_EEPROM+0x48>
		return retVal;
 800169e:	f897 3f8f 	ldrb.w	r3, [r7, #3983]	; 0xf8f
 80016a2:	e268      	b.n	8001b76 <PDM_PWM_Map_Load_From_EEPROM+0x51a>

	retVal = HAL_I2C_Mem_Read(hi2c, EEPROM_I2C_ADDRESS, mem_address, 2, buffer, sizeof(buffer), EEPROM_TIMEOUT);
 80016a4:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80016a8:	f6a3 7392 	subw	r3, r3, #3986	; 0xf92
 80016ac:	881a      	ldrh	r2, [r3, #0]
 80016ae:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80016b2:	f6a3 708c 	subw	r0, r3, #3980	; 0xf8c
 80016b6:	230a      	movs	r3, #10
 80016b8:	9302      	str	r3, [sp, #8]
 80016ba:	f640 737f 	movw	r3, #3967	; 0xf7f
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	f107 0310 	add.w	r3, r7, #16
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2302      	movs	r3, #2
 80016c8:	21a0      	movs	r1, #160	; 0xa0
 80016ca:	6800      	ldr	r0, [r0, #0]
 80016cc:	f005 f8ae 	bl	800682c <HAL_I2C_Mem_Read>
 80016d0:	4603      	mov	r3, r0
 80016d2:	f887 3f8f 	strb.w	r3, [r7, #3983]	; 0xf8f

	if(pwm_struct->pwmMapStruct != NULL)
 80016d6:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80016da:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f000 823e 	beq.w	8001b64 <PDM_PWM_Map_Load_From_EEPROM+0x508>
	{
		pwm_struct->pwmMapStruct->mapLengths[0] = buffer[0];
 80016e8:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80016ec:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 80016f8:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 80016fc:	7812      	ldrb	r2, [r2, #0]
 80016fe:	711a      	strb	r2, [r3, #4]
		pwm_struct->pwmMapStruct->mapLengths[1] = buffer[1];
 8001700:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001704:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 8001710:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 8001714:	7852      	ldrb	r2, [r2, #1]
 8001716:	715a      	strb	r2, [r3, #5]

		bufferAddress += 2;
 8001718:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 800171c:	3302      	adds	r3, #2
 800171e:	f8a7 3f90 	strh.w	r3, [r7, #3984]	; 0xf90

		if((pwm_struct->pwmMapStruct->mapLengths[0] > PWM_TABLE_MAX_SIZE)
 8001722:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001726:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	791b      	ldrb	r3, [r3, #4]
 8001730:	2b10      	cmp	r3, #16
 8001732:	d808      	bhi.n	8001746 <PDM_PWM_Map_Load_From_EEPROM+0xea>
				|| (pwm_struct->pwmMapStruct->mapLengths[1] > PWM_TABLE_MAX_SIZE))
 8001734:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001738:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	795b      	ldrb	r3, [r3, #5]
 8001742:	2b10      	cmp	r3, #16
 8001744:	d906      	bls.n	8001754 <PDM_PWM_Map_Load_From_EEPROM+0xf8>
			pwm_struct->outputType = OutType_Error;
 8001746:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 800174a:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2204      	movs	r2, #4
 8001752:	711a      	strb	r2, [r3, #4]

		if(pwm_struct->outputType == OutType_Map)
 8001754:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001758:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	791b      	ldrb	r3, [r3, #4]
 8001760:	2b02      	cmp	r3, #2
 8001762:	f040 80a4 	bne.w	80018ae <PDM_PWM_Map_Load_From_EEPROM+0x252>
		{
			pwm_struct->pwmMapStruct->dutyCycleMap = malloc(pwm_struct->pwmMapStruct->mapLengths[0] * sizeof(uint16_t*));
 8001766:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 800176a:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	791b      	ldrb	r3, [r3, #4]
 8001774:	009a      	lsls	r2, r3, #2
 8001776:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 800177a:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	699c      	ldr	r4, [r3, #24]
 8001782:	4610      	mov	r0, r2
 8001784:	f00e f9a0 	bl	800fac8 <malloc>
 8001788:	4603      	mov	r3, r0
 800178a:	6163      	str	r3, [r4, #20]
			pwm_struct->pwmMapStruct->commandVarStep[0] = malloc(pwm_struct->pwmMapStruct->mapLengths[0] * sizeof(int16_t));
 800178c:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001790:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	791b      	ldrb	r3, [r3, #4]
 800179a:	005a      	lsls	r2, r3, #1
 800179c:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80017a0:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	699c      	ldr	r4, [r3, #24]
 80017a8:	4610      	mov	r0, r2
 80017aa:	f00e f98d 	bl	800fac8 <malloc>
 80017ae:	4603      	mov	r3, r0
 80017b0:	60e3      	str	r3, [r4, #12]
			pwm_struct->pwmMapStruct->commandVarStep[1] = malloc(pwm_struct->pwmMapStruct->mapLengths[1] * sizeof(int16_t));
 80017b2:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80017b6:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	795b      	ldrb	r3, [r3, #5]
 80017c0:	005a      	lsls	r2, r3, #1
 80017c2:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80017c6:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699c      	ldr	r4, [r3, #24]
 80017ce:	4610      	mov	r0, r2
 80017d0:	f00e f97a 	bl	800fac8 <malloc>
 80017d4:	4603      	mov	r3, r0
 80017d6:	6123      	str	r3, [r4, #16]

			if((pwm_struct->pwmMapStruct->dutyCycleMap == NULL)
 80017d8:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80017dc:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d011      	beq.n	800180e <PDM_PWM_Map_Load_From_EEPROM+0x1b2>
					|| (pwm_struct->pwmMapStruct->commandVarStep[0] == NULL)
 80017ea:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80017ee:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d008      	beq.n	800180e <PDM_PWM_Map_Load_From_EEPROM+0x1b2>
					|| (pwm_struct->pwmMapStruct->commandVarStep[1] == NULL))
 80017fc:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001800:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d106      	bne.n	800181c <PDM_PWM_Map_Load_From_EEPROM+0x1c0>
				pwm_struct->outputType = OutType_Error;
 800180e:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001812:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2204      	movs	r2, #4
 800181a:	711a      	strb	r2, [r3, #4]

			for(uint8_t i = 0; (i < pwm_struct->pwmMapStruct->mapLengths[0]) && (pwm_struct->outputType == OutType_Map); i++)
 800181c:	2300      	movs	r3, #0
 800181e:	f887 3f97 	strb.w	r3, [r7, #3991]	; 0xf97
 8001822:	e031      	b.n	8001888 <PDM_PWM_Map_Load_From_EEPROM+0x22c>
			{
				pwm_struct->pwmMapStruct->dutyCycleMap[i] = malloc(pwm_struct->pwmMapStruct->mapLengths[1] * sizeof(uint16_t));
 8001824:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001828:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	795b      	ldrb	r3, [r3, #5]
 8001832:	0059      	lsls	r1, r3, #1
 8001834:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001838:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	695a      	ldr	r2, [r3, #20]
 8001842:	f897 3f97 	ldrb.w	r3, [r7, #3991]	; 0xf97
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	18d4      	adds	r4, r2, r3
 800184a:	4608      	mov	r0, r1
 800184c:	f00e f93c 	bl	800fac8 <malloc>
 8001850:	4603      	mov	r3, r0
 8001852:	6023      	str	r3, [r4, #0]

				if(pwm_struct->pwmMapStruct->dutyCycleMap[i] == NULL)
 8001854:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001858:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	695a      	ldr	r2, [r3, #20]
 8001862:	f897 3f97 	ldrb.w	r3, [r7, #3991]	; 0xf97
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d106      	bne.n	800187e <PDM_PWM_Map_Load_From_EEPROM+0x222>
					pwm_struct->outputType = OutType_Error;
 8001870:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001874:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2204      	movs	r2, #4
 800187c:	711a      	strb	r2, [r3, #4]
			for(uint8_t i = 0; (i < pwm_struct->pwmMapStruct->mapLengths[0]) && (pwm_struct->outputType == OutType_Map); i++)
 800187e:	f897 3f97 	ldrb.w	r3, [r7, #3991]	; 0xf97
 8001882:	3301      	adds	r3, #1
 8001884:	f887 3f97 	strb.w	r3, [r7, #3991]	; 0xf97
 8001888:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 800188c:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	791b      	ldrb	r3, [r3, #4]
 8001896:	f897 2f97 	ldrb.w	r2, [r7, #3991]	; 0xf97
 800189a:	429a      	cmp	r2, r3
 800189c:	d207      	bcs.n	80018ae <PDM_PWM_Map_Load_From_EEPROM+0x252>
 800189e:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80018a2:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	791b      	ldrb	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d0ba      	beq.n	8001824 <PDM_PWM_Map_Load_From_EEPROM+0x1c8>
			}
		}

		if(pwm_struct->outputType == OutType_Map)
 80018ae:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80018b2:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	791b      	ldrb	r3, [r3, #4]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	f040 8159 	bne.w	8001b72 <PDM_PWM_Map_Load_From_EEPROM+0x516>
		{
			for(uint8_t i = 0; i < pwm_struct->pwmMapStruct->mapLengths[0]; i++)
 80018c0:	2300      	movs	r3, #0
 80018c2:	f887 3f96 	strb.w	r3, [r7, #3990]	; 0xf96
 80018c6:	e045      	b.n	8001954 <PDM_PWM_Map_Load_From_EEPROM+0x2f8>
			{
				pwm_struct->pwmMapStruct->commandVarStep[0][i]  = buffer[(i * 2) + bufferAddress] << 8;
 80018c8:	f897 3f96 	ldrb.w	r3, [r7, #3990]	; 0xf96
 80018cc:	005a      	lsls	r2, r3, #1
 80018ce:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 80018d2:	4413      	add	r3, r2
 80018d4:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 80018d8:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	0219      	lsls	r1, r3, #8
 80018e0:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80018e4:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	68da      	ldr	r2, [r3, #12]
 80018ee:	f897 3f96 	ldrb.w	r3, [r7, #3990]	; 0xf96
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	4413      	add	r3, r2
 80018f6:	b20a      	sxth	r2, r1
 80018f8:	801a      	strh	r2, [r3, #0]
				pwm_struct->pwmMapStruct->commandVarStep[0][i] |= buffer[(i * 2) + 1 + bufferAddress];
 80018fa:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80018fe:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	68da      	ldr	r2, [r3, #12]
 8001908:	f897 3f96 	ldrb.w	r3, [r7, #3990]	; 0xf96
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	4413      	add	r3, r2
 8001910:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001914:	f897 3f96 	ldrb.w	r3, [r7, #3990]	; 0xf96
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 8001920:	4413      	add	r3, r2
 8001922:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 8001926:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 800192a:	5cd3      	ldrb	r3, [r2, r3]
 800192c:	b21a      	sxth	r2, r3
 800192e:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001932:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	68d8      	ldr	r0, [r3, #12]
 800193c:	f897 3f96 	ldrb.w	r3, [r7, #3990]	; 0xf96
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	4403      	add	r3, r0
 8001944:	430a      	orrs	r2, r1
 8001946:	b212      	sxth	r2, r2
 8001948:	801a      	strh	r2, [r3, #0]
			for(uint8_t i = 0; i < pwm_struct->pwmMapStruct->mapLengths[0]; i++)
 800194a:	f897 3f96 	ldrb.w	r3, [r7, #3990]	; 0xf96
 800194e:	3301      	adds	r3, #1
 8001950:	f887 3f96 	strb.w	r3, [r7, #3990]	; 0xf96
 8001954:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001958:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	791b      	ldrb	r3, [r3, #4]
 8001962:	f897 2f96 	ldrb.w	r2, [r7, #3990]	; 0xf96
 8001966:	429a      	cmp	r2, r3
 8001968:	d3ae      	bcc.n	80018c8 <PDM_PWM_Map_Load_From_EEPROM+0x26c>
			}

			bufferAddress += pwm_struct->pwmMapStruct->mapLengths[0] * 2;
 800196a:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 800196e:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	791b      	ldrb	r3, [r3, #4]
 8001978:	b29b      	uxth	r3, r3
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	b29a      	uxth	r2, r3
 800197e:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 8001982:	4413      	add	r3, r2
 8001984:	f8a7 3f90 	strh.w	r3, [r7, #3984]	; 0xf90

			for(uint8_t i = 0; i < pwm_struct->pwmMapStruct->mapLengths[1]; i++)
 8001988:	2300      	movs	r3, #0
 800198a:	f887 3f95 	strb.w	r3, [r7, #3989]	; 0xf95
 800198e:	e045      	b.n	8001a1c <PDM_PWM_Map_Load_From_EEPROM+0x3c0>
			{
				pwm_struct->pwmMapStruct->commandVarStep[1][i]  = buffer[(i * 2) + bufferAddress] << 8;
 8001990:	f897 3f95 	ldrb.w	r3, [r7, #3989]	; 0xf95
 8001994:	005a      	lsls	r2, r3, #1
 8001996:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 800199a:	4413      	add	r3, r2
 800199c:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 80019a0:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 80019a4:	5cd3      	ldrb	r3, [r2, r3]
 80019a6:	0219      	lsls	r1, r3, #8
 80019a8:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80019ac:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	691a      	ldr	r2, [r3, #16]
 80019b6:	f897 3f95 	ldrb.w	r3, [r7, #3989]	; 0xf95
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	b20a      	sxth	r2, r1
 80019c0:	801a      	strh	r2, [r3, #0]
				pwm_struct->pwmMapStruct->commandVarStep[1][i] |= buffer[(i * 2) + 1 + bufferAddress];
 80019c2:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80019c6:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	691a      	ldr	r2, [r3, #16]
 80019d0:	f897 3f95 	ldrb.w	r3, [r7, #3989]	; 0xf95
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	4413      	add	r3, r2
 80019d8:	f9b3 1000 	ldrsh.w	r1, [r3]
 80019dc:	f897 3f95 	ldrb.w	r3, [r7, #3989]	; 0xf95
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 80019e8:	4413      	add	r3, r2
 80019ea:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 80019ee:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 80019f2:	5cd3      	ldrb	r3, [r2, r3]
 80019f4:	b21a      	sxth	r2, r3
 80019f6:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 80019fa:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	6918      	ldr	r0, [r3, #16]
 8001a04:	f897 3f95 	ldrb.w	r3, [r7, #3989]	; 0xf95
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	4403      	add	r3, r0
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	b212      	sxth	r2, r2
 8001a10:	801a      	strh	r2, [r3, #0]
			for(uint8_t i = 0; i < pwm_struct->pwmMapStruct->mapLengths[1]; i++)
 8001a12:	f897 3f95 	ldrb.w	r3, [r7, #3989]	; 0xf95
 8001a16:	3301      	adds	r3, #1
 8001a18:	f887 3f95 	strb.w	r3, [r7, #3989]	; 0xf95
 8001a1c:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001a20:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	795b      	ldrb	r3, [r3, #5]
 8001a2a:	f897 2f95 	ldrb.w	r2, [r7, #3989]	; 0xf95
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d3ae      	bcc.n	8001990 <PDM_PWM_Map_Load_From_EEPROM+0x334>
			}

			bufferAddress += pwm_struct->pwmMapStruct->mapLengths[1] * 2;
 8001a32:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001a36:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	699b      	ldr	r3, [r3, #24]
 8001a3e:	795b      	ldrb	r3, [r3, #5]
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 8001a4a:	4413      	add	r3, r2
 8001a4c:	f8a7 3f90 	strh.w	r3, [r7, #3984]	; 0xf90

			for(uint8_t x = 0; x < pwm_struct->pwmMapStruct->mapLengths[0]; x++)
 8001a50:	2300      	movs	r3, #0
 8001a52:	f887 3f94 	strb.w	r3, [r7, #3988]	; 0xf94
 8001a56:	e078      	b.n	8001b4a <PDM_PWM_Map_Load_From_EEPROM+0x4ee>
			{
				for(uint8_t y = 0; y < pwm_struct->pwmMapStruct->mapLengths[1]; y++)
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f887 3f93 	strb.w	r3, [r7, #3987]	; 0xf93
 8001a5e:	e064      	b.n	8001b2a <PDM_PWM_Map_Load_From_EEPROM+0x4ce>
				{
					pwm_struct->pwmMapStruct->dutyCycleMap[x][y]  = buffer[(((10 * x) + y) * 2) + bufferAddress] << 8;
 8001a60:	f897 2f94 	ldrb.w	r2, [r7, #3988]	; 0xf94
 8001a64:	4613      	mov	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4413      	add	r3, r2
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	f897 3f93 	ldrb.w	r3, [r7, #3987]	; 0xf93
 8001a72:	4413      	add	r3, r2
 8001a74:	005a      	lsls	r2, r3, #1
 8001a76:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 8001a7a:	4413      	add	r3, r2
 8001a7c:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 8001a80:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 8001a84:	5cd3      	ldrb	r3, [r2, r3]
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001a8c:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	6959      	ldr	r1, [r3, #20]
 8001a96:	f897 3f94 	ldrb.w	r3, [r7, #3988]	; 0xf94
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	6819      	ldr	r1, [r3, #0]
 8001aa0:	f897 3f93 	ldrb.w	r3, [r7, #3987]	; 0xf93
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	440b      	add	r3, r1
 8001aa8:	0212      	lsls	r2, r2, #8
 8001aaa:	b292      	uxth	r2, r2
 8001aac:	801a      	strh	r2, [r3, #0]
					pwm_struct->pwmMapStruct->dutyCycleMap[x][y] |= buffer[(((10 * x) + y) * 2) + 1 + bufferAddress];
 8001aae:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001ab2:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	695a      	ldr	r2, [r3, #20]
 8001abc:	f897 3f94 	ldrb.w	r3, [r7, #3988]	; 0xf94
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	f897 3f93 	ldrb.w	r3, [r7, #3987]	; 0xf93
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	8819      	ldrh	r1, [r3, #0]
 8001ad0:	f897 2f94 	ldrb.w	r2, [r7, #3988]	; 0xf94
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4413      	add	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	461a      	mov	r2, r3
 8001ade:	f897 3f93 	ldrb.w	r3, [r7, #3987]	; 0xf93
 8001ae2:	4413      	add	r3, r2
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	f8b7 3f90 	ldrh.w	r3, [r7, #3984]	; 0xf90
 8001aec:	4413      	add	r3, r2
 8001aee:	f607 7298 	addw	r2, r7, #3992	; 0xf98
 8001af2:	f6a2 7288 	subw	r2, r2, #3976	; 0xf88
 8001af6:	5cd3      	ldrb	r3, [r2, r3]
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001afe:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	6958      	ldr	r0, [r3, #20]
 8001b08:	f897 3f94 	ldrb.w	r3, [r7, #3988]	; 0xf94
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4403      	add	r3, r0
 8001b10:	6818      	ldr	r0, [r3, #0]
 8001b12:	f897 3f93 	ldrb.w	r3, [r7, #3987]	; 0xf93
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4403      	add	r3, r0
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	b292      	uxth	r2, r2
 8001b1e:	801a      	strh	r2, [r3, #0]
				for(uint8_t y = 0; y < pwm_struct->pwmMapStruct->mapLengths[1]; y++)
 8001b20:	f897 3f93 	ldrb.w	r3, [r7, #3987]	; 0xf93
 8001b24:	3301      	adds	r3, #1
 8001b26:	f887 3f93 	strb.w	r3, [r7, #3987]	; 0xf93
 8001b2a:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001b2e:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	795b      	ldrb	r3, [r3, #5]
 8001b38:	f897 2f93 	ldrb.w	r2, [r7, #3987]	; 0xf93
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d38f      	bcc.n	8001a60 <PDM_PWM_Map_Load_From_EEPROM+0x404>
			for(uint8_t x = 0; x < pwm_struct->pwmMapStruct->mapLengths[0]; x++)
 8001b40:	f897 3f94 	ldrb.w	r3, [r7, #3988]	; 0xf94
 8001b44:	3301      	adds	r3, #1
 8001b46:	f887 3f94 	strb.w	r3, [r7, #3988]	; 0xf94
 8001b4a:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001b4e:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	791b      	ldrb	r3, [r3, #4]
 8001b58:	f897 2f94 	ldrb.w	r2, [r7, #3988]	; 0xf94
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	f4ff af7b 	bcc.w	8001a58 <PDM_PWM_Map_Load_From_EEPROM+0x3fc>
 8001b62:	e006      	b.n	8001b72 <PDM_PWM_Map_Load_From_EEPROM+0x516>
			}
		}
	}

	else
		pwm_struct->outputType = OutType_Error;
 8001b64:	f607 7398 	addw	r3, r7, #3992	; 0xf98
 8001b68:	f5a3 6379 	sub.w	r3, r3, #3984	; 0xf90
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2204      	movs	r2, #4
 8001b70:	711a      	strb	r2, [r3, #4]

	return retVal;
 8001b72:	f897 3f8f 	ldrb.w	r3, [r7, #3983]	; 0xf8f
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	f607 779c 	addw	r7, r7, #3996	; 0xf9c
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}

08001b80 <PDM_Hard_Code_Config>:

//Use for configuration without or with partial EEPROM data
__weak void PDM_Hard_Code_Config()
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
	//Output 1 - Bomba de Combustível
	outputStruct[0].outEnable[0] = Output_Enabled;
 8001b86:	4b8a      	ldr	r3, [pc, #552]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	731a      	strb	r2, [r3, #12]
	outputStruct[0].inputEnable[0] = 0x0021;
 8001b8c:	4b88      	ldr	r3, [pc, #544]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001b8e:	2221      	movs	r2, #33	; 0x21
 8001b90:	801a      	strh	r2, [r3, #0]
	outputStruct[0].inputLevels[0] = 0x0000;
 8001b92:	4b87      	ldr	r3, [pc, #540]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	809a      	strh	r2, [r3, #4]
	pwmOutStruct[0].pwmFrequency = PWM_FREQ_10000HZ;
 8001b98:	4b86      	ldr	r3, [pc, #536]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	805a      	strh	r2, [r3, #2]
	pwmOutStruct[0].outputType = OutType_Preset;
 8001b9e:	4b85      	ldr	r3, [pc, #532]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	711a      	strb	r2, [r3, #4]
	pwmOutStruct[0].presetEnable[0] = 0x0021;
 8001ba4:	4b83      	ldr	r3, [pc, #524]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001ba6:	2221      	movs	r2, #33	; 0x21
 8001ba8:	80da      	strh	r2, [r3, #6]
	pwmOutStruct[0].presetInputs[0] = 0x0000;
 8001baa:	4b82      	ldr	r3, [pc, #520]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	815a      	strh	r2, [r3, #10]
	pwmOutStruct[0].presetDutyCycle[0] = 1000;
 8001bb0:	4b80      	ldr	r3, [pc, #512]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001bb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bb6:	81da      	strh	r2, [r3, #14]

	//Output 2 - Ventoinha Esquerda
	outputStruct[1].outEnable[0] = Output_Enabled;
 8001bb8:	4b7d      	ldr	r3, [pc, #500]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	769a      	strb	r2, [r3, #26]
	outputStruct[1].inputEnable[0] = 0x0024;
 8001bbe:	4b7c      	ldr	r3, [pc, #496]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001bc0:	2224      	movs	r2, #36	; 0x24
 8001bc2:	81da      	strh	r2, [r3, #14]
	outputStruct[1].inputLevels[0] = 0x0000;
 8001bc4:	4b7a      	ldr	r3, [pc, #488]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	825a      	strh	r2, [r3, #18]
	pwmOutStruct[1].pwmFrequency = PWM_FREQ_10000HZ;
 8001bca:	4b7a      	ldr	r3, [pc, #488]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001bcc:	2208      	movs	r2, #8
 8001bce:	845a      	strh	r2, [r3, #34]	; 0x22
	pwmOutStruct[1].outputType = OutType_Preset;
 8001bd0:	4b78      	ldr	r3, [pc, #480]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pwmOutStruct[1].presetEnable[0] = 0x0024;
 8001bd8:	4b76      	ldr	r3, [pc, #472]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001bda:	2224      	movs	r2, #36	; 0x24
 8001bdc:	84da      	strh	r2, [r3, #38]	; 0x26
	pwmOutStruct[1].presetInputs[0] = 0x0000;
 8001bde:	4b75      	ldr	r3, [pc, #468]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	855a      	strh	r2, [r3, #42]	; 0x2a
	pwmOutStruct[1].presetDutyCycle[0] = 1000;
 8001be4:	4b73      	ldr	r3, [pc, #460]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001be6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bea:	85da      	strh	r2, [r3, #46]	; 0x2e

	//Output 3 - Ventoinha Direita
	outputStruct[2].outEnable[0] = Output_Enabled;
 8001bec:	4b70      	ldr	r3, [pc, #448]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	outputStruct[2].inputEnable[0] = 0x0024;
 8001bf4:	4b6e      	ldr	r3, [pc, #440]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001bf6:	2224      	movs	r2, #36	; 0x24
 8001bf8:	839a      	strh	r2, [r3, #28]
	outputStruct[2].inputLevels[0] = 0x0000;
 8001bfa:	4b6d      	ldr	r3, [pc, #436]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	841a      	strh	r2, [r3, #32]
	pwmOutStruct[2].pwmFrequency = PWM_FREQ_10000HZ;
 8001c00:	4b6c      	ldr	r3, [pc, #432]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c02:	2208      	movs	r2, #8
 8001c04:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	pwmOutStruct[2].outputType = OutType_Preset;
 8001c08:	4b6a      	ldr	r3, [pc, #424]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	pwmOutStruct[2].presetEnable[0] = 0x0024;
 8001c10:	4b68      	ldr	r3, [pc, #416]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c12:	2224      	movs	r2, #36	; 0x24
 8001c14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	pwmOutStruct[2].presetInputs[0] = 0x0000;
 8001c18:	4b66      	ldr	r3, [pc, #408]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	pwmOutStruct[2].presetDutyCycle[0] = 1000;
 8001c20:	4b64      	ldr	r3, [pc, #400]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c26:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

	//Output 4 - Fueltech
	outputStruct[3].outEnable[0] = Output_Enabled;
 8001c2a:	4b61      	ldr	r3, [pc, #388]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	outputStruct[3].inputEnable[0] = 0x0020;
 8001c32:	4b5f      	ldr	r3, [pc, #380]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c34:	2220      	movs	r2, #32
 8001c36:	855a      	strh	r2, [r3, #42]	; 0x2a
	outputStruct[3].inputLevels[0] = 0x0000;
 8001c38:	4b5d      	ldr	r3, [pc, #372]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	85da      	strh	r2, [r3, #46]	; 0x2e
	pwmOutStruct[3].pwmFrequency = PWM_FREQ_10000HZ;
 8001c3e:	4b5d      	ldr	r3, [pc, #372]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c40:	2208      	movs	r2, #8
 8001c42:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	pwmOutStruct[3].outputType = OutType_Preset;
 8001c46:	4b5b      	ldr	r3, [pc, #364]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	pwmOutStruct[3].presetEnable[0] = 0x0020;
 8001c4e:	4b59      	ldr	r3, [pc, #356]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c50:	2220      	movs	r2, #32
 8001c52:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	pwmOutStruct[3].presetInputs[0] = 0x0000;
 8001c56:	4b57      	ldr	r3, [pc, #348]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	pwmOutStruct[3].presetDutyCycle[0] = 1000;
 8001c5e:	4b55      	ldr	r3, [pc, #340]	; (8001db4 <PDM_Hard_Code_Config+0x234>)
 8001c60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c64:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e

	//Output 5 - WBO2
	outputStruct[4].outEnable[0] = Output_Enabled;
 8001c68:	4b51      	ldr	r3, [pc, #324]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	outputStruct[4].inputEnable[0] = 0x0021;
 8001c70:	4b4f      	ldr	r3, [pc, #316]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c72:	2221      	movs	r2, #33	; 0x21
 8001c74:	871a      	strh	r2, [r3, #56]	; 0x38
	outputStruct[4].inputLevels[0] = 0x0000;
 8001c76:	4b4e      	ldr	r3, [pc, #312]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	879a      	strh	r2, [r3, #60]	; 0x3c

	//Output 6 - CMP e Pressão de Combustível
	outputStruct[5].outEnable[0] = Output_Enabled;
 8001c7c:	4b4c      	ldr	r3, [pc, #304]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	outputStruct[5].inputEnable[0] = 0x0020;
 8001c84:	4b4a      	ldr	r3, [pc, #296]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c86:	2220      	movs	r2, #32
 8001c88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	outputStruct[5].inputLevels[0] = 0x0000;
 8001c8c:	4b48      	ldr	r3, [pc, #288]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

	//Output 7 - Pressão de Óleo e Pressão do Shifter
	outputStruct[6].outEnable[0] = Output_Enabled;
 8001c94:	4b46      	ldr	r3, [pc, #280]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	outputStruct[6].inputEnable[0] = 0x0020;
 8001c9c:	4b44      	ldr	r3, [pc, #272]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001c9e:	2220      	movs	r2, #32
 8001ca0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	outputStruct[6].inputLevels[0] = 0x0000;
 8001ca4:	4b42      	ldr	r3, [pc, #264]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

	//Output 8 - Relay de Partida
	outputStruct[7].outEnable[0] = Output_Enabled;
 8001cac:	4b40      	ldr	r3, [pc, #256]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	outputStruct[7].inputEnable[0] = 0x0028;
 8001cb4:	4b3e      	ldr	r3, [pc, #248]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cb6:	2228      	movs	r2, #40	; 0x28
 8001cb8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	outputStruct[7].inputLevels[0] = 0x0000;
 8001cbc:	4b3c      	ldr	r3, [pc, #240]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	//Output 9 - Brake Light
	outputStruct[8].outEnable[0] = Output_Enabled;
 8001cc4:	4b3a      	ldr	r3, [pc, #232]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
	outputStruct[8].inputEnable[0] = 0x0000;
 8001ccc:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	outputStruct[8].inputLevels[0] = 0x0000;
 8001cd4:	4b36      	ldr	r3, [pc, #216]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74

	//Output 10 - Solenóides
	outputStruct[9].outEnable[0] = Output_Enabled;
 8001cdc:	4b34      	ldr	r3, [pc, #208]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
	outputStruct[9].inputEnable[0] = 0x0020;
 8001ce4:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	outputStruct[9].inputLevels[0] = 0x0000;
 8001cec:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82

	//Output 11 - Veloc. Roda F
	outputStruct[10].outEnable[0] = Output_Enabled;
 8001cf4:	4b2e      	ldr	r3, [pc, #184]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	outputStruct[10].inputEnable[0] = 0x0020;
 8001cfc:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001cfe:	2220      	movs	r2, #32
 8001d00:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	outputStruct[10].inputLevels[0] = 0x0000;
 8001d04:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90

	//Output 12 - Veloc. Roda R
	outputStruct[11].outEnable[0] = Output_Enabled;
 8001d0c:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
	outputStruct[11].inputEnable[0] = 0x0020;
 8001d14:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d16:	2220      	movs	r2, #32
 8001d18:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	outputStruct[11].inputLevels[0] = 0x0000;
 8001d1c:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e

	//Output 13 - Bobina
	outputStruct[12].outEnable[0] = Output_Enabled;
 8001d24:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	outputStruct[12].inputEnable[0] = 0x0020;
 8001d2c:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d2e:	2220      	movs	r2, #32
 8001d30:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
	outputStruct[12].inputLevels[0] = 0x0000;
 8001d34:	4b1e      	ldr	r3, [pc, #120]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac

	//Output 14 - Bico Injetor
	outputStruct[13].outEnable[0] = Output_Enabled;
 8001d3c:	4b1c      	ldr	r3, [pc, #112]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	outputStruct[13].inputEnable[0] = 0x0020;
 8001d44:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d46:	2220      	movs	r2, #32
 8001d48:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
	outputStruct[13].inputLevels[0] = 0x0000;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba

	//Output 15 - Buck DRS
	outputStruct[14].outEnable[0] = Output_Enabled;
 8001d54:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	outputStruct[14].inputEnable[0] = 0x0021;
 8001d5c:	4b14      	ldr	r3, [pc, #80]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d5e:	2221      	movs	r2, #33	; 0x21
 8001d60:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
	outputStruct[14].inputLevels[0] = 0x0001;
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8

	//Output 16 - Buck DAQ
	outputStruct[15].outEnable[0] = Output_Enabled;
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
	outputStruct[15].inputEnable[0] = 0x0021;
 8001d74:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d76:	2221      	movs	r2, #33	; 0x21
 8001d78:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
	outputStruct[15].inputLevels[0] = 0x0001;
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <PDM_Hard_Code_Config+0x230>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6

	canConfig.baudRate = CAN_1000kbps;
 8001d84:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <PDM_Hard_Code_Config+0x238>)
 8001d86:	2204      	movs	r2, #4
 8001d88:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 0; i < 16; i++)
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	71fb      	strb	r3, [r7, #7]
 8001d8e:	e006      	b.n	8001d9e <PDM_Hard_Code_Config+0x21e>
		dataFreqBuffer[i] = Data_Freq_50Hz;
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <PDM_Hard_Code_Config+0x23c>)
 8001d94:	2103      	movs	r1, #3
 8001d96:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 16; i++)
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	71fb      	strb	r3, [r7, #7]
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	2b0f      	cmp	r3, #15
 8001da2:	d9f5      	bls.n	8001d90 <PDM_Hard_Code_Config+0x210>

	return;
 8001da4:	bf00      	nop
}
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	200007d4 	.word	0x200007d4
 8001db4:	200008b4 	.word	0x200008b4
 8001db8:	200006a4 	.word	0x200006a4
 8001dbc:	2000071c 	.word	0x2000071c

08001dc0 <Output_Reset_State>:

static void Output_Reset_State()
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FAULTRST_GPIO_Port, FAULTRST_Pin, GPIO_PIN_SET);
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	2110      	movs	r1, #16
 8001dca:	4840      	ldr	r0, [pc, #256]	; (8001ecc <Output_Reset_State+0x10c>)
 8001dcc:	f004 fb9e 	bl	800650c <HAL_GPIO_WritePin>

	for(uint8_t i = 0; i < NBR_OF_OUTPUTS; i++)
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	71fb      	strb	r3, [r7, #7]
 8001dd4:	e00e      	b.n	8001df4 <Output_Reset_State+0x34>
		memset(&outputStruct[i], '\0', sizeof(Output_Control_Struct));
 8001dd6:	79fa      	ldrb	r2, [r7, #7]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	1a9b      	subs	r3, r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4a3b      	ldr	r2, [pc, #236]	; (8001ed0 <Output_Reset_State+0x110>)
 8001de2:	4413      	add	r3, r2
 8001de4:	220e      	movs	r2, #14
 8001de6:	2100      	movs	r1, #0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f00d fe7d 	bl	800fae8 <memset>
	for(uint8_t i = 0; i < NBR_OF_OUTPUTS; i++)
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	3301      	adds	r3, #1
 8001df2:	71fb      	strb	r3, [r7, #7]
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	2b0f      	cmp	r3, #15
 8001df8:	d9ed      	bls.n	8001dd6 <Output_Reset_State+0x16>

	//Starts PWM timers
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001dfa:	210c      	movs	r1, #12
 8001dfc:	4835      	ldr	r0, [pc, #212]	; (8001ed4 <Output_Reset_State+0x114>)
 8001dfe:	f007 ff2b 	bl	8009c58 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8001e02:	2104      	movs	r1, #4
 8001e04:	4834      	ldr	r0, [pc, #208]	; (8001ed8 <Output_Reset_State+0x118>)
 8001e06:	f009 f8d5 	bl	800afb4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001e0a:	2108      	movs	r1, #8
 8001e0c:	4833      	ldr	r0, [pc, #204]	; (8001edc <Output_Reset_State+0x11c>)
 8001e0e:	f007 ff23 	bl	8009c58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001e12:	210c      	movs	r1, #12
 8001e14:	4832      	ldr	r0, [pc, #200]	; (8001ee0 <Output_Reset_State+0x120>)
 8001e16:	f007 ff1f 	bl	8009c58 <HAL_TIM_PWM_Start>

	//Zeroes all the PWM outputs duty cycles
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8001e1a:	4b2e      	ldr	r3, [pc, #184]	; (8001ed4 <Output_Reset_State+0x114>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001e22:	4b2d      	ldr	r3, [pc, #180]	; (8001ed8 <Output_Reset_State+0x118>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2200      	movs	r2, #0
 8001e28:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001e2a:	4b2c      	ldr	r3, [pc, #176]	; (8001edc <Output_Reset_State+0x11c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001e32:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <Output_Reset_State+0x120>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2200      	movs	r2, #0
 8001e38:	641a      	str	r2, [r3, #64]	; 0x40

	//Sets all normal outputs to zero
	HAL_GPIO_WritePin(OUTPUT5_GPIO_Port, OUTPUT5_Pin, GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e40:	4828      	ldr	r0, [pc, #160]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e42:	f004 fb63 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT6_GPIO_Port, OUTPUT6_Pin, GPIO_PIN_RESET);
 8001e46:	2200      	movs	r2, #0
 8001e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e4c:	4825      	ldr	r0, [pc, #148]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e4e:	f004 fb5d 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT7_GPIO_Port, OUTPUT7_Pin, GPIO_PIN_RESET);
 8001e52:	2200      	movs	r2, #0
 8001e54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e58:	4822      	ldr	r0, [pc, #136]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e5a:	f004 fb57 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT8_GPIO_Port, OUTPUT8_Pin, GPIO_PIN_RESET);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e64:	481f      	ldr	r0, [pc, #124]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e66:	f004 fb51 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT9_GPIO_Port, OUTPUT9_Pin, GPIO_PIN_RESET);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e70:	481c      	ldr	r0, [pc, #112]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e72:	f004 fb4b 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT10_GPIO_Port, OUTPUT10_Pin, GPIO_PIN_RESET);
 8001e76:	2200      	movs	r2, #0
 8001e78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e7c:	4819      	ldr	r0, [pc, #100]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e7e:	f004 fb45 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT11_GPIO_Port, OUTPUT11_Pin, GPIO_PIN_RESET);
 8001e82:	2200      	movs	r2, #0
 8001e84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e88:	4816      	ldr	r0, [pc, #88]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e8a:	f004 fb3f 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT12_GPIO_Port, OUTPUT12_Pin, GPIO_PIN_RESET);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e94:	4813      	ldr	r0, [pc, #76]	; (8001ee4 <Output_Reset_State+0x124>)
 8001e96:	f004 fb39 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT13_GPIO_Port, OUTPUT13_Pin, GPIO_PIN_RESET);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2108      	movs	r1, #8
 8001e9e:	4812      	ldr	r0, [pc, #72]	; (8001ee8 <Output_Reset_State+0x128>)
 8001ea0:	f004 fb34 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT14_GPIO_Port, OUTPUT14_Pin, GPIO_PIN_RESET);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2104      	movs	r1, #4
 8001ea8:	480f      	ldr	r0, [pc, #60]	; (8001ee8 <Output_Reset_State+0x128>)
 8001eaa:	f004 fb2f 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT15_GPIO_Port, OUTPUT15_Pin, GPIO_PIN_RESET);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2120      	movs	r1, #32
 8001eb2:	480d      	ldr	r0, [pc, #52]	; (8001ee8 <Output_Reset_State+0x128>)
 8001eb4:	f004 fb2a 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT16_GPIO_Port, OUTPUT16_Pin, GPIO_PIN_RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2110      	movs	r1, #16
 8001ebc:	480a      	ldr	r0, [pc, #40]	; (8001ee8 <Output_Reset_State+0x128>)
 8001ebe:	f004 fb25 	bl	800650c <HAL_GPIO_WritePin>

	return;
 8001ec2:	bf00      	nop
}
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	200007d4 	.word	0x200007d4
 8001ed4:	200003e0 	.word	0x200003e0
 8001ed8:	200004b8 	.word	0x200004b8
 8001edc:	20000398 	.word	0x20000398
 8001ee0:	20000350 	.word	0x20000350
 8001ee4:	40020c00 	.word	0x40020c00
 8001ee8:	40021800 	.word	0x40021800

08001eec <PDM_Input_Process>:

#include <pdm.h>

//Process input pin levels
void PDM_Input_Process()
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	inputLevels = 0x0000;
 8001ef0:	4b7a      	ldr	r3, [pc, #488]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	801a      	strh	r2, [r3, #0]

	inputLevels  =  HAL_GPIO_ReadPin(INPUT1_GPIO_Port, INPUT1_Pin);
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	4879      	ldr	r0, [pc, #484]	; (80020e0 <PDM_Input_Process+0x1f4>)
 8001efa:	f004 faef 	bl	80064dc <HAL_GPIO_ReadPin>
 8001efe:	4603      	mov	r3, r0
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	4b76      	ldr	r3, [pc, #472]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f04:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT2_GPIO_Port, INPUT2_Pin) << 1);
 8001f06:	2102      	movs	r1, #2
 8001f08:	4875      	ldr	r0, [pc, #468]	; (80020e0 <PDM_Input_Process+0x1f4>)
 8001f0a:	f004 fae7 	bl	80064dc <HAL_GPIO_ReadPin>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	b21a      	sxth	r2, r3
 8001f14:	4b71      	ldr	r3, [pc, #452]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	b21b      	sxth	r3, r3
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	4b6e      	ldr	r3, [pc, #440]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f22:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT3_GPIO_Port, INPUT3_Pin) << 2);
 8001f24:	2104      	movs	r1, #4
 8001f26:	486e      	ldr	r0, [pc, #440]	; (80020e0 <PDM_Input_Process+0x1f4>)
 8001f28:	f004 fad8 	bl	80064dc <HAL_GPIO_ReadPin>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	b21a      	sxth	r2, r3
 8001f32:	4b6a      	ldr	r3, [pc, #424]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	b21b      	sxth	r3, r3
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	b21b      	sxth	r3, r3
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	4b67      	ldr	r3, [pc, #412]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f40:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT4_GPIO_Port, INPUT4_Pin) << 3);
 8001f42:	2108      	movs	r1, #8
 8001f44:	4866      	ldr	r0, [pc, #408]	; (80020e0 <PDM_Input_Process+0x1f4>)
 8001f46:	f004 fac9 	bl	80064dc <HAL_GPIO_ReadPin>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	b21a      	sxth	r2, r3
 8001f50:	4b62      	ldr	r3, [pc, #392]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	4313      	orrs	r3, r2
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	4b5f      	ldr	r3, [pc, #380]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f5e:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT5_GPIO_Port, INPUT5_Pin) << 4);
 8001f60:	2110      	movs	r1, #16
 8001f62:	4860      	ldr	r0, [pc, #384]	; (80020e4 <PDM_Input_Process+0x1f8>)
 8001f64:	f004 faba 	bl	80064dc <HAL_GPIO_ReadPin>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	011b      	lsls	r3, r3, #4
 8001f6c:	b21a      	sxth	r2, r3
 8001f6e:	4b5b      	ldr	r3, [pc, #364]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	4313      	orrs	r3, r2
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	4b58      	ldr	r3, [pc, #352]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f7c:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT6_GPIO_Port, INPUT6_Pin) << 5);
 8001f7e:	2120      	movs	r1, #32
 8001f80:	4858      	ldr	r0, [pc, #352]	; (80020e4 <PDM_Input_Process+0x1f8>)
 8001f82:	f004 faab 	bl	80064dc <HAL_GPIO_ReadPin>
 8001f86:	4603      	mov	r3, r0
 8001f88:	015b      	lsls	r3, r3, #5
 8001f8a:	b21a      	sxth	r2, r3
 8001f8c:	4b53      	ldr	r3, [pc, #332]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	4313      	orrs	r3, r2
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	4b50      	ldr	r3, [pc, #320]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001f9a:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT7_GPIO_Port, INPUT7_Pin) << 6);
 8001f9c:	2140      	movs	r1, #64	; 0x40
 8001f9e:	4852      	ldr	r0, [pc, #328]	; (80020e8 <PDM_Input_Process+0x1fc>)
 8001fa0:	f004 fa9c 	bl	80064dc <HAL_GPIO_ReadPin>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	019b      	lsls	r3, r3, #6
 8001fa8:	b21a      	sxth	r2, r3
 8001faa:	4b4c      	ldr	r3, [pc, #304]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	b21b      	sxth	r3, r3
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	4b49      	ldr	r3, [pc, #292]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001fb8:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT8_GPIO_Port, INPUT8_Pin) << 7);
 8001fba:	2180      	movs	r1, #128	; 0x80
 8001fbc:	484a      	ldr	r0, [pc, #296]	; (80020e8 <PDM_Input_Process+0x1fc>)
 8001fbe:	f004 fa8d 	bl	80064dc <HAL_GPIO_ReadPin>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	01db      	lsls	r3, r3, #7
 8001fc6:	b21a      	sxth	r2, r3
 8001fc8:	4b44      	ldr	r3, [pc, #272]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	b21b      	sxth	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	4b41      	ldr	r3, [pc, #260]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001fd6:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT9_GPIO_Port, INPUT9_Pin) << 8);
 8001fd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fdc:	4842      	ldr	r0, [pc, #264]	; (80020e8 <PDM_Input_Process+0x1fc>)
 8001fde:	f004 fa7d 	bl	80064dc <HAL_GPIO_ReadPin>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	b21a      	sxth	r2, r3
 8001fe8:	4b3c      	ldr	r3, [pc, #240]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	b21b      	sxth	r3, r3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	4b39      	ldr	r3, [pc, #228]	; (80020dc <PDM_Input_Process+0x1f0>)
 8001ff6:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT10_GPIO_Port, INPUT10_Pin) << 9);
 8001ff8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ffc:	483a      	ldr	r0, [pc, #232]	; (80020e8 <PDM_Input_Process+0x1fc>)
 8001ffe:	f004 fa6d 	bl	80064dc <HAL_GPIO_ReadPin>
 8002002:	4603      	mov	r3, r0
 8002004:	025b      	lsls	r3, r3, #9
 8002006:	b21a      	sxth	r2, r3
 8002008:	4b34      	ldr	r3, [pc, #208]	; (80020dc <PDM_Input_Process+0x1f0>)
 800200a:	881b      	ldrh	r3, [r3, #0]
 800200c:	b21b      	sxth	r3, r3
 800200e:	4313      	orrs	r3, r2
 8002010:	b21b      	sxth	r3, r3
 8002012:	b29a      	uxth	r2, r3
 8002014:	4b31      	ldr	r3, [pc, #196]	; (80020dc <PDM_Input_Process+0x1f0>)
 8002016:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT11_GPIO_Port, INPUT11_Pin) << 10);
 8002018:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800201c:	4832      	ldr	r0, [pc, #200]	; (80020e8 <PDM_Input_Process+0x1fc>)
 800201e:	f004 fa5d 	bl	80064dc <HAL_GPIO_ReadPin>
 8002022:	4603      	mov	r3, r0
 8002024:	029b      	lsls	r3, r3, #10
 8002026:	b21a      	sxth	r2, r3
 8002028:	4b2c      	ldr	r3, [pc, #176]	; (80020dc <PDM_Input_Process+0x1f0>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	b21b      	sxth	r3, r3
 800202e:	4313      	orrs	r3, r2
 8002030:	b21b      	sxth	r3, r3
 8002032:	b29a      	uxth	r2, r3
 8002034:	4b29      	ldr	r3, [pc, #164]	; (80020dc <PDM_Input_Process+0x1f0>)
 8002036:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT12_GPIO_Port, INPUT12_Pin) << 11);
 8002038:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800203c:	482a      	ldr	r0, [pc, #168]	; (80020e8 <PDM_Input_Process+0x1fc>)
 800203e:	f004 fa4d 	bl	80064dc <HAL_GPIO_ReadPin>
 8002042:	4603      	mov	r3, r0
 8002044:	02db      	lsls	r3, r3, #11
 8002046:	b21a      	sxth	r2, r3
 8002048:	4b24      	ldr	r3, [pc, #144]	; (80020dc <PDM_Input_Process+0x1f0>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	b21b      	sxth	r3, r3
 800204e:	4313      	orrs	r3, r2
 8002050:	b21b      	sxth	r3, r3
 8002052:	b29a      	uxth	r2, r3
 8002054:	4b21      	ldr	r3, [pc, #132]	; (80020dc <PDM_Input_Process+0x1f0>)
 8002056:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT13_GPIO_Port, INPUT13_Pin) << 12);
 8002058:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800205c:	4821      	ldr	r0, [pc, #132]	; (80020e4 <PDM_Input_Process+0x1f8>)
 800205e:	f004 fa3d 	bl	80064dc <HAL_GPIO_ReadPin>
 8002062:	4603      	mov	r3, r0
 8002064:	031b      	lsls	r3, r3, #12
 8002066:	b21a      	sxth	r2, r3
 8002068:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <PDM_Input_Process+0x1f0>)
 800206a:	881b      	ldrh	r3, [r3, #0]
 800206c:	b21b      	sxth	r3, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	b21b      	sxth	r3, r3
 8002072:	b29a      	uxth	r2, r3
 8002074:	4b19      	ldr	r3, [pc, #100]	; (80020dc <PDM_Input_Process+0x1f0>)
 8002076:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT14_GPIO_Port, INPUT14_Pin) << 13);
 8002078:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800207c:	4819      	ldr	r0, [pc, #100]	; (80020e4 <PDM_Input_Process+0x1f8>)
 800207e:	f004 fa2d 	bl	80064dc <HAL_GPIO_ReadPin>
 8002082:	4603      	mov	r3, r0
 8002084:	035b      	lsls	r3, r3, #13
 8002086:	b21a      	sxth	r2, r3
 8002088:	4b14      	ldr	r3, [pc, #80]	; (80020dc <PDM_Input_Process+0x1f0>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	b21b      	sxth	r3, r3
 800208e:	4313      	orrs	r3, r2
 8002090:	b21b      	sxth	r3, r3
 8002092:	b29a      	uxth	r2, r3
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <PDM_Input_Process+0x1f0>)
 8002096:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT15_GPIO_Port, INPUT15_Pin) << 14);
 8002098:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800209c:	4811      	ldr	r0, [pc, #68]	; (80020e4 <PDM_Input_Process+0x1f8>)
 800209e:	f004 fa1d 	bl	80064dc <HAL_GPIO_ReadPin>
 80020a2:	4603      	mov	r3, r0
 80020a4:	039b      	lsls	r3, r3, #14
 80020a6:	b21a      	sxth	r2, r3
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <PDM_Input_Process+0x1f0>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	b21b      	sxth	r3, r3
 80020ae:	4313      	orrs	r3, r2
 80020b0:	b21b      	sxth	r3, r3
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	4b09      	ldr	r3, [pc, #36]	; (80020dc <PDM_Input_Process+0x1f0>)
 80020b6:	801a      	strh	r2, [r3, #0]

	inputLevels |= (HAL_GPIO_ReadPin(INPUT16_GPIO_Port, INPUT16_Pin) << 15);
 80020b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020bc:	4809      	ldr	r0, [pc, #36]	; (80020e4 <PDM_Input_Process+0x1f8>)
 80020be:	f004 fa0d 	bl	80064dc <HAL_GPIO_ReadPin>
 80020c2:	4603      	mov	r3, r0
 80020c4:	03db      	lsls	r3, r3, #15
 80020c6:	b21a      	sxth	r2, r3
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <PDM_Input_Process+0x1f0>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	b21b      	sxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	4b01      	ldr	r3, [pc, #4]	; (80020dc <PDM_Input_Process+0x1f0>)
 80020d6:	801a      	strh	r2, [r3, #0]

	return;
 80020d8:	bf00      	nop
}
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	200007d0 	.word	0x200007d0
 80020e0:	40021400 	.word	0x40021400
 80020e4:	40020400 	.word	0x40020400
 80020e8:	40020800 	.word	0x40020800

080020ec <PDM_Output_Process>:

//Process output pin levels
void PDM_Output_Process()
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
	GPIO_PinState output_levels[NBR_OF_OUTPUTS];

	//Process input conditions and safety flags for each output
	for(uint8_t i = 0; i < NBR_OF_OUTPUTS; i++)
 80020f2:	2300      	movs	r3, #0
 80020f4:	75fb      	strb	r3, [r7, #23]
 80020f6:	e062      	b.n	80021be <PDM_Output_Process+0xd2>
	{
		if((((flagDriverSafety >> i) & 0x01) == 0)
 80020f8:	4b68      	ldr	r3, [pc, #416]	; (800229c <PDM_Output_Process+0x1b0>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	461a      	mov	r2, r3
 80020fe:	7dfb      	ldrb	r3, [r7, #23]
 8002100:	fa42 f303 	asr.w	r3, r2, r3
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b00      	cmp	r3, #0
 800210a:	d14f      	bne.n	80021ac <PDM_Output_Process+0xc0>
				&& (__PDM_INPUT_CONDITION_COMPARE(outputStruct[i].inputEnable[0], outputStruct[i].inputLevels[0], outputStruct[i].outEnable[0])
 800210c:	7dfa      	ldrb	r2, [r7, #23]
 800210e:	4964      	ldr	r1, [pc, #400]	; (80022a0 <PDM_Output_Process+0x1b4>)
 8002110:	4613      	mov	r3, r2
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	1a9b      	subs	r3, r3, r2
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	440b      	add	r3, r1
 800211a:	3304      	adds	r3, #4
 800211c:	881a      	ldrh	r2, [r3, #0]
 800211e:	4b61      	ldr	r3, [pc, #388]	; (80022a4 <PDM_Output_Process+0x1b8>)
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	4053      	eors	r3, r2
 8002124:	b299      	uxth	r1, r3
 8002126:	7dfa      	ldrb	r2, [r7, #23]
 8002128:	485d      	ldr	r0, [pc, #372]	; (80022a0 <PDM_Output_Process+0x1b4>)
 800212a:	4613      	mov	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	1a9b      	subs	r3, r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4403      	add	r3, r0
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	400b      	ands	r3, r1
 8002138:	b29b      	uxth	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10a      	bne.n	8002154 <PDM_Output_Process+0x68>
 800213e:	7dfa      	ldrb	r2, [r7, #23]
 8002140:	4957      	ldr	r1, [pc, #348]	; (80022a0 <PDM_Output_Process+0x1b4>)
 8002142:	4613      	mov	r3, r2
 8002144:	00db      	lsls	r3, r3, #3
 8002146:	1a9b      	subs	r3, r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	440b      	add	r3, r1
 800214c:	330c      	adds	r3, #12
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d024      	beq.n	800219e <PDM_Output_Process+0xb2>
				||  __PDM_INPUT_CONDITION_COMPARE(outputStruct[i].inputEnable[1], outputStruct[i].inputLevels[1], outputStruct[i].outEnable[1])))
 8002154:	7dfa      	ldrb	r2, [r7, #23]
 8002156:	4952      	ldr	r1, [pc, #328]	; (80022a0 <PDM_Output_Process+0x1b4>)
 8002158:	4613      	mov	r3, r2
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	440b      	add	r3, r1
 8002162:	3306      	adds	r3, #6
 8002164:	881a      	ldrh	r2, [r3, #0]
 8002166:	4b4f      	ldr	r3, [pc, #316]	; (80022a4 <PDM_Output_Process+0x1b8>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	4053      	eors	r3, r2
 800216c:	b299      	uxth	r1, r3
 800216e:	7dfa      	ldrb	r2, [r7, #23]
 8002170:	484b      	ldr	r0, [pc, #300]	; (80022a0 <PDM_Output_Process+0x1b4>)
 8002172:	4613      	mov	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	1a9b      	subs	r3, r3, r2
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	4403      	add	r3, r0
 800217c:	3302      	adds	r3, #2
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	400b      	ands	r3, r1
 8002182:	b29b      	uxth	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d111      	bne.n	80021ac <PDM_Output_Process+0xc0>
 8002188:	7dfa      	ldrb	r2, [r7, #23]
 800218a:	4945      	ldr	r1, [pc, #276]	; (80022a0 <PDM_Output_Process+0x1b4>)
 800218c:	4613      	mov	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	1a9b      	subs	r3, r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	440b      	add	r3, r1
 8002196:	330d      	adds	r3, #13
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d106      	bne.n	80021ac <PDM_Output_Process+0xc0>
			output_levels[i] = GPIO_PIN_SET;
 800219e:	7dfb      	ldrb	r3, [r7, #23]
 80021a0:	3318      	adds	r3, #24
 80021a2:	443b      	add	r3, r7
 80021a4:	2201      	movs	r2, #1
 80021a6:	f803 2c14 	strb.w	r2, [r3, #-20]
 80021aa:	e005      	b.n	80021b8 <PDM_Output_Process+0xcc>
		else
			output_levels[i] = GPIO_PIN_RESET;
 80021ac:	7dfb      	ldrb	r3, [r7, #23]
 80021ae:	3318      	adds	r3, #24
 80021b0:	443b      	add	r3, r7
 80021b2:	2200      	movs	r2, #0
 80021b4:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(uint8_t i = 0; i < NBR_OF_OUTPUTS; i++)
 80021b8:	7dfb      	ldrb	r3, [r7, #23]
 80021ba:	3301      	adds	r3, #1
 80021bc:	75fb      	strb	r3, [r7, #23]
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	2b0f      	cmp	r3, #15
 80021c2:	d999      	bls.n	80020f8 <PDM_Output_Process+0xc>
	}

	HAL_GPIO_WritePin(OUTPUT5_GPIO_Port, OUTPUT5_Pin, output_levels[4]);
 80021c4:	7a3b      	ldrb	r3, [r7, #8]
 80021c6:	461a      	mov	r2, r3
 80021c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021cc:	4836      	ldr	r0, [pc, #216]	; (80022a8 <PDM_Output_Process+0x1bc>)
 80021ce:	f004 f99d 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT6_GPIO_Port, OUTPUT6_Pin, output_levels[5]);
 80021d2:	7a7b      	ldrb	r3, [r7, #9]
 80021d4:	461a      	mov	r2, r3
 80021d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021da:	4833      	ldr	r0, [pc, #204]	; (80022a8 <PDM_Output_Process+0x1bc>)
 80021dc:	f004 f996 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT7_GPIO_Port, OUTPUT7_Pin, output_levels[6]);
 80021e0:	7abb      	ldrb	r3, [r7, #10]
 80021e2:	461a      	mov	r2, r3
 80021e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e8:	482f      	ldr	r0, [pc, #188]	; (80022a8 <PDM_Output_Process+0x1bc>)
 80021ea:	f004 f98f 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT8_GPIO_Port, OUTPUT8_Pin, output_levels[7]);
 80021ee:	7afb      	ldrb	r3, [r7, #11]
 80021f0:	461a      	mov	r2, r3
 80021f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021f6:	482c      	ldr	r0, [pc, #176]	; (80022a8 <PDM_Output_Process+0x1bc>)
 80021f8:	f004 f988 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT9_GPIO_Port, OUTPUT9_Pin, output_levels[8]);
 80021fc:	7b3b      	ldrb	r3, [r7, #12]
 80021fe:	461a      	mov	r2, r3
 8002200:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002204:	4828      	ldr	r0, [pc, #160]	; (80022a8 <PDM_Output_Process+0x1bc>)
 8002206:	f004 f981 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT10_GPIO_Port, OUTPUT10_Pin, output_levels[9]);
 800220a:	7b7b      	ldrb	r3, [r7, #13]
 800220c:	461a      	mov	r2, r3
 800220e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002212:	4825      	ldr	r0, [pc, #148]	; (80022a8 <PDM_Output_Process+0x1bc>)
 8002214:	f004 f97a 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT11_GPIO_Port, OUTPUT11_Pin, output_levels[10]);
 8002218:	7bbb      	ldrb	r3, [r7, #14]
 800221a:	461a      	mov	r2, r3
 800221c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002220:	4821      	ldr	r0, [pc, #132]	; (80022a8 <PDM_Output_Process+0x1bc>)
 8002222:	f004 f973 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT12_GPIO_Port, OUTPUT12_Pin, output_levels[11]);
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	461a      	mov	r2, r3
 800222a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800222e:	481e      	ldr	r0, [pc, #120]	; (80022a8 <PDM_Output_Process+0x1bc>)
 8002230:	f004 f96c 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT13_GPIO_Port, OUTPUT13_Pin, output_levels[12]);
 8002234:	7c3b      	ldrb	r3, [r7, #16]
 8002236:	461a      	mov	r2, r3
 8002238:	2108      	movs	r1, #8
 800223a:	481c      	ldr	r0, [pc, #112]	; (80022ac <PDM_Output_Process+0x1c0>)
 800223c:	f004 f966 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT14_GPIO_Port, OUTPUT14_Pin, output_levels[13]);
 8002240:	7c7b      	ldrb	r3, [r7, #17]
 8002242:	461a      	mov	r2, r3
 8002244:	2104      	movs	r1, #4
 8002246:	4819      	ldr	r0, [pc, #100]	; (80022ac <PDM_Output_Process+0x1c0>)
 8002248:	f004 f960 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT15_GPIO_Port, OUTPUT15_Pin, output_levels[14]);
 800224c:	7cbb      	ldrb	r3, [r7, #18]
 800224e:	461a      	mov	r2, r3
 8002250:	2120      	movs	r1, #32
 8002252:	4816      	ldr	r0, [pc, #88]	; (80022ac <PDM_Output_Process+0x1c0>)
 8002254:	f004 f95a 	bl	800650c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT16_GPIO_Port, OUTPUT16_Pin, output_levels[15]);
 8002258:	7cfb      	ldrb	r3, [r7, #19]
 800225a:	461a      	mov	r2, r3
 800225c:	2110      	movs	r1, #16
 800225e:	4813      	ldr	r0, [pc, #76]	; (80022ac <PDM_Output_Process+0x1c0>)
 8002260:	f004 f954 	bl	800650c <HAL_GPIO_WritePin>
	PDM_PWM_Output_Process(&pwmOutStruct[0], 0, output_levels[0]);
 8002264:	793b      	ldrb	r3, [r7, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	2100      	movs	r1, #0
 800226a:	4811      	ldr	r0, [pc, #68]	; (80022b0 <PDM_Output_Process+0x1c4>)
 800226c:	f000 f8e6 	bl	800243c <PDM_PWM_Output_Process>
	PDM_PWM_Output_Process(&pwmOutStruct[1], 1, output_levels[1]);
 8002270:	797b      	ldrb	r3, [r7, #5]
 8002272:	461a      	mov	r2, r3
 8002274:	2101      	movs	r1, #1
 8002276:	480f      	ldr	r0, [pc, #60]	; (80022b4 <PDM_Output_Process+0x1c8>)
 8002278:	f000 f8e0 	bl	800243c <PDM_PWM_Output_Process>
	PDM_PWM_Output_Process(&pwmOutStruct[2], 2, output_levels[2]);
 800227c:	79bb      	ldrb	r3, [r7, #6]
 800227e:	461a      	mov	r2, r3
 8002280:	2102      	movs	r1, #2
 8002282:	480d      	ldr	r0, [pc, #52]	; (80022b8 <PDM_Output_Process+0x1cc>)
 8002284:	f000 f8da 	bl	800243c <PDM_PWM_Output_Process>
	PDM_PWM_Output_Process(&pwmOutStruct[3], 3, output_levels[3]);
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	461a      	mov	r2, r3
 800228c:	2103      	movs	r1, #3
 800228e:	480b      	ldr	r0, [pc, #44]	; (80022bc <PDM_Output_Process+0x1d0>)
 8002290:	f000 f8d4 	bl	800243c <PDM_PWM_Output_Process>

	return;
 8002294:	bf00      	nop
}
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200007c8 	.word	0x200007c8
 80022a0:	200007d4 	.word	0x200007d4
 80022a4:	200007d0 	.word	0x200007d0
 80022a8:	40020c00 	.word	0x40020c00
 80022ac:	40021800 	.word	0x40021800
 80022b0:	200008b4 	.word	0x200008b4
 80022b4:	200008d4 	.word	0x200008d4
 80022b8:	200008f4 	.word	0x200008f4
 80022bc:	20000914 	.word	0x20000914

080022c0 <PDM_PWM_Init>:
static HAL_StatusTypeDef PWM_SoftStart(PWM_Control_Struct *pwm_struct);
static uint16_t PWM_Map_Duty_Cycle_Set(PDM_PWM_Map_Struct* pwm_map_struct);

//Initializes PWM output and sets its CAN bus filter
void PDM_PWM_Init(CAN_HandleTypeDef *hcan, PWM_Control_Struct* pwm_struct, uint8_t pwm_out_number)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b088      	sub	sp, #32
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	4613      	mov	r3, r2
 80022cc:	71fb      	strb	r3, [r7, #7]
	TIM_HandleTypeDef* htim;
	uint16_t timChannel = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	837b      	strh	r3, [r7, #26]
	uint16_t prescaler = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	833b      	strh	r3, [r7, #24]
	uint16_t memAddress = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	82fb      	strh	r3, [r7, #22]

	//Sets the verify bit of the PWM output to sign if PWM is enabled
	dataIdBuffer[NBR_OF_DATA_CHANNELS - NBR_OF_PWM_OUTPUTS + pwm_out_number] |= (pwmPinStatus >> pwm_out_number) & 0x01;
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	331a      	adds	r3, #26
 80022de:	4a4e      	ldr	r2, [pc, #312]	; (8002418 <PDM_PWM_Init+0x158>)
 80022e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022e4:	b21a      	sxth	r2, r3
 80022e6:	4b4d      	ldr	r3, [pc, #308]	; (800241c <PDM_PWM_Init+0x15c>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	4619      	mov	r1, r3
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	fa41 f303 	asr.w	r3, r1, r3
 80022f2:	b21b      	sxth	r3, r3
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	4313      	orrs	r3, r2
 80022fc:	b21a      	sxth	r2, r3
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	331a      	adds	r3, #26
 8002302:	b291      	uxth	r1, r2
 8002304:	4a44      	ldr	r2, [pc, #272]	; (8002418 <PDM_PWM_Init+0x158>)
 8002306:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	//Select TIM_HandleTypeDef and channel based on pwm_out_number
	__PDM_PWM_SELECT_TIM(pwm_out_number);
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	2b03      	cmp	r3, #3
 800230e:	d87d      	bhi.n	800240c <PDM_PWM_Init+0x14c>
 8002310:	a201      	add	r2, pc, #4	; (adr r2, 8002318 <PDM_PWM_Init+0x58>)
 8002312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002316:	bf00      	nop
 8002318:	08002329 	.word	0x08002329
 800231c:	08002333 	.word	0x08002333
 8002320:	0800233d 	.word	0x0800233d
 8002324:	08002347 	.word	0x08002347
 8002328:	4b3d      	ldr	r3, [pc, #244]	; (8002420 <PDM_PWM_Init+0x160>)
 800232a:	61fb      	str	r3, [r7, #28]
 800232c:	230c      	movs	r3, #12
 800232e:	837b      	strh	r3, [r7, #26]
 8002330:	e00d      	b.n	800234e <PDM_PWM_Init+0x8e>
 8002332:	4b3c      	ldr	r3, [pc, #240]	; (8002424 <PDM_PWM_Init+0x164>)
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	2304      	movs	r3, #4
 8002338:	837b      	strh	r3, [r7, #26]
 800233a:	e008      	b.n	800234e <PDM_PWM_Init+0x8e>
 800233c:	4b3a      	ldr	r3, [pc, #232]	; (8002428 <PDM_PWM_Init+0x168>)
 800233e:	61fb      	str	r3, [r7, #28]
 8002340:	2308      	movs	r3, #8
 8002342:	837b      	strh	r3, [r7, #26]
 8002344:	e003      	b.n	800234e <PDM_PWM_Init+0x8e>
 8002346:	4b39      	ldr	r3, [pc, #228]	; (800242c <PDM_PWM_Init+0x16c>)
 8002348:	61fb      	str	r3, [r7, #28]
 800234a:	230c      	movs	r3, #12
 800234c:	837b      	strh	r3, [r7, #26]
 800234e:	bf00      	nop

	if(pwm_struct->pwmFrequency == 0)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	885b      	ldrh	r3, [r3, #2]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d103      	bne.n	8002360 <PDM_PWM_Init+0xa0>
		pwm_struct->pwmFrequency = PWM_FREQ_100HZ;
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	f240 3283 	movw	r2, #899	; 0x383
 800235e:	805a      	strh	r2, [r3, #2]

	//Sets the PWM frequency
	if((htim->Instance == TIM1) || (htim->Instance == TIM8))
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a32      	ldr	r2, [pc, #200]	; (8002430 <PDM_PWM_Init+0x170>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d004      	beq.n	8002374 <PDM_PWM_Init+0xb4>
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a31      	ldr	r2, [pc, #196]	; (8002434 <PDM_PWM_Init+0x174>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d106      	bne.n	8002382 <PDM_PWM_Init+0xc2>
		prescaler = (pwm_struct->pwmFrequency * 2) + 1;
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	885b      	ldrh	r3, [r3, #2]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	b29b      	uxth	r3, r3
 800237c:	3301      	adds	r3, #1
 800237e:	833b      	strh	r3, [r7, #24]
 8002380:	e002      	b.n	8002388 <PDM_PWM_Init+0xc8>
	else
		prescaler = pwm_struct->pwmFrequency;
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	885b      	ldrh	r3, [r3, #2]
 8002386:	833b      	strh	r3, [r7, #24]

	__HAL_TIM_SET_PRESCALER(htim, prescaler);
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	8b3a      	ldrh	r2, [r7, #24]
 800238e:	629a      	str	r2, [r3, #40]	; 0x28

	//Zero the duty cycle
	pwm_struct->dutyCycle = 0;
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	2200      	movs	r2, #0
 8002394:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(htim, timChannel, 0);
 8002396:	8b7b      	ldrh	r3, [r7, #26]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d104      	bne.n	80023a6 <PDM_PWM_Init+0xe6>
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2200      	movs	r2, #0
 80023a2:	635a      	str	r2, [r3, #52]	; 0x34
 80023a4:	e013      	b.n	80023ce <PDM_PWM_Init+0x10e>
 80023a6:	8b7b      	ldrh	r3, [r7, #26]
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d104      	bne.n	80023b6 <PDM_PWM_Init+0xf6>
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	2300      	movs	r3, #0
 80023b2:	6393      	str	r3, [r2, #56]	; 0x38
 80023b4:	e00b      	b.n	80023ce <PDM_PWM_Init+0x10e>
 80023b6:	8b7b      	ldrh	r3, [r7, #26]
 80023b8:	2b08      	cmp	r3, #8
 80023ba:	d104      	bne.n	80023c6 <PDM_PWM_Init+0x106>
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	2300      	movs	r3, #0
 80023c2:	63d3      	str	r3, [r2, #60]	; 0x3c
 80023c4:	e003      	b.n	80023ce <PDM_PWM_Init+0x10e>
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	2300      	movs	r3, #0
 80023cc:	6413      	str	r3, [r2, #64]	; 0x40

	//Deallocates all pointers
	PWM_DeAlloc(pwm_struct);
 80023ce:	68b8      	ldr	r0, [r7, #8]
 80023d0:	f000 f952 	bl	8002678 <PWM_DeAlloc>

	if(pwm_struct->softStart == SoftStart_Enabled)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	795b      	ldrb	r3, [r3, #5]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d105      	bne.n	80023e8 <PDM_PWM_Init+0x128>
		PDM_PWM_Load_SoftStart_From_EEPROM(&hi2c1, pwm_struct, pwm_out_number);
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	461a      	mov	r2, r3
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	4815      	ldr	r0, [pc, #84]	; (8002438 <PDM_PWM_Init+0x178>)
 80023e4:	f7ff f81a 	bl	800141c <PDM_PWM_Load_SoftStart_From_EEPROM>

	//Configures 3D map or Artificial Neural Network
	if(pwm_struct->outputType == OutType_Map)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	791b      	ldrb	r3, [r3, #4]
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d105      	bne.n	80023fc <PDM_PWM_Init+0x13c>
		PDM_PWM_Map_Load_From_EEPROM(&hi2c1, pwm_struct, memAddress);
 80023f0:	8afb      	ldrh	r3, [r7, #22]
 80023f2:	461a      	mov	r2, r3
 80023f4:	68b9      	ldr	r1, [r7, #8]
 80023f6:	4810      	ldr	r0, [pc, #64]	; (8002438 <PDM_PWM_Init+0x178>)
 80023f8:	f7ff f930 	bl	800165c <PDM_PWM_Map_Load_From_EEPROM>

	//Deallocates all pointers if there is any allocation problem
	if(pwm_struct->outputType == OutType_Error)
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	791b      	ldrb	r3, [r3, #4]
 8002400:	2b04      	cmp	r3, #4
 8002402:	d105      	bne.n	8002410 <PDM_PWM_Init+0x150>
		PWM_DeAlloc(pwm_struct);
 8002404:	68b8      	ldr	r0, [r7, #8]
 8002406:	f000 f937 	bl	8002678 <PWM_DeAlloc>

	return;
 800240a:	e001      	b.n	8002410 <PDM_PWM_Init+0x150>
	__PDM_PWM_SELECT_TIM(pwm_out_number);
 800240c:	bf00      	nop
 800240e:	e000      	b.n	8002412 <PDM_PWM_Init+0x152>
	return;
 8002410:	bf00      	nop
}
 8002412:	3720      	adds	r7, #32
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000778 	.word	0x20000778
 800241c:	200007ce 	.word	0x200007ce
 8002420:	200003e0 	.word	0x200003e0
 8002424:	200004b8 	.word	0x200004b8
 8002428:	20000398 	.word	0x20000398
 800242c:	20000350 	.word	0x20000350
 8002430:	40010000 	.word	0x40010000
 8002434:	40010400 	.word	0x40010400
 8002438:	200002fc 	.word	0x200002fc

0800243c <PDM_PWM_Output_Process>:

//Process input conditions and command variables and sets the PWM output duty cycle
void PDM_PWM_Output_Process(PWM_Control_Struct *pwm_struct, uint8_t pwm_out_number, GPIO_PinState output_level)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	70fb      	strb	r3, [r7, #3]
 8002448:	4613      	mov	r3, r2
 800244a:	70bb      	strb	r3, [r7, #2]
	uint8_t softStart = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	73fb      	strb	r3, [r7, #15]
	uint16_t timChannel;
	TIM_HandleTypeDef* htim;

	//Select TIM_HandleTypeDef and channel based on pwm_out_number
	__PDM_PWM_SELECT_TIM(pwm_out_number);
 8002450:	78fb      	ldrb	r3, [r7, #3]
 8002452:	2b03      	cmp	r3, #3
 8002454:	f200 80fe 	bhi.w	8002654 <PDM_PWM_Output_Process+0x218>
 8002458:	a201      	add	r2, pc, #4	; (adr r2, 8002460 <PDM_PWM_Output_Process+0x24>)
 800245a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800245e:	bf00      	nop
 8002460:	08002471 	.word	0x08002471
 8002464:	0800247b 	.word	0x0800247b
 8002468:	08002485 	.word	0x08002485
 800246c:	0800248f 	.word	0x0800248f
 8002470:	4b7a      	ldr	r3, [pc, #488]	; (800265c <PDM_PWM_Output_Process+0x220>)
 8002472:	60bb      	str	r3, [r7, #8]
 8002474:	230c      	movs	r3, #12
 8002476:	81bb      	strh	r3, [r7, #12]
 8002478:	e00d      	b.n	8002496 <PDM_PWM_Output_Process+0x5a>
 800247a:	4b79      	ldr	r3, [pc, #484]	; (8002660 <PDM_PWM_Output_Process+0x224>)
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	2304      	movs	r3, #4
 8002480:	81bb      	strh	r3, [r7, #12]
 8002482:	e008      	b.n	8002496 <PDM_PWM_Output_Process+0x5a>
 8002484:	4b77      	ldr	r3, [pc, #476]	; (8002664 <PDM_PWM_Output_Process+0x228>)
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	2308      	movs	r3, #8
 800248a:	81bb      	strh	r3, [r7, #12]
 800248c:	e003      	b.n	8002496 <PDM_PWM_Output_Process+0x5a>
 800248e:	4b76      	ldr	r3, [pc, #472]	; (8002668 <PDM_PWM_Output_Process+0x22c>)
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	230c      	movs	r3, #12
 8002494:	81bb      	strh	r3, [r7, #12]
 8002496:	bf00      	nop

	if((output_level == GPIO_PIN_SET)
 8002498:	78bb      	ldrb	r3, [r7, #2]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d15c      	bne.n	8002558 <PDM_PWM_Output_Process+0x11c>
			&& (((flagDriverSafety >> pwm_out_number) & 0x01) == 0)
 800249e:	4b73      	ldr	r3, [pc, #460]	; (800266c <PDM_PWM_Output_Process+0x230>)
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	461a      	mov	r2, r3
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	fa42 f303 	asr.w	r3, r2, r3
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d152      	bne.n	8002558 <PDM_PWM_Output_Process+0x11c>
			&& (pwm_struct->outputType != OutType_Error))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	791b      	ldrb	r3, [r3, #4]
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	d04e      	beq.n	8002558 <PDM_PWM_Output_Process+0x11c>
	{
		if((pwm_struct->softStart == SoftStart_Enabled) && (pwm_struct->softStartStruct != NULL) && (pwm_struct->dutyCycle == 0))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	795b      	ldrb	r3, [r3, #5]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d109      	bne.n	80024d6 <PDM_PWM_Output_Process+0x9a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d005      	beq.n	80024d6 <PDM_PWM_Output_Process+0x9a>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <PDM_PWM_Output_Process+0x9a>
			softStart = 1;
 80024d2:	2301      	movs	r3, #1
 80024d4:	73fb      	strb	r3, [r7, #15]

		//Sets duty cycle to 100% if the output is set as standard
		if(pwm_struct->outputType == OutType_Standard)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	791b      	ldrb	r3, [r3, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d104      	bne.n	80024e8 <PDM_PWM_Output_Process+0xac>
			pwm_struct->dutyCycle = 1000;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024e4:	801a      	strh	r2, [r3, #0]
		if(pwm_struct->outputType == OutType_Standard)
 80024e6:	e03a      	b.n	800255e <PDM_PWM_Output_Process+0x122>

		//Checks if the inputs match the first PWM preset
		else if(__PDM_INPUT_CONDITION_COMPARE(pwm_struct->presetEnable[0], pwm_struct->presetInputs[0], Output_Enabled))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	895a      	ldrh	r2, [r3, #10]
 80024ec:	4b60      	ldr	r3, [pc, #384]	; (8002670 <PDM_PWM_Output_Process+0x234>)
 80024ee:	881b      	ldrh	r3, [r3, #0]
 80024f0:	4053      	eors	r3, r2
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	88db      	ldrh	r3, [r3, #6]
 80024f8:	4013      	ands	r3, r2
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d104      	bne.n	800250a <PDM_PWM_Output_Process+0xce>
			pwm_struct->dutyCycle = pwm_struct->presetDutyCycle[0];
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	89da      	ldrh	r2, [r3, #14]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	801a      	strh	r2, [r3, #0]
		if(pwm_struct->outputType == OutType_Standard)
 8002508:	e029      	b.n	800255e <PDM_PWM_Output_Process+0x122>

		//Checks if the inputs match the second PWM preset
		else if(__PDM_INPUT_CONDITION_COMPARE(pwm_struct->presetEnable[1], pwm_struct->presetInputs[1], Output_Enabled))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	899a      	ldrh	r2, [r3, #12]
 800250e:	4b58      	ldr	r3, [pc, #352]	; (8002670 <PDM_PWM_Output_Process+0x234>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	4053      	eors	r3, r2
 8002514:	b29a      	uxth	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	891b      	ldrh	r3, [r3, #8]
 800251a:	4013      	ands	r3, r2
 800251c:	b29b      	uxth	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d104      	bne.n	800252c <PDM_PWM_Output_Process+0xf0>
			pwm_struct->dutyCycle = pwm_struct->presetDutyCycle[1];
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	8a1a      	ldrh	r2, [r3, #16]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	801a      	strh	r2, [r3, #0]
		if(pwm_struct->outputType == OutType_Standard)
 800252a:	e018      	b.n	800255e <PDM_PWM_Output_Process+0x122>

		//Sets duty cycle based on the 3D map if enabled
		else if((pwm_struct->outputType == OutType_Map) && (pwm_struct->pwmMapStruct != NULL))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	791b      	ldrb	r3, [r3, #4]
 8002530:	2b02      	cmp	r3, #2
 8002532:	d10d      	bne.n	8002550 <PDM_PWM_Output_Process+0x114>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d009      	beq.n	8002550 <PDM_PWM_Output_Process+0x114>
			pwm_struct->dutyCycle = PWM_Map_Duty_Cycle_Set(pwm_struct->pwmMapStruct);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	4618      	mov	r0, r3
 8002542:	f000 f97f 	bl	8002844 <PWM_Map_Duty_Cycle_Set>
 8002546:	4603      	mov	r3, r0
 8002548:	461a      	mov	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	801a      	strh	r2, [r3, #0]
		if(pwm_struct->outputType == OutType_Standard)
 800254e:	e006      	b.n	800255e <PDM_PWM_Output_Process+0x122>

		else
			pwm_struct->dutyCycle = 0;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	801a      	strh	r2, [r3, #0]
		if(pwm_struct->outputType == OutType_Standard)
 8002556:	e002      	b.n	800255e <PDM_PWM_Output_Process+0x122>
	}

	else
		pwm_struct->dutyCycle = 0;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	801a      	strh	r2, [r3, #0]

	if(softStart == 0)
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d123      	bne.n	80025ac <PDM_PWM_Output_Process+0x170>
		__HAL_TIM_SET_COMPARE(htim, timChannel, pwm_struct->dutyCycle);
 8002564:	89bb      	ldrh	r3, [r7, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d105      	bne.n	8002576 <PDM_PWM_Output_Process+0x13a>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	881a      	ldrh	r2, [r3, #0]
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	635a      	str	r2, [r3, #52]	; 0x34
 8002574:	e066      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
 8002576:	89bb      	ldrh	r3, [r7, #12]
 8002578:	2b04      	cmp	r3, #4
 800257a:	d106      	bne.n	800258a <PDM_PWM_Output_Process+0x14e>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	8819      	ldrh	r1, [r3, #0]
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	460b      	mov	r3, r1
 8002586:	6393      	str	r3, [r2, #56]	; 0x38
 8002588:	e05c      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
 800258a:	89bb      	ldrh	r3, [r7, #12]
 800258c:	2b08      	cmp	r3, #8
 800258e:	d106      	bne.n	800259e <PDM_PWM_Output_Process+0x162>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	8819      	ldrh	r1, [r3, #0]
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	460b      	mov	r3, r1
 800259a:	63d3      	str	r3, [r2, #60]	; 0x3c
 800259c:	e052      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	8819      	ldrh	r1, [r3, #0]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	460b      	mov	r3, r1
 80025a8:	6413      	str	r3, [r2, #64]	; 0x40
 80025aa:	e04b      	b.n	8002644 <PDM_PWM_Output_Process+0x208>

	else
	{
		if(PWM_SoftStart(pwm_struct) == HAL_OK)
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 f8f9 	bl	80027a4 <PWM_SoftStart>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d122      	bne.n	80025fe <PDM_PWM_Output_Process+0x1c2>
		{
			if(pwm_out_number == 1)
 80025b8:	78fb      	ldrb	r3, [r7, #3]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d10f      	bne.n	80025de <PDM_PWM_Output_Process+0x1a2>
			{
				HAL_TIMEx_PWMN_Stop(htim, timChannel);
 80025be:	89bb      	ldrh	r3, [r7, #12]
 80025c0:	4619      	mov	r1, r3
 80025c2:	68b8      	ldr	r0, [r7, #8]
 80025c4:	f008 fdb0 	bl	800b128 <HAL_TIMEx_PWMN_Stop>
				HAL_TIMEx_PWMN_Start_DMA(htim, timChannel, (uint32_t*) pwm_struct->softStartStruct->dutyCycleBuffer, pwm_struct->softStartStruct->dutyCycles);
 80025c8:	89b9      	ldrh	r1, [r7, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	68b8      	ldr	r0, [r7, #8]
 80025d8:	f008 fe04 	bl	800b1e4 <HAL_TIMEx_PWMN_Start_DMA>
 80025dc:	e032      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
			}

			else
			{
				HAL_TIM_PWM_Stop(htim, timChannel);
 80025de:	89bb      	ldrh	r3, [r7, #12]
 80025e0:	4619      	mov	r1, r3
 80025e2:	68b8      	ldr	r0, [r7, #8]
 80025e4:	f007 fc00 	bl	8009de8 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Start_DMA(htim, timChannel, (uint32_t*) pwm_struct->softStartStruct->dutyCycleBuffer, pwm_struct->softStartStruct->dutyCycles);
 80025e8:	89b9      	ldrh	r1, [r7, #12]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	68b8      	ldr	r0, [r7, #8]
 80025f8:	f007 fc66 	bl	8009ec8 <HAL_TIM_PWM_Start_DMA>
 80025fc:	e022      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
			}
		}

		else
			__HAL_TIM_SET_COMPARE(htim, timChannel, pwm_struct->dutyCycle);
 80025fe:	89bb      	ldrh	r3, [r7, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d105      	bne.n	8002610 <PDM_PWM_Output_Process+0x1d4>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	881a      	ldrh	r2, [r3, #0]
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	635a      	str	r2, [r3, #52]	; 0x34
 800260e:	e019      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
 8002610:	89bb      	ldrh	r3, [r7, #12]
 8002612:	2b04      	cmp	r3, #4
 8002614:	d106      	bne.n	8002624 <PDM_PWM_Output_Process+0x1e8>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	8819      	ldrh	r1, [r3, #0]
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	460b      	mov	r3, r1
 8002620:	6393      	str	r3, [r2, #56]	; 0x38
 8002622:	e00f      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
 8002624:	89bb      	ldrh	r3, [r7, #12]
 8002626:	2b08      	cmp	r3, #8
 8002628:	d106      	bne.n	8002638 <PDM_PWM_Output_Process+0x1fc>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	8819      	ldrh	r1, [r3, #0]
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	460b      	mov	r3, r1
 8002634:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002636:	e005      	b.n	8002644 <PDM_PWM_Output_Process+0x208>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	8819      	ldrh	r1, [r3, #0]
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	460b      	mov	r3, r1
 8002642:	6413      	str	r3, [r2, #64]	; 0x40
	}

	//Stores output duty cycle inside the data buffer to be sent via CAN/USB
	dataBuffer[NBR_OF_DATA_CHANNELS - NBR_OF_PWM_OUTPUTS + pwm_out_number] = pwm_struct->dutyCycle;
 8002644:	78fb      	ldrb	r3, [r7, #3]
 8002646:	331a      	adds	r3, #26
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	8811      	ldrh	r1, [r2, #0]
 800264c:	4a09      	ldr	r2, [pc, #36]	; (8002674 <PDM_PWM_Output_Process+0x238>)
 800264e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	return;
 8002652:	e000      	b.n	8002656 <PDM_PWM_Output_Process+0x21a>
	__PDM_PWM_SELECT_TIM(pwm_out_number);
 8002654:	bf00      	nop
}
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	200003e0 	.word	0x200003e0
 8002660:	200004b8 	.word	0x200004b8
 8002664:	20000398 	.word	0x20000398
 8002668:	20000350 	.word	0x20000350
 800266c:	200007c8 	.word	0x200007c8
 8002670:	200007d0 	.word	0x200007d0
 8002674:	2000073c 	.word	0x2000073c

08002678 <PWM_DeAlloc>:

static void PWM_DeAlloc(PWM_Control_Struct *pwm_struct)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
	if(pwm_struct->softStartStruct != NULL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	69db      	ldr	r3, [r3, #28]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d019      	beq.n	80026bc <PWM_DeAlloc+0x44>
	{

		if(pwm_struct->softStartStruct->dutyCycleBuffer != NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d009      	beq.n	80026a6 <PWM_DeAlloc+0x2e>
		{
			free(pwm_struct->softStartStruct->dutyCycleBuffer);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	4618      	mov	r0, r3
 800269a:	f00d fa1d 	bl	800fad8 <free>
			pwm_struct->softStartStruct->dutyCycleBuffer = NULL;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	2200      	movs	r2, #0
 80026a4:	605a      	str	r2, [r3, #4]
		}

		free(pwm_struct->softStartStruct);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f00d fa14 	bl	800fad8 <free>
		pwm_struct->softStartStruct = NULL;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	61da      	str	r2, [r3, #28]
		pwm_struct->softStart = SoftStart_Disabled;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	715a      	strb	r2, [r3, #5]
	}

	if(pwm_struct->pwmMapStruct != NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d05b      	beq.n	800277c <PWM_DeAlloc+0x104>
	{
		if(pwm_struct->pwmMapStruct->commandVarStep[0] != NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d009      	beq.n	80026e2 <PWM_DeAlloc+0x6a>
		{
			free(pwm_struct->pwmMapStruct->commandVarStep[0]);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f00d f9ff 	bl	800fad8 <free>
			pwm_struct->pwmMapStruct->commandVarStep[0] = NULL;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
		}

		if(pwm_struct->pwmMapStruct->commandVarStep[1] != NULL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d009      	beq.n	8002700 <PWM_DeAlloc+0x88>
		{
			free(pwm_struct->pwmMapStruct->commandVarStep[1]);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f00d f9f0 	bl	800fad8 <free>
			pwm_struct->pwmMapStruct->commandVarStep[1] = NULL;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	2200      	movs	r2, #0
 80026fe:	611a      	str	r2, [r3, #16]
		}

		for(uint8_t i = 0; i < pwm_struct->pwmMapStruct->mapLengths[0]; i++)
 8002700:	2300      	movs	r3, #0
 8002702:	73fb      	strb	r3, [r7, #15]
 8002704:	e01d      	b.n	8002742 <PWM_DeAlloc+0xca>
		{
			if(pwm_struct->pwmMapStruct->dutyCycleMap[i] != NULL)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	695a      	ldr	r2, [r3, #20]
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d011      	beq.n	800273c <PWM_DeAlloc+0xc4>
			{
				free(pwm_struct->pwmMapStruct->dutyCycleMap[i]);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	695a      	ldr	r2, [r3, #20]
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	f00d f9d6 	bl	800fad8 <free>
				pwm_struct->pwmMapStruct->dutyCycleMap[i] = NULL;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	695a      	ldr	r2, [r3, #20]
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
		for(uint8_t i = 0; i < pwm_struct->pwmMapStruct->mapLengths[0]; i++)
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	3301      	adds	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	791b      	ldrb	r3, [r3, #4]
 8002748:	7bfa      	ldrb	r2, [r7, #15]
 800274a:	429a      	cmp	r2, r3
 800274c:	d3db      	bcc.n	8002706 <PWM_DeAlloc+0x8e>
			}
		}

		if(pwm_struct->pwmMapStruct->dutyCycleMap != NULL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d009      	beq.n	800276c <PWM_DeAlloc+0xf4>
		{
			free(pwm_struct->pwmMapStruct->dutyCycleMap);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	4618      	mov	r0, r3
 8002760:	f00d f9ba 	bl	800fad8 <free>
			pwm_struct->pwmMapStruct->dutyCycleMap = NULL;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	2200      	movs	r2, #0
 800276a:	615a      	str	r2, [r3, #20]
		}

		free(pwm_struct->pwmMapStruct);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	4618      	mov	r0, r3
 8002772:	f00d f9b1 	bl	800fad8 <free>
		pwm_struct->pwmMapStruct = NULL;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	619a      	str	r2, [r3, #24]
	}

	if((pwm_struct->presetEnable[0] != 0)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	88db      	ldrh	r3, [r3, #6]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d103      	bne.n	800278c <PWM_DeAlloc+0x114>
			|| (pwm_struct->presetEnable[1] != 0))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	891b      	ldrh	r3, [r3, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <PWM_DeAlloc+0x11c>
		pwm_struct->outputType = OutType_Preset;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	711a      	strb	r2, [r3, #4]
 8002792:	e002      	b.n	800279a <PWM_DeAlloc+0x122>

	else
		pwm_struct->outputType = OutType_Standard;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	711a      	strb	r2, [r3, #4]

	return;
 800279a:	bf00      	nop
}
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <PWM_SoftStart>:

//Sets the PWM soft start buffer
static HAL_StatusTypeDef PWM_SoftStart(PWM_Control_Struct *pwm_struct)
{
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef retVal = HAL_OK;
 80027ac:	2300      	movs	r3, #0
 80027ae:	73fb      	strb	r3, [r7, #15]

	pwm_struct->softStartStruct->dutyCycles = (pwm_struct->softStartStruct->slope * pwm_struct->dutyCycle) / 1000;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69db      	ldr	r3, [r3, #28]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	8812      	ldrh	r2, [r2, #0]
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	4a20      	ldr	r2, [pc, #128]	; (8002840 <PWM_SoftStart+0x9c>)
 80027c0:	fba2 2303 	umull	r2, r3, r2, r3
 80027c4:	099a      	lsrs	r2, r3, #6
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	b292      	uxth	r2, r2
 80027cc:	801a      	strh	r2, [r3, #0]

	pwm_struct->softStartStruct->dutyCycleBuffer = malloc(pwm_struct->softStartStruct->dutyCycles * sizeof(uint16_t));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	005a      	lsls	r2, r3, #1
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69dc      	ldr	r4, [r3, #28]
 80027da:	4610      	mov	r0, r2
 80027dc:	f00d f974 	bl	800fac8 <malloc>
 80027e0:	4603      	mov	r3, r0
 80027e2:	6063      	str	r3, [r4, #4]

	if(pwm_struct->softStartStruct->dutyCycleBuffer != NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d020      	beq.n	8002830 <PWM_SoftStart+0x8c>
	{
		for(uint16_t i = 0; i < pwm_struct->softStartStruct->dutyCycles; i++)
 80027ee:	2300      	movs	r3, #0
 80027f0:	81bb      	strh	r3, [r7, #12]
 80027f2:	e014      	b.n	800281e <PWM_SoftStart+0x7a>
			pwm_struct->softStartStruct->dutyCycleBuffer[i] = __PDM_LINEAR_INTERPOLATION(i, 0, pwm_struct->softStartStruct->dutyCycles,
 80027f4:	89bb      	ldrh	r3, [r7, #12]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	8812      	ldrh	r2, [r2, #0]
 80027fa:	fb02 f303 	mul.w	r3, r2, r3
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	69d2      	ldr	r2, [r2, #28]
 8002802:	8812      	ldrh	r2, [r2, #0]
 8002804:	fb93 f1f2 	sdiv	r1, r3, r2
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	685a      	ldr	r2, [r3, #4]
 800280e:	89bb      	ldrh	r3, [r7, #12]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	4413      	add	r3, r2
 8002814:	b28a      	uxth	r2, r1
 8002816:	801a      	strh	r2, [r3, #0]
		for(uint16_t i = 0; i < pwm_struct->softStartStruct->dutyCycles; i++)
 8002818:	89bb      	ldrh	r3, [r7, #12]
 800281a:	3301      	adds	r3, #1
 800281c:	81bb      	strh	r3, [r7, #12]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	89ba      	ldrh	r2, [r7, #12]
 8002826:	429a      	cmp	r2, r3
 8002828:	d3e4      	bcc.n	80027f4 <PWM_SoftStart+0x50>
																							0, pwm_struct->dutyCycle);

		retVal = HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	73fb      	strb	r3, [r7, #15]
 800282e:	e001      	b.n	8002834 <PWM_SoftStart+0x90>
	}

	else
		retVal = HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]

	return retVal;
 8002834:	7bfb      	ldrb	r3, [r7, #15]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3714      	adds	r7, #20
 800283a:	46bd      	mov	sp, r7
 800283c:	bd90      	pop	{r4, r7, pc}
 800283e:	bf00      	nop
 8002840:	10624dd3 	.word	0x10624dd3

08002844 <PWM_Map_Duty_Cycle_Set>:

//Sets PWM output duty cycle using its command variables
static uint16_t PWM_Map_Duty_Cycle_Set(PDM_PWM_Map_Struct* pwm_map_struct)
{
 8002844:	b4b0      	push	{r4, r5, r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
	uint16_t retVal = 0;
 800284c:	2300      	movs	r3, #0
 800284e:	81fb      	strh	r3, [r7, #14]

	//Checks if both command variables out of the column and line limits and attributes the map's closest corner value
	if((pwm_map_struct->commandVar[0] <= pwm_map_struct->commandVarStep[0][0])
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800285e:	429a      	cmp	r2, r3
 8002860:	dc0e      	bgt.n	8002880 <PWM_Map_Duty_Cycle_Set+0x3c>
		&& (pwm_map_struct->commandVar[1] <= pwm_map_struct->commandVarStep[1][0]))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002870:	429a      	cmp	r2, r3
 8002872:	dc05      	bgt.n	8002880 <PWM_Map_Duty_Cycle_Set+0x3c>

		retVal = pwm_map_struct->dutyCycleMap[0][0];
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	81fb      	strh	r3, [r7, #14]
 800287e:	e37e      	b.n	8002f7e <PWM_Map_Duty_Cycle_Set+0x73a>

	else if((pwm_map_struct->commandVar[0] >= pwm_map_struct->commandVarStep[0][pwm_map_struct->mapLengths[0] - 1])
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68d9      	ldr	r1, [r3, #12]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	791b      	ldrb	r3, [r3, #4]
 800288e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002892:	3b01      	subs	r3, #1
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	440b      	add	r3, r1
 8002898:	f9b3 3000 	ldrsh.w	r3, [r3]
 800289c:	429a      	cmp	r2, r3
 800289e:	db15      	blt.n	80028cc <PWM_Map_Duty_Cycle_Set+0x88>
			 && (pwm_map_struct->commandVar[1] <= pwm_map_struct->commandVarStep[1][0]))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	dc0c      	bgt.n	80028cc <PWM_Map_Duty_Cycle_Set+0x88>

		retVal = pwm_map_struct->dutyCycleMap[pwm_map_struct->mapLengths[0] - 1][0];
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	695a      	ldr	r2, [r3, #20]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	791b      	ldrb	r3, [r3, #4]
 80028ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028be:	3b01      	subs	r3, #1
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	81fb      	strh	r3, [r7, #14]
 80028ca:	e358      	b.n	8002f7e <PWM_Map_Duty_Cycle_Set+0x73a>

	else if((pwm_map_struct->commandVar[0] <= pwm_map_struct->commandVarStep[0][0])
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028da:	429a      	cmp	r2, r3
 80028dc:	dc1c      	bgt.n	8002918 <PWM_Map_Duty_Cycle_Set+0xd4>
			 && (pwm_map_struct->commandVar[1] >= pwm_map_struct->commandVarStep[1][pwm_map_struct->mapLengths[1] - 1]))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6919      	ldr	r1, [r3, #16]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	795b      	ldrb	r3, [r3, #5]
 80028ec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80028f0:	3b01      	subs	r3, #1
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	440b      	add	r3, r1
 80028f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	db0c      	blt.n	8002918 <PWM_Map_Duty_Cycle_Set+0xd4>

		retVal = pwm_map_struct->dutyCycleMap[0][pwm_map_struct->mapLengths[1] - 1];
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	795b      	ldrb	r3, [r3, #5]
 8002908:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800290c:	3b01      	subs	r3, #1
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	4413      	add	r3, r2
 8002912:	881b      	ldrh	r3, [r3, #0]
 8002914:	81fb      	strh	r3, [r7, #14]
 8002916:	e332      	b.n	8002f7e <PWM_Map_Duty_Cycle_Set+0x73a>

	else if((pwm_map_struct->commandVar[0] >= pwm_map_struct->commandVarStep[0][pwm_map_struct->mapLengths[0] - 1])
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68d9      	ldr	r1, [r3, #12]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	791b      	ldrb	r3, [r3, #4]
 8002926:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800292a:	3b01      	subs	r3, #1
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	440b      	add	r3, r1
 8002930:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002934:	429a      	cmp	r2, r3
 8002936:	db23      	blt.n	8002980 <PWM_Map_Duty_Cycle_Set+0x13c>
			 && (pwm_map_struct->commandVar[1] >= pwm_map_struct->commandVarStep[1][pwm_map_struct->mapLengths[1] - 1]))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6919      	ldr	r1, [r3, #16]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	795b      	ldrb	r3, [r3, #5]
 8002946:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800294a:	3b01      	subs	r3, #1
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	440b      	add	r3, r1
 8002950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002954:	429a      	cmp	r2, r3
 8002956:	db13      	blt.n	8002980 <PWM_Map_Duty_Cycle_Set+0x13c>

		retVal = pwm_map_struct->dutyCycleMap[pwm_map_struct->mapLengths[0] - 1][pwm_map_struct->mapLengths[1] - 1];
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	791b      	ldrb	r3, [r3, #4]
 8002960:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002964:	3b01      	subs	r3, #1
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	795b      	ldrb	r3, [r3, #5]
 8002970:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002974:	3b01      	subs	r3, #1
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	81fb      	strh	r3, [r7, #14]
 800297e:	e2fe      	b.n	8002f7e <PWM_Map_Duty_Cycle_Set+0x73a>

	//Check if the command variable point is outside the lines (y limits) of the 3D map or there is only 1 variable input
	else if((pwm_map_struct->commandVar[1] <= pwm_map_struct->commandVarStep[1][0])
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800298e:	429a      	cmp	r2, r3
 8002990:	dd14      	ble.n	80029bc <PWM_Map_Duty_Cycle_Set+0x178>
			|| (pwm_map_struct->commandVar[1] >= pwm_map_struct->commandVarStep[1][pwm_map_struct->mapLengths[1] - 1])
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6919      	ldr	r1, [r3, #16]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	795b      	ldrb	r3, [r3, #5]
 80029a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80029a4:	3b01      	subs	r3, #1
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	440b      	add	r3, r1
 80029aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	da04      	bge.n	80029bc <PWM_Map_Duty_Cycle_Set+0x178>
			|| (pwm_map_struct->mapLengths[1] == 1))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	795b      	ldrb	r3, [r3, #5]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	f040 80c4 	bne.w	8002b44 <PWM_Map_Duty_Cycle_Set+0x300>
	{
		for(uint8_t x = 0; x < (pwm_map_struct->mapLengths[0] - 1); x++)
 80029bc:	2300      	movs	r3, #0
 80029be:	737b      	strb	r3, [r7, #13]
 80029c0:	e0b8      	b.n	8002b34 <PWM_Map_Duty_Cycle_Set+0x2f0>
		{
			//Checks if the command variable point is inside the x, x + 1 column
			if((pwm_map_struct->commandVar[0] >= pwm_map_struct->commandVarStep[0][x])
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68d9      	ldr	r1, [r3, #12]
 80029cc:	7b7b      	ldrb	r3, [r7, #13]
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	440b      	add	r3, r1
 80029d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	f2c0 80a9 	blt.w	8002b2e <PWM_Map_Duty_Cycle_Set+0x2ea>
				&& (pwm_map_struct->commandVar[0] <= pwm_map_struct->commandVarStep[0][x + 1]))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68d9      	ldr	r1, [r3, #12]
 80029e6:	7b7b      	ldrb	r3, [r7, #13]
 80029e8:	3301      	adds	r3, #1
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	440b      	add	r3, r1
 80029ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	f300 809b 	bgt.w	8002b2e <PWM_Map_Duty_Cycle_Set+0x2ea>
			{
				//Checks if the command variable point is above or below the lines (y limits) of the 3D map then sets duty cycle via linear interpolation
				if((pwm_map_struct->commandVar[1] <= pwm_map_struct->commandVarStep[1][0]) || (pwm_map_struct->mapLengths[1] == 1))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	dd03      	ble.n	8002a12 <PWM_Map_Duty_Cycle_Set+0x1ce>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	795b      	ldrb	r3, [r3, #5]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d13c      	bne.n	8002a8c <PWM_Map_Duty_Cycle_Set+0x248>
				{
					retVal = __PDM_LINEAR_INTERPOLATION(pwm_map_struct->commandVar[0],
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002a18:	4619      	mov	r1, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	7b7b      	ldrb	r3, [r7, #13]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	4413      	add	r3, r2
 8002a24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a28:	1acb      	subs	r3, r1, r3
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6951      	ldr	r1, [r2, #20]
 8002a2e:	7b7a      	ldrb	r2, [r7, #13]
 8002a30:	3201      	adds	r2, #1
 8002a32:	0092      	lsls	r2, r2, #2
 8002a34:	440a      	add	r2, r1
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	8812      	ldrh	r2, [r2, #0]
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6951      	ldr	r1, [r2, #20]
 8002a40:	7b7a      	ldrb	r2, [r7, #13]
 8002a42:	0092      	lsls	r2, r2, #2
 8002a44:	440a      	add	r2, r1
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	8812      	ldrh	r2, [r2, #0]
 8002a4a:	1a82      	subs	r2, r0, r2
 8002a4c:	fb03 f202 	mul.w	r2, r3, r2
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68d9      	ldr	r1, [r3, #12]
 8002a54:	7b7b      	ldrb	r3, [r7, #13]
 8002a56:	3301      	adds	r3, #1
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	440b      	add	r3, r1
 8002a5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a60:	4618      	mov	r0, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68d9      	ldr	r1, [r3, #12]
 8002a66:	7b7b      	ldrb	r3, [r7, #13]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	440b      	add	r3, r1
 8002a6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a70:	1ac3      	subs	r3, r0, r3
 8002a72:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6959      	ldr	r1, [r3, #20]
 8002a7c:	7b7b      	ldrb	r3, [r7, #13]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	81fb      	strh	r3, [r7, #14]
 8002a8a:	e050      	b.n	8002b2e <PWM_Map_Duty_Cycle_Set+0x2ea>
																  	   pwm_map_struct->commandVarStep[0][x],
																	   pwm_map_struct->commandVarStep[0][x + 1],
																	   pwm_map_struct->dutyCycleMap[x][0],
																	   pwm_map_struct->dutyCycleMap[x + 1][0]);
				}else{
					retVal = __PDM_LINEAR_INTERPOLATION(pwm_map_struct->commandVar[0],
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002a92:	4619      	mov	r1, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68da      	ldr	r2, [r3, #12]
 8002a98:	7b7b      	ldrb	r3, [r7, #13]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	4413      	add	r3, r2
 8002a9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aa2:	1aca      	subs	r2, r1, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6959      	ldr	r1, [r3, #20]
 8002aa8:	7b7b      	ldrb	r3, [r7, #13]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	440b      	add	r3, r1
 8002ab0:	6819      	ldr	r1, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	795b      	ldrb	r3, [r3, #5]
 8002ab6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002aba:	3b01      	subs	r3, #1
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	440b      	add	r3, r1
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6959      	ldr	r1, [r3, #20]
 8002ac8:	7b7b      	ldrb	r3, [r7, #13]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	440b      	add	r3, r1
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	795b      	ldrb	r3, [r3, #5]
 8002ad4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	440b      	add	r3, r1
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	1ac3      	subs	r3, r0, r3
 8002ae2:	fb03 f202 	mul.w	r2, r3, r2
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68d9      	ldr	r1, [r3, #12]
 8002aea:	7b7b      	ldrb	r3, [r7, #13]
 8002aec:	3301      	adds	r3, #1
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	440b      	add	r3, r1
 8002af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002af6:	4618      	mov	r0, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68d9      	ldr	r1, [r3, #12]
 8002afc:	7b7b      	ldrb	r3, [r7, #13]
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	440b      	add	r3, r1
 8002b02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b06:	1ac3      	subs	r3, r0, r3
 8002b08:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6959      	ldr	r1, [r3, #20]
 8002b12:	7b7b      	ldrb	r3, [r7, #13]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	6819      	ldr	r1, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	795b      	ldrb	r3, [r3, #5]
 8002b1e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002b22:	3b01      	subs	r3, #1
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	440b      	add	r3, r1
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	81fb      	strh	r3, [r7, #14]
		for(uint8_t x = 0; x < (pwm_map_struct->mapLengths[0] - 1); x++)
 8002b2e:	7b7b      	ldrb	r3, [r7, #13]
 8002b30:	3301      	adds	r3, #1
 8002b32:	737b      	strb	r3, [r7, #13]
 8002b34:	7b7a      	ldrb	r2, [r7, #13]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	791b      	ldrb	r3, [r3, #4]
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	f6ff af40 	blt.w	80029c2 <PWM_Map_Duty_Cycle_Set+0x17e>
 8002b42:	e21c      	b.n	8002f7e <PWM_Map_Duty_Cycle_Set+0x73a>
			}
		}
	}

	//Check if the command variable point is outside the columns (x limits) of the 3D map
	else if((pwm_map_struct->commandVar[0] <= pwm_map_struct->commandVarStep[0][0])
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	dd10      	ble.n	8002b78 <PWM_Map_Duty_Cycle_Set+0x334>
			|| (pwm_map_struct->commandVar[0] >= pwm_map_struct->commandVarStep[0][pwm_map_struct->mapLengths[0] - 1]))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68d9      	ldr	r1, [r3, #12]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	791b      	ldrb	r3, [r3, #4]
 8002b64:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	440b      	add	r3, r1
 8002b6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	f2c0 80c0 	blt.w	8002cf8 <PWM_Map_Duty_Cycle_Set+0x4b4>
	{
		for(uint8_t y = 0; y < (pwm_map_struct->mapLengths[1] - 1); y++)
 8002b78:	2300      	movs	r3, #0
 8002b7a:	733b      	strb	r3, [r7, #12]
 8002b7c:	e0b4      	b.n	8002ce8 <PWM_Map_Duty_Cycle_Set+0x4a4>
		{
			//Checks if the command variable point is inside the y, y + 1 line
			if((pwm_map_struct->commandVar[1] >= pwm_map_struct->commandVarStep[1][y])
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6919      	ldr	r1, [r3, #16]
 8002b88:	7b3b      	ldrb	r3, [r7, #12]
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	440b      	add	r3, r1
 8002b8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	f2c0 80a5 	blt.w	8002ce2 <PWM_Map_Duty_Cycle_Set+0x49e>
				&& (pwm_map_struct->commandVar[1] <= pwm_map_struct->commandVarStep[1][y + 1]))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6919      	ldr	r1, [r3, #16]
 8002ba2:	7b3b      	ldrb	r3, [r7, #12]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	440b      	add	r3, r1
 8002baa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	f300 8097 	bgt.w	8002ce2 <PWM_Map_Duty_Cycle_Set+0x49e>
			{
				//Checks if the command variable point is to the left or to the right of the 3D map then sets duty cycle via linear interpolation
				if(pwm_map_struct->commandVar[0] <= pwm_map_struct->commandVarStep[0][0])
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	dc3c      	bgt.n	8002c40 <PWM_Map_Duty_Cycle_Set+0x3fc>
				{
					retVal = __PDM_LINEAR_INTERPOLATION(pwm_map_struct->commandVar[1],
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691a      	ldr	r2, [r3, #16]
 8002bd2:	7b3b      	ldrb	r3, [r7, #12]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	4413      	add	r3, r2
 8002bd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bdc:	1acb      	subs	r3, r1, r3
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6952      	ldr	r2, [r2, #20]
 8002be2:	6811      	ldr	r1, [r2, #0]
 8002be4:	7b3a      	ldrb	r2, [r7, #12]
 8002be6:	3201      	adds	r2, #1
 8002be8:	0052      	lsls	r2, r2, #1
 8002bea:	440a      	add	r2, r1
 8002bec:	8812      	ldrh	r2, [r2, #0]
 8002bee:	4610      	mov	r0, r2
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6952      	ldr	r2, [r2, #20]
 8002bf4:	6811      	ldr	r1, [r2, #0]
 8002bf6:	7b3a      	ldrb	r2, [r7, #12]
 8002bf8:	0052      	lsls	r2, r2, #1
 8002bfa:	440a      	add	r2, r1
 8002bfc:	8812      	ldrh	r2, [r2, #0]
 8002bfe:	1a82      	subs	r2, r0, r2
 8002c00:	fb03 f202 	mul.w	r2, r3, r2
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6919      	ldr	r1, [r3, #16]
 8002c08:	7b3b      	ldrb	r3, [r7, #12]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	440b      	add	r3, r1
 8002c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c14:	4618      	mov	r0, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6919      	ldr	r1, [r3, #16]
 8002c1a:	7b3b      	ldrb	r3, [r7, #12]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	440b      	add	r3, r1
 8002c20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c24:	1ac3      	subs	r3, r0, r3
 8002c26:	fb92 f3f3 	sdiv	r3, r2, r3
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	7b3b      	ldrb	r3, [r7, #12]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	440b      	add	r3, r1
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	81fb      	strh	r3, [r7, #14]
 8002c3e:	e050      	b.n	8002ce2 <PWM_Map_Duty_Cycle_Set+0x49e>
																  	   pwm_map_struct->commandVarStep[1][y],
																	   pwm_map_struct->commandVarStep[1][y + 1],
																	   pwm_map_struct->dutyCycleMap[0][y],
																	   pwm_map_struct->dutyCycleMap[0][y + 1]);
				}else{
					retVal = __PDM_LINEAR_INTERPOLATION(pwm_map_struct->commandVar[1],
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002c46:	4619      	mov	r1, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	7b3b      	ldrb	r3, [r7, #12]
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c56:	1aca      	subs	r2, r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6959      	ldr	r1, [r3, #20]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	791b      	ldrb	r3, [r3, #4]
 8002c60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c64:	3b01      	subs	r3, #1
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	6819      	ldr	r1, [r3, #0]
 8002c6c:	7b3b      	ldrb	r3, [r7, #12]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	440b      	add	r3, r1
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6959      	ldr	r1, [r3, #20]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	791b      	ldrb	r3, [r3, #4]
 8002c80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c84:	3b01      	subs	r3, #1
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	6819      	ldr	r1, [r3, #0]
 8002c8c:	7b3b      	ldrb	r3, [r7, #12]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	440b      	add	r3, r1
 8002c92:	881b      	ldrh	r3, [r3, #0]
 8002c94:	1ac3      	subs	r3, r0, r3
 8002c96:	fb03 f202 	mul.w	r2, r3, r2
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6919      	ldr	r1, [r3, #16]
 8002c9e:	7b3b      	ldrb	r3, [r7, #12]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	440b      	add	r3, r1
 8002ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002caa:	4618      	mov	r0, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6919      	ldr	r1, [r3, #16]
 8002cb0:	7b3b      	ldrb	r3, [r7, #12]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	440b      	add	r3, r1
 8002cb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cba:	1ac3      	subs	r3, r0, r3
 8002cbc:	fb92 f3f3 	sdiv	r3, r2, r3
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6959      	ldr	r1, [r3, #20]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	791b      	ldrb	r3, [r3, #4]
 8002cca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	6819      	ldr	r1, [r3, #0]
 8002cd6:	7b3b      	ldrb	r3, [r7, #12]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	440b      	add	r3, r1
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	4413      	add	r3, r2
 8002ce0:	81fb      	strh	r3, [r7, #14]
		for(uint8_t y = 0; y < (pwm_map_struct->mapLengths[1] - 1); y++)
 8002ce2:	7b3b      	ldrb	r3, [r7, #12]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	733b      	strb	r3, [r7, #12]
 8002ce8:	7b3a      	ldrb	r2, [r7, #12]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	795b      	ldrb	r3, [r3, #5]
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	f6ff af44 	blt.w	8002b7e <PWM_Map_Duty_Cycle_Set+0x33a>
 8002cf6:	e142      	b.n	8002f7e <PWM_Map_Duty_Cycle_Set+0x73a>
	}

	//Since the command variable point is inside the map's boundary, sets duty cycle via bilinear interpolation
	else
	{
		for(uint8_t x = 0; x < (pwm_map_struct->mapLengths[0] - 1); x++)
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	72fb      	strb	r3, [r7, #11]
 8002cfc:	e138      	b.n	8002f70 <PWM_Map_Duty_Cycle_Set+0x72c>
		{
			//Checks if the command variable point is inside the x, x + 1 column
			if((pwm_map_struct->commandVar[0] >= pwm_map_struct->commandVarStep[0][x])
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	68d9      	ldr	r1, [r3, #12]
 8002d08:	7afb      	ldrb	r3, [r7, #11]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	440b      	add	r3, r1
 8002d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	f2c0 8129 	blt.w	8002f6a <PWM_Map_Duty_Cycle_Set+0x726>
				&& (pwm_map_struct->commandVar[0] <= pwm_map_struct->commandVarStep[0][x + 1]))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68d9      	ldr	r1, [r3, #12]
 8002d22:	7afb      	ldrb	r3, [r7, #11]
 8002d24:	3301      	adds	r3, #1
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	440b      	add	r3, r1
 8002d2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	f300 811b 	bgt.w	8002f6a <PWM_Map_Duty_Cycle_Set+0x726>
			{
				for(uint8_t y = 0; y < (pwm_map_struct->mapLengths[1] - 1); y++)
 8002d34:	2300      	movs	r3, #0
 8002d36:	72bb      	strb	r3, [r7, #10]
 8002d38:	e110      	b.n	8002f5c <PWM_Map_Duty_Cycle_Set+0x718>
				{
					//Checks if the command variable point is inside the y, y + 1 line
					if((pwm_map_struct->commandVar[1] >= pwm_map_struct->commandVarStep[1][y])
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6919      	ldr	r1, [r3, #16]
 8002d44:	7abb      	ldrb	r3, [r7, #10]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	440b      	add	r3, r1
 8002d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	f2c0 8101 	blt.w	8002f56 <PWM_Map_Duty_Cycle_Set+0x712>
						&& (pwm_map_struct->commandVar[1] <= pwm_map_struct->commandVarStep[1][y + 1]))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6919      	ldr	r1, [r3, #16]
 8002d5e:	7abb      	ldrb	r3, [r7, #10]
 8002d60:	3301      	adds	r3, #1
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	440b      	add	r3, r1
 8002d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	f300 80f3 	bgt.w	8002f56 <PWM_Map_Duty_Cycle_Set+0x712>
					{
						retVal = __PDM_BILINEAR_INTERPOLATION(pwm_map_struct->commandVar[0],
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d76:	4619      	mov	r1, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	7abb      	ldrb	r3, [r7, #10]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d86:	1acb      	subs	r3, r1, r3
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002d8e:	4610      	mov	r0, r2
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	68d1      	ldr	r1, [r2, #12]
 8002d94:	7afa      	ldrb	r2, [r7, #11]
 8002d96:	0052      	lsls	r2, r2, #1
 8002d98:	440a      	add	r2, r1
 8002d9a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002d9e:	1a82      	subs	r2, r0, r2
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	6948      	ldr	r0, [r1, #20]
 8002da4:	7af9      	ldrb	r1, [r7, #11]
 8002da6:	3101      	adds	r1, #1
 8002da8:	0089      	lsls	r1, r1, #2
 8002daa:	4401      	add	r1, r0
 8002dac:	6808      	ldr	r0, [r1, #0]
 8002dae:	7ab9      	ldrb	r1, [r7, #10]
 8002db0:	3101      	adds	r1, #1
 8002db2:	0049      	lsls	r1, r1, #1
 8002db4:	4401      	add	r1, r0
 8002db6:	8809      	ldrh	r1, [r1, #0]
 8002db8:	460c      	mov	r4, r1
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	6948      	ldr	r0, [r1, #20]
 8002dbe:	7af9      	ldrb	r1, [r7, #11]
 8002dc0:	0089      	lsls	r1, r1, #2
 8002dc2:	4401      	add	r1, r0
 8002dc4:	6808      	ldr	r0, [r1, #0]
 8002dc6:	7ab9      	ldrb	r1, [r7, #10]
 8002dc8:	3101      	adds	r1, #1
 8002dca:	0049      	lsls	r1, r1, #1
 8002dcc:	4401      	add	r1, r0
 8002dce:	8809      	ldrh	r1, [r1, #0]
 8002dd0:	1a61      	subs	r1, r4, r1
 8002dd2:	fb02 f101 	mul.w	r1, r2, r1
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	68d0      	ldr	r0, [r2, #12]
 8002dda:	7afa      	ldrb	r2, [r7, #11]
 8002ddc:	3201      	adds	r2, #1
 8002dde:	0052      	lsls	r2, r2, #1
 8002de0:	4402      	add	r2, r0
 8002de2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002de6:	4614      	mov	r4, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	68d0      	ldr	r0, [r2, #12]
 8002dec:	7afa      	ldrb	r2, [r7, #11]
 8002dee:	0052      	lsls	r2, r2, #1
 8002df0:	4402      	add	r2, r0
 8002df2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002df6:	1aa2      	subs	r2, r4, r2
 8002df8:	fb91 f2f2 	sdiv	r2, r1, r2
 8002dfc:	6879      	ldr	r1, [r7, #4]
 8002dfe:	6948      	ldr	r0, [r1, #20]
 8002e00:	7af9      	ldrb	r1, [r7, #11]
 8002e02:	0089      	lsls	r1, r1, #2
 8002e04:	4401      	add	r1, r0
 8002e06:	6808      	ldr	r0, [r1, #0]
 8002e08:	7ab9      	ldrb	r1, [r7, #10]
 8002e0a:	3101      	adds	r1, #1
 8002e0c:	0049      	lsls	r1, r1, #1
 8002e0e:	4401      	add	r1, r0
 8002e10:	8809      	ldrh	r1, [r1, #0]
 8002e12:	4411      	add	r1, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002e1a:	4614      	mov	r4, r2
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	68d0      	ldr	r0, [r2, #12]
 8002e20:	7afa      	ldrb	r2, [r7, #11]
 8002e22:	0052      	lsls	r2, r2, #1
 8002e24:	4402      	add	r2, r0
 8002e26:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002e2a:	1aa2      	subs	r2, r4, r2
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	6944      	ldr	r4, [r0, #20]
 8002e30:	7af8      	ldrb	r0, [r7, #11]
 8002e32:	3001      	adds	r0, #1
 8002e34:	0080      	lsls	r0, r0, #2
 8002e36:	4420      	add	r0, r4
 8002e38:	6804      	ldr	r4, [r0, #0]
 8002e3a:	7ab8      	ldrb	r0, [r7, #10]
 8002e3c:	0040      	lsls	r0, r0, #1
 8002e3e:	4420      	add	r0, r4
 8002e40:	8800      	ldrh	r0, [r0, #0]
 8002e42:	4605      	mov	r5, r0
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	6944      	ldr	r4, [r0, #20]
 8002e48:	7af8      	ldrb	r0, [r7, #11]
 8002e4a:	0080      	lsls	r0, r0, #2
 8002e4c:	4420      	add	r0, r4
 8002e4e:	6804      	ldr	r4, [r0, #0]
 8002e50:	7ab8      	ldrb	r0, [r7, #10]
 8002e52:	0040      	lsls	r0, r0, #1
 8002e54:	4420      	add	r0, r4
 8002e56:	8800      	ldrh	r0, [r0, #0]
 8002e58:	1a28      	subs	r0, r5, r0
 8002e5a:	fb02 f000 	mul.w	r0, r2, r0
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68d4      	ldr	r4, [r2, #12]
 8002e62:	7afa      	ldrb	r2, [r7, #11]
 8002e64:	3201      	adds	r2, #1
 8002e66:	0052      	lsls	r2, r2, #1
 8002e68:	4422      	add	r2, r4
 8002e6a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002e6e:	4615      	mov	r5, r2
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	68d4      	ldr	r4, [r2, #12]
 8002e74:	7afa      	ldrb	r2, [r7, #11]
 8002e76:	0052      	lsls	r2, r2, #1
 8002e78:	4422      	add	r2, r4
 8002e7a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002e7e:	1aaa      	subs	r2, r5, r2
 8002e80:	fb90 f2f2 	sdiv	r2, r0, r2
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	6944      	ldr	r4, [r0, #20]
 8002e88:	7af8      	ldrb	r0, [r7, #11]
 8002e8a:	0080      	lsls	r0, r0, #2
 8002e8c:	4420      	add	r0, r4
 8002e8e:	6804      	ldr	r4, [r0, #0]
 8002e90:	7ab8      	ldrb	r0, [r7, #10]
 8002e92:	0040      	lsls	r0, r0, #1
 8002e94:	4420      	add	r0, r4
 8002e96:	8800      	ldrh	r0, [r0, #0]
 8002e98:	4402      	add	r2, r0
 8002e9a:	1a8a      	subs	r2, r1, r2
 8002e9c:	fb03 f202 	mul.w	r2, r3, r2
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6919      	ldr	r1, [r3, #16]
 8002ea4:	7abb      	ldrb	r3, [r7, #10]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	440b      	add	r3, r1
 8002eac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6919      	ldr	r1, [r3, #16]
 8002eb6:	7abb      	ldrb	r3, [r7, #10]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	440b      	add	r3, r1
 8002ebc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ec0:	1ac3      	subs	r3, r0, r3
 8002ec2:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ec6:	b29a      	uxth	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68d9      	ldr	r1, [r3, #12]
 8002ed4:	7afb      	ldrb	r3, [r7, #11]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	440b      	add	r3, r1
 8002eda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ede:	1ac3      	subs	r3, r0, r3
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	6948      	ldr	r0, [r1, #20]
 8002ee4:	7af9      	ldrb	r1, [r7, #11]
 8002ee6:	3101      	adds	r1, #1
 8002ee8:	0089      	lsls	r1, r1, #2
 8002eea:	4401      	add	r1, r0
 8002eec:	6808      	ldr	r0, [r1, #0]
 8002eee:	7ab9      	ldrb	r1, [r7, #10]
 8002ef0:	0049      	lsls	r1, r1, #1
 8002ef2:	4401      	add	r1, r0
 8002ef4:	8809      	ldrh	r1, [r1, #0]
 8002ef6:	460c      	mov	r4, r1
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	6948      	ldr	r0, [r1, #20]
 8002efc:	7af9      	ldrb	r1, [r7, #11]
 8002efe:	0089      	lsls	r1, r1, #2
 8002f00:	4401      	add	r1, r0
 8002f02:	6808      	ldr	r0, [r1, #0]
 8002f04:	7ab9      	ldrb	r1, [r7, #10]
 8002f06:	0049      	lsls	r1, r1, #1
 8002f08:	4401      	add	r1, r0
 8002f0a:	8809      	ldrh	r1, [r1, #0]
 8002f0c:	1a61      	subs	r1, r4, r1
 8002f0e:	fb03 f101 	mul.w	r1, r3, r1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68d8      	ldr	r0, [r3, #12]
 8002f16:	7afb      	ldrb	r3, [r7, #11]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4403      	add	r3, r0
 8002f1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f22:	461c      	mov	r4, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68d8      	ldr	r0, [r3, #12]
 8002f28:	7afb      	ldrb	r3, [r7, #11]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	4403      	add	r3, r0
 8002f2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f32:	1ae3      	subs	r3, r4, r3
 8002f34:	fb91 f3f3 	sdiv	r3, r1, r3
 8002f38:	b299      	uxth	r1, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6958      	ldr	r0, [r3, #20]
 8002f3e:	7afb      	ldrb	r3, [r7, #11]
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4403      	add	r3, r0
 8002f44:	6818      	ldr	r0, [r3, #0]
 8002f46:	7abb      	ldrb	r3, [r7, #10]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4403      	add	r3, r0
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	440b      	add	r3, r1
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	4413      	add	r3, r2
 8002f54:	81fb      	strh	r3, [r7, #14]
				for(uint8_t y = 0; y < (pwm_map_struct->mapLengths[1] - 1); y++)
 8002f56:	7abb      	ldrb	r3, [r7, #10]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	72bb      	strb	r3, [r7, #10]
 8002f5c:	7aba      	ldrb	r2, [r7, #10]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	795b      	ldrb	r3, [r3, #5]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	429a      	cmp	r2, r3
 8002f66:	f6ff aee8 	blt.w	8002d3a <PWM_Map_Duty_Cycle_Set+0x4f6>
		for(uint8_t x = 0; x < (pwm_map_struct->mapLengths[0] - 1); x++)
 8002f6a:	7afb      	ldrb	r3, [r7, #11]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	72fb      	strb	r3, [r7, #11]
 8002f70:	7afa      	ldrb	r2, [r7, #11]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	791b      	ldrb	r3, [r3, #4]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	f6ff aec0 	blt.w	8002cfe <PWM_Map_Duty_Cycle_Set+0x4ba>
				}
			}
		}
	}

	return retVal;
 8002f7e:	89fb      	ldrh	r3, [r7, #14]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bcb0      	pop	{r4, r5, r7}
 8002f88:	4770      	bx	lr
	...

08002f8c <HAL_CAN_RxFifo0MsgPendingCallback>:

#include "pdm.h"
#include "stdlib.h"

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxMessage, canRxData) == HAL_OK)
 8002f94:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002f96:	4a0a      	ldr	r2, [pc, #40]	; (8002fc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002f98:	2100      	movs	r1, #0
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f001 ffdf 	bl	8004f5e <HAL_CAN_GetRxMessage>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
	{
		PDM_CAN_Process_Rx_Data();
 8002fa6:	f7fe f98c 	bl	80012c2 <PDM_CAN_Process_Rx_Data>

		HAL_GPIO_TogglePin(CAN_RX_LED_GPIO_Port, CAN_RX_LED_Pin);
 8002faa:	2180      	movs	r1, #128	; 0x80
 8002fac:	4805      	ldr	r0, [pc, #20]	; (8002fc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002fae:	f003 fac6 	bl	800653e <HAL_GPIO_TogglePin>
	}

	return;
 8002fb2:	bf00      	nop
 8002fb4:	bf00      	nop
}
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000680 	.word	0x20000680
 8002fc0:	20000688 	.word	0x20000688
 8002fc4:	40021800 	.word	0x40021800

08002fc8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	80fb      	strh	r3, [r7, #6]
	PDM_Input_Process();
 8002fd2:	f7fe ff8b 	bl	8001eec <PDM_Input_Process>

	PDM_Output_Process();
 8002fd6:	f7ff f889 	bl	80020ec <PDM_Output_Process>

	return;
 8002fda:	bf00      	nop
}
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
	...

08002fe4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a40      	ldr	r2, [pc, #256]	; (80030f4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d106      	bne.n	8003004 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		HAL_TIM_Base_Stop_IT(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f006 fda6 	bl	8009b48 <HAL_TIM_Base_Stop_IT>
		flagReading[1] = Data_Read_Ready;
 8002ffc:	4b3e      	ldr	r3, [pc, #248]	; (80030f8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	705a      	strb	r2, [r3, #1]
//			HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
//			__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, pwmOutStruct[3].dutyCycle);
//		}
//	}

	return;
 8003002:	e073      	b.n	80030ec <HAL_TIM_PeriodElapsedCallback+0x108>
	else if(htim->Instance == TIM7)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a3c      	ldr	r2, [pc, #240]	; (80030fc <HAL_TIM_PeriodElapsedCallback+0x118>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d16e      	bne.n	80030ec <HAL_TIM_PeriodElapsedCallback+0x108>
		accMsg10Hz++;
 800300e:	4b3c      	ldr	r3, [pc, #240]	; (8003100 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3301      	adds	r3, #1
 8003014:	4a3a      	ldr	r2, [pc, #232]	; (8003100 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003016:	6013      	str	r3, [r2, #0]
		accMsg25Hz++;
 8003018:	4b3a      	ldr	r3, [pc, #232]	; (8003104 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3301      	adds	r3, #1
 800301e:	4a39      	ldr	r2, [pc, #228]	; (8003104 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003020:	6013      	str	r3, [r2, #0]
		accMsg50Hz++;
 8003022:	4b39      	ldr	r3, [pc, #228]	; (8003108 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	3301      	adds	r3, #1
 8003028:	4a37      	ldr	r2, [pc, #220]	; (8003108 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800302a:	6013      	str	r3, [r2, #0]
		accMsg80Hz++,
 800302c:	4b37      	ldr	r3, [pc, #220]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x128>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	3301      	adds	r3, #1
 8003032:	4a36      	ldr	r2, [pc, #216]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003034:	6013      	str	r3, [r2, #0]
		accMsg100Hz++;
 8003036:	4b36      	ldr	r3, [pc, #216]	; (8003110 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	3301      	adds	r3, #1
 800303c:	4a34      	ldr	r2, [pc, #208]	; (8003110 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800303e:	6013      	str	r3, [r2, #0]
		accUsbData++;
 8003040:	4b34      	ldr	r3, [pc, #208]	; (8003114 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	3301      	adds	r3, #1
 8003046:	4a33      	ldr	r2, [pc, #204]	; (8003114 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003048:	6013      	str	r3, [r2, #0]
		accOutputFuse[0]++;
 800304a:	4b33      	ldr	r3, [pc, #204]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	3301      	adds	r3, #1
 8003050:	4a31      	ldr	r2, [pc, #196]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003052:	6013      	str	r3, [r2, #0]
		accOutputFuse[1]++;
 8003054:	4b30      	ldr	r3, [pc, #192]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	3301      	adds	r3, #1
 800305a:	4a2f      	ldr	r2, [pc, #188]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800305c:	6053      	str	r3, [r2, #4]
		accOutputFuse[2]++;
 800305e:	4b2e      	ldr	r3, [pc, #184]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	3301      	adds	r3, #1
 8003064:	4a2c      	ldr	r2, [pc, #176]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003066:	6093      	str	r3, [r2, #8]
		accOutputFuse[3]++;
 8003068:	4b2b      	ldr	r3, [pc, #172]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	3301      	adds	r3, #1
 800306e:	4a2a      	ldr	r2, [pc, #168]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003070:	60d3      	str	r3, [r2, #12]
		accOutputFuse[4]++;
 8003072:	4b29      	ldr	r3, [pc, #164]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	3301      	adds	r3, #1
 8003078:	4a27      	ldr	r2, [pc, #156]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800307a:	6113      	str	r3, [r2, #16]
		accOutputFuse[5]++;
 800307c:	4b26      	ldr	r3, [pc, #152]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	3301      	adds	r3, #1
 8003082:	4a25      	ldr	r2, [pc, #148]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003084:	6153      	str	r3, [r2, #20]
		accOutputFuse[6]++;
 8003086:	4b24      	ldr	r3, [pc, #144]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	3301      	adds	r3, #1
 800308c:	4a22      	ldr	r2, [pc, #136]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800308e:	6193      	str	r3, [r2, #24]
		accOutputFuse[7]++;
 8003090:	4b21      	ldr	r3, [pc, #132]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	3301      	adds	r3, #1
 8003096:	4a20      	ldr	r2, [pc, #128]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003098:	61d3      	str	r3, [r2, #28]
		accOutputFuse[8]++;
 800309a:	4b1f      	ldr	r3, [pc, #124]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	3301      	adds	r3, #1
 80030a0:	4a1d      	ldr	r2, [pc, #116]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030a2:	6213      	str	r3, [r2, #32]
		accOutputFuse[9]++;
 80030a4:	4b1c      	ldr	r3, [pc, #112]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	3301      	adds	r3, #1
 80030aa:	4a1b      	ldr	r2, [pc, #108]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030ac:	6253      	str	r3, [r2, #36]	; 0x24
		accOutputFuse[10]++;
 80030ae:	4b1a      	ldr	r3, [pc, #104]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b2:	3301      	adds	r3, #1
 80030b4:	4a18      	ldr	r2, [pc, #96]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030b6:	6293      	str	r3, [r2, #40]	; 0x28
		accOutputFuse[11]++;
 80030b8:	4b17      	ldr	r3, [pc, #92]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030bc:	3301      	adds	r3, #1
 80030be:	4a16      	ldr	r2, [pc, #88]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030c0:	62d3      	str	r3, [r2, #44]	; 0x2c
		accOutputFuse[12]++;
 80030c2:	4b15      	ldr	r3, [pc, #84]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	3301      	adds	r3, #1
 80030c8:	4a13      	ldr	r2, [pc, #76]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030ca:	6313      	str	r3, [r2, #48]	; 0x30
		accOutputFuse[13]++;
 80030cc:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030d0:	3301      	adds	r3, #1
 80030d2:	4a11      	ldr	r2, [pc, #68]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030d4:	6353      	str	r3, [r2, #52]	; 0x34
		accOutputFuse[14]++;
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030da:	3301      	adds	r3, #1
 80030dc:	4a0e      	ldr	r2, [pc, #56]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030de:	6393      	str	r3, [r2, #56]	; 0x38
		accOutputFuse[15]++;
 80030e0:	4b0d      	ldr	r3, [pc, #52]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e4:	3301      	adds	r3, #1
 80030e6:	4a0c      	ldr	r2, [pc, #48]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80030e8:	63d3      	str	r3, [r2, #60]	; 0x3c
	return;
 80030ea:	bf00      	nop
 80030ec:	bf00      	nop
}
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40001000 	.word	0x40001000
 80030f8:	200007cc 	.word	0x200007cc
 80030fc:	40001400 	.word	0x40001400
 8003100:	20000934 	.word	0x20000934
 8003104:	20000938 	.word	0x20000938
 8003108:	2000093c 	.word	0x2000093c
 800310c:	20000940 	.word	0x20000940
 8003110:	20000944 	.word	0x20000944
 8003114:	20000948 	.word	0x20000948
 8003118:	2000094c 	.word	0x2000094c

0800311c <PDM_Data_Conversion>:


//Reads ADC value and converts into data
//Returns HAL_TIM_Base_Start_IT status
HAL_StatusTypeDef PDM_Data_Conversion(TIM_HandleTypeDef *htim)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
	uint8_t flag_fuse = 0;
 8003124:	2300      	movs	r3, #0
 8003126:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef retVal = HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	72fb      	strb	r3, [r7, #11]

	flagReading[1] = Data_Read_Waiting;
 800312c:	4baa      	ldr	r3, [pc, #680]	; (80033d8 <PDM_Data_Conversion+0x2bc>)
 800312e:	2201      	movs	r2, #1
 8003130:	705a      	strb	r2, [r3, #1]

	//Convert ADC value based on selected reading and sets delay for next reading
	switch(flagReading[0])
 8003132:	4ba9      	ldr	r3, [pc, #676]	; (80033d8 <PDM_Data_Conversion+0x2bc>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	3b02      	subs	r3, #2
 8003138:	2b03      	cmp	r3, #3
 800313a:	f200 81f4 	bhi.w	8003526 <PDM_Data_Conversion+0x40a>
 800313e:	a201      	add	r2, pc, #4	; (adr r2, 8003144 <PDM_Data_Conversion+0x28>)
 8003140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003144:	08003155 	.word	0x08003155
 8003148:	08003287 	.word	0x08003287
 800314c:	080033d3 	.word	0x080033d3
 8003150:	080034a7 	.word	0x080034a7
	{
	case Data_Read_Current0:

		for(uint8_t i = 0; i < 8; i++)
 8003154:	2300      	movs	r3, #0
 8003156:	73bb      	strb	r3, [r7, #14]
 8003158:	e072      	b.n	8003240 <PDM_Data_Conversion+0x124>
		{
			//Convert ADC into current
			dataBuffer[i * 2] = adcBuffer[i];//__PDM_CONVERT_CURRENT(adcBuffer[i]);
 800315a:	7bba      	ldrb	r2, [r7, #14]
 800315c:	7bbb      	ldrb	r3, [r7, #14]
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	499e      	ldr	r1, [pc, #632]	; (80033dc <PDM_Data_Conversion+0x2c0>)
 8003162:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8003166:	4a9e      	ldr	r2, [pc, #632]	; (80033e0 <PDM_Data_Conversion+0x2c4>)
 8003168:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if((dataBuffer[i * 2] <= outputStruct[i * 2].currentThresholds)
 800316c:	7bbb      	ldrb	r3, [r7, #14]
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	4a9b      	ldr	r2, [pc, #620]	; (80033e0 <PDM_Data_Conversion+0x2c4>)
 8003172:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003176:	7bbb      	ldrb	r3, [r7, #14]
 8003178:	005a      	lsls	r2, r3, #1
 800317a:	489a      	ldr	r0, [pc, #616]	; (80033e4 <PDM_Data_Conversion+0x2c8>)
 800317c:	4613      	mov	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	1a9b      	subs	r3, r3, r2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4403      	add	r3, r0
 8003186:	3308      	adds	r3, #8
 8003188:	881b      	ldrh	r3, [r3, #0]
 800318a:	4299      	cmp	r1, r3
 800318c:	d90b      	bls.n	80031a6 <PDM_Data_Conversion+0x8a>
					|| (outputStruct[i * 2].timeoutOutputFuse == 0))
 800318e:	7bbb      	ldrb	r3, [r7, #14]
 8003190:	005a      	lsls	r2, r3, #1
 8003192:	4994      	ldr	r1, [pc, #592]	; (80033e4 <PDM_Data_Conversion+0x2c8>)
 8003194:	4613      	mov	r3, r2
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	1a9b      	subs	r3, r3, r2
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	440b      	add	r3, r1
 800319e:	330a      	adds	r3, #10
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <PDM_Data_Conversion+0x98>
				accOutputFuse[i * 2] = 0;
 80031a6:	7bbb      	ldrb	r3, [r7, #14]
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	4a8f      	ldr	r2, [pc, #572]	; (80033e8 <PDM_Data_Conversion+0x2cc>)
 80031ac:	2100      	movs	r1, #0
 80031ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80031b2:	e020      	b.n	80031f6 <PDM_Data_Conversion+0xda>

			else if(accOutputFuse[i * 2] > outputStruct[i * 2].timeoutOutputFuse)
 80031b4:	7bbb      	ldrb	r3, [r7, #14]
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4a8b      	ldr	r2, [pc, #556]	; (80033e8 <PDM_Data_Conversion+0x2cc>)
 80031ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80031be:	7bbb      	ldrb	r3, [r7, #14]
 80031c0:	005a      	lsls	r2, r3, #1
 80031c2:	4888      	ldr	r0, [pc, #544]	; (80033e4 <PDM_Data_Conversion+0x2c8>)
 80031c4:	4613      	mov	r3, r2
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	4403      	add	r3, r0
 80031ce:	330a      	adds	r3, #10
 80031d0:	881b      	ldrh	r3, [r3, #0]
 80031d2:	4299      	cmp	r1, r3
 80031d4:	d90f      	bls.n	80031f6 <PDM_Data_Conversion+0xda>
			{
				flag_fuse = 1;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
				flagDriverSafety |= 1 << (i * 2);
 80031da:	7bbb      	ldrb	r3, [r7, #14]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	2201      	movs	r2, #1
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	b21a      	sxth	r2, r3
 80031e6:	4b81      	ldr	r3, [pc, #516]	; (80033ec <PDM_Data_Conversion+0x2d0>)
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	b21b      	sxth	r3, r3
 80031ec:	4313      	orrs	r3, r2
 80031ee:	b21b      	sxth	r3, r3
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	4b7e      	ldr	r3, [pc, #504]	; (80033ec <PDM_Data_Conversion+0x2d0>)
 80031f4:	801a      	strh	r2, [r3, #0]
			}

			if(adcBuffer[i] < ADC_THRESHOLD_HIGH)
 80031f6:	7bbb      	ldrb	r3, [r7, #14]
 80031f8:	4a78      	ldr	r2, [pc, #480]	; (80033dc <PDM_Data_Conversion+0x2c0>)
 80031fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031fe:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003202:	d20d      	bcs.n	8003220 <PDM_Data_Conversion+0x104>
				dataIdBuffer[i * 2] |= 1;
 8003204:	7bbb      	ldrb	r3, [r7, #14]
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	4a79      	ldr	r2, [pc, #484]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 800320a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800320e:	7bbb      	ldrb	r3, [r7, #14]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	f042 0201 	orr.w	r2, r2, #1
 8003216:	b291      	uxth	r1, r2
 8003218:	4a75      	ldr	r2, [pc, #468]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 800321a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800321e:	e00c      	b.n	800323a <PDM_Data_Conversion+0x11e>
			else
				dataIdBuffer[i * 2] &= 0xFFFE;
 8003220:	7bbb      	ldrb	r3, [r7, #14]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4a72      	ldr	r2, [pc, #456]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 8003226:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800322a:	7bbb      	ldrb	r3, [r7, #14]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	f022 0201 	bic.w	r2, r2, #1
 8003232:	b291      	uxth	r1, r2
 8003234:	4a6e      	ldr	r2, [pc, #440]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 8003236:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint8_t i = 0; i < 8; i++)
 800323a:	7bbb      	ldrb	r3, [r7, #14]
 800323c:	3301      	adds	r3, #1
 800323e:	73bb      	strb	r3, [r7, #14]
 8003240:	7bbb      	ldrb	r3, [r7, #14]
 8003242:	2b07      	cmp	r3, #7
 8003244:	d989      	bls.n	800315a <PDM_Data_Conversion+0x3e>
		}

		HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8003246:	2201      	movs	r2, #1
 8003248:	2120      	movs	r1, #32
 800324a:	486a      	ldr	r0, [pc, #424]	; (80033f4 <PDM_Data_Conversion+0x2d8>)
 800324c:	f003 f95e 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, GPIO_PIN_RESET);
 8003250:	2200      	movs	r2, #0
 8003252:	2108      	movs	r1, #8
 8003254:	4867      	ldr	r0, [pc, #412]	; (80033f4 <PDM_Data_Conversion+0x2d8>)
 8003256:	f003 f959 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, GPIO_PIN_SET);
 800325a:	2201      	movs	r2, #1
 800325c:	2104      	movs	r1, #4
 800325e:	4865      	ldr	r0, [pc, #404]	; (80033f4 <PDM_Data_Conversion+0x2d8>)
 8003260:	f003 f954 	bl	800650c <HAL_GPIO_WritePin>

		flagReading[0] = Data_Read_Current1;
 8003264:	4b5c      	ldr	r3, [pc, #368]	; (80033d8 <PDM_Data_Conversion+0x2bc>)
 8003266:	2203      	movs	r2, #3
 8003268:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(htim, 0);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2200      	movs	r2, #0
 8003270:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_AUTORELOAD(htim, READING_DELAY_CURR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800327a:	62da      	str	r2, [r3, #44]	; 0x2c
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003282:	60da      	str	r2, [r3, #12]

		break;
 8003284:	e16f      	b.n	8003566 <PDM_Data_Conversion+0x44a>

	case Data_Read_Current1:

		for(uint8_t i = 0; i < 8; i++)
 8003286:	2300      	movs	r3, #0
 8003288:	737b      	strb	r3, [r7, #13]
 800328a:	e07e      	b.n	800338a <PDM_Data_Conversion+0x26e>
		{
			//Convert ADC into current
			dataBuffer[(i * 2) + 1] = adcBuffer[i];//__PDM_CONVERT_CURRENT(adcBuffer[i]);
 800328c:	7b7a      	ldrb	r2, [r7, #13]
 800328e:	7b7b      	ldrb	r3, [r7, #13]
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	3301      	adds	r3, #1
 8003294:	4951      	ldr	r1, [pc, #324]	; (80033dc <PDM_Data_Conversion+0x2c0>)
 8003296:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800329a:	4a51      	ldr	r2, [pc, #324]	; (80033e0 <PDM_Data_Conversion+0x2c4>)
 800329c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if((dataBuffer[(i * 2) + 1] <= outputStruct[(i * 2) + 1].currentThresholds)
 80032a0:	7b7b      	ldrb	r3, [r7, #13]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	3301      	adds	r3, #1
 80032a6:	4a4e      	ldr	r2, [pc, #312]	; (80033e0 <PDM_Data_Conversion+0x2c4>)
 80032a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80032ac:	7b7b      	ldrb	r3, [r7, #13]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	1c5a      	adds	r2, r3, #1
 80032b2:	484c      	ldr	r0, [pc, #304]	; (80033e4 <PDM_Data_Conversion+0x2c8>)
 80032b4:	4613      	mov	r3, r2
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	1a9b      	subs	r3, r3, r2
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	4403      	add	r3, r0
 80032be:	3308      	adds	r3, #8
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	4299      	cmp	r1, r3
 80032c4:	d90c      	bls.n	80032e0 <PDM_Data_Conversion+0x1c4>
					|| (outputStruct[(i * 2) + 1].timeoutOutputFuse == 0))
 80032c6:	7b7b      	ldrb	r3, [r7, #13]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	4945      	ldr	r1, [pc, #276]	; (80033e4 <PDM_Data_Conversion+0x2c8>)
 80032ce:	4613      	mov	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	440b      	add	r3, r1
 80032d8:	330a      	adds	r3, #10
 80032da:	881b      	ldrh	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d107      	bne.n	80032f0 <PDM_Data_Conversion+0x1d4>
				accOutputFuse[(i * 2) + 1] = 0;
 80032e0:	7b7b      	ldrb	r3, [r7, #13]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	3301      	adds	r3, #1
 80032e6:	4a40      	ldr	r2, [pc, #256]	; (80033e8 <PDM_Data_Conversion+0x2cc>)
 80032e8:	2100      	movs	r1, #0
 80032ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80032ee:	e023      	b.n	8003338 <PDM_Data_Conversion+0x21c>

			else if(accOutputFuse[(i * 2) + 1] > outputStruct[(i * 2) + 1].timeoutOutputFuse)
 80032f0:	7b7b      	ldrb	r3, [r7, #13]
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	3301      	adds	r3, #1
 80032f6:	4a3c      	ldr	r2, [pc, #240]	; (80033e8 <PDM_Data_Conversion+0x2cc>)
 80032f8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032fc:	7b7b      	ldrb	r3, [r7, #13]
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	4838      	ldr	r0, [pc, #224]	; (80033e4 <PDM_Data_Conversion+0x2c8>)
 8003304:	4613      	mov	r3, r2
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	1a9b      	subs	r3, r3, r2
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	4403      	add	r3, r0
 800330e:	330a      	adds	r3, #10
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	4299      	cmp	r1, r3
 8003314:	d910      	bls.n	8003338 <PDM_Data_Conversion+0x21c>
			{
				flag_fuse = 1;
 8003316:	2301      	movs	r3, #1
 8003318:	73fb      	strb	r3, [r7, #15]
				flagDriverSafety |= 1 << ((i * 2) + 1);
 800331a:	7b7b      	ldrb	r3, [r7, #13]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	3301      	adds	r3, #1
 8003320:	2201      	movs	r2, #1
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	b21a      	sxth	r2, r3
 8003328:	4b30      	ldr	r3, [pc, #192]	; (80033ec <PDM_Data_Conversion+0x2d0>)
 800332a:	881b      	ldrh	r3, [r3, #0]
 800332c:	b21b      	sxth	r3, r3
 800332e:	4313      	orrs	r3, r2
 8003330:	b21b      	sxth	r3, r3
 8003332:	b29a      	uxth	r2, r3
 8003334:	4b2d      	ldr	r3, [pc, #180]	; (80033ec <PDM_Data_Conversion+0x2d0>)
 8003336:	801a      	strh	r2, [r3, #0]
			}

			if(adcBuffer[i] < ADC_THRESHOLD_HIGH)
 8003338:	7b7b      	ldrb	r3, [r7, #13]
 800333a:	4a28      	ldr	r2, [pc, #160]	; (80033dc <PDM_Data_Conversion+0x2c0>)
 800333c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003340:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003344:	d20f      	bcs.n	8003366 <PDM_Data_Conversion+0x24a>
				dataIdBuffer[(i * 2) + 1] |= 1;
 8003346:	7b7b      	ldrb	r3, [r7, #13]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	3301      	adds	r3, #1
 800334c:	4a28      	ldr	r2, [pc, #160]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 800334e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003352:	7b7b      	ldrb	r3, [r7, #13]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	3301      	adds	r3, #1
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	b291      	uxth	r1, r2
 800335e:	4a24      	ldr	r2, [pc, #144]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 8003360:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003364:	e00e      	b.n	8003384 <PDM_Data_Conversion+0x268>
			else
				dataIdBuffer[(i * 2) + 1] &= 0xFFFE;
 8003366:	7b7b      	ldrb	r3, [r7, #13]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	3301      	adds	r3, #1
 800336c:	4a20      	ldr	r2, [pc, #128]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 800336e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003372:	7b7b      	ldrb	r3, [r7, #13]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	3301      	adds	r3, #1
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	b291      	uxth	r1, r2
 800337e:	4a1c      	ldr	r2, [pc, #112]	; (80033f0 <PDM_Data_Conversion+0x2d4>)
 8003380:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint8_t i = 0; i < 8; i++)
 8003384:	7b7b      	ldrb	r3, [r7, #13]
 8003386:	3301      	adds	r3, #1
 8003388:	737b      	strb	r3, [r7, #13]
 800338a:	7b7b      	ldrb	r3, [r7, #13]
 800338c:	2b07      	cmp	r3, #7
 800338e:	f67f af7d 	bls.w	800328c <PDM_Data_Conversion+0x170>
		}

		HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8003392:	2201      	movs	r2, #1
 8003394:	2120      	movs	r1, #32
 8003396:	4817      	ldr	r0, [pc, #92]	; (80033f4 <PDM_Data_Conversion+0x2d8>)
 8003398:	f003 f8b8 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, GPIO_PIN_SET);
 800339c:	2201      	movs	r2, #1
 800339e:	2108      	movs	r1, #8
 80033a0:	4814      	ldr	r0, [pc, #80]	; (80033f4 <PDM_Data_Conversion+0x2d8>)
 80033a2:	f003 f8b3 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, GPIO_PIN_RESET);
 80033a6:	2200      	movs	r2, #0
 80033a8:	2104      	movs	r1, #4
 80033aa:	4812      	ldr	r0, [pc, #72]	; (80033f4 <PDM_Data_Conversion+0x2d8>)
 80033ac:	f003 f8ae 	bl	800650c <HAL_GPIO_WritePin>

		flagReading[0] = Data_Read_Temperature;
 80033b0:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <PDM_Data_Conversion+0x2bc>)
 80033b2:	2204      	movs	r2, #4
 80033b4:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(htim, 0);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2200      	movs	r2, #0
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_AUTORELOAD(htim, READING_DELAY_TEMP);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033ce:	60da      	str	r2, [r3, #12]

		break;
 80033d0:	e0c9      	b.n	8003566 <PDM_Data_Conversion+0x44a>

	case Data_Read_Temperature:

		for(uint8_t i = 0; i < 8; i++)
 80033d2:	2300      	movs	r3, #0
 80033d4:	733b      	strb	r3, [r7, #12]
 80033d6:	e043      	b.n	8003460 <PDM_Data_Conversion+0x344>
 80033d8:	200007cc 	.word	0x200007cc
 80033dc:	200007b4 	.word	0x200007b4
 80033e0:	2000073c 	.word	0x2000073c
 80033e4:	200007d4 	.word	0x200007d4
 80033e8:	2000094c 	.word	0x2000094c
 80033ec:	200007c8 	.word	0x200007c8
 80033f0:	20000778 	.word	0x20000778
 80033f4:	40021000 	.word	0x40021000
		{
			//Convert ADC into temperature
			dataBuffer[16 + i] = adcBuffer[i];//__PDM_CONVERT_TEMPERATURE(adcBuffer[i], adcBuffer[8]);
 80033f8:	7b3a      	ldrb	r2, [r7, #12]
 80033fa:	7b3b      	ldrb	r3, [r7, #12]
 80033fc:	3310      	adds	r3, #16
 80033fe:	4963      	ldr	r1, [pc, #396]	; (800358c <PDM_Data_Conversion+0x470>)
 8003400:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8003404:	4a62      	ldr	r2, [pc, #392]	; (8003590 <PDM_Data_Conversion+0x474>)
 8003406:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if((adcBuffer[i] < ADC_THRESHOLD_LOW) || (adcBuffer[i] > ADC_THRESHOLD_HIGH))
 800340a:	7b3b      	ldrb	r3, [r7, #12]
 800340c:	4a5f      	ldr	r2, [pc, #380]	; (800358c <PDM_Data_Conversion+0x470>)
 800340e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003412:	2b09      	cmp	r3, #9
 8003414:	d906      	bls.n	8003424 <PDM_Data_Conversion+0x308>
 8003416:	7b3b      	ldrb	r3, [r7, #12]
 8003418:	4a5c      	ldr	r2, [pc, #368]	; (800358c <PDM_Data_Conversion+0x470>)
 800341a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800341e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003422:	d90d      	bls.n	8003440 <PDM_Data_Conversion+0x324>
				dataIdBuffer[16 + i] |= 1;
 8003424:	7b3b      	ldrb	r3, [r7, #12]
 8003426:	3310      	adds	r3, #16
 8003428:	4a5a      	ldr	r2, [pc, #360]	; (8003594 <PDM_Data_Conversion+0x478>)
 800342a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800342e:	7b3b      	ldrb	r3, [r7, #12]
 8003430:	3310      	adds	r3, #16
 8003432:	f042 0201 	orr.w	r2, r2, #1
 8003436:	b291      	uxth	r1, r2
 8003438:	4a56      	ldr	r2, [pc, #344]	; (8003594 <PDM_Data_Conversion+0x478>)
 800343a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800343e:	e00c      	b.n	800345a <PDM_Data_Conversion+0x33e>
			else
				dataIdBuffer[16 + i] &= 0xFFFE;
 8003440:	7b3b      	ldrb	r3, [r7, #12]
 8003442:	3310      	adds	r3, #16
 8003444:	4a53      	ldr	r2, [pc, #332]	; (8003594 <PDM_Data_Conversion+0x478>)
 8003446:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800344a:	7b3b      	ldrb	r3, [r7, #12]
 800344c:	3310      	adds	r3, #16
 800344e:	f022 0201 	bic.w	r2, r2, #1
 8003452:	b291      	uxth	r1, r2
 8003454:	4a4f      	ldr	r2, [pc, #316]	; (8003594 <PDM_Data_Conversion+0x478>)
 8003456:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint8_t i = 0; i < 8; i++)
 800345a:	7b3b      	ldrb	r3, [r7, #12]
 800345c:	3301      	adds	r3, #1
 800345e:	733b      	strb	r3, [r7, #12]
 8003460:	7b3b      	ldrb	r3, [r7, #12]
 8003462:	2b07      	cmp	r3, #7
 8003464:	d9c8      	bls.n	80033f8 <PDM_Data_Conversion+0x2dc>
		}

		HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8003466:	2201      	movs	r2, #1
 8003468:	2120      	movs	r1, #32
 800346a:	484b      	ldr	r0, [pc, #300]	; (8003598 <PDM_Data_Conversion+0x47c>)
 800346c:	f003 f84e 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, GPIO_PIN_SET);
 8003470:	2201      	movs	r2, #1
 8003472:	2108      	movs	r1, #8
 8003474:	4848      	ldr	r0, [pc, #288]	; (8003598 <PDM_Data_Conversion+0x47c>)
 8003476:	f003 f849 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, GPIO_PIN_SET);
 800347a:	2201      	movs	r2, #1
 800347c:	2104      	movs	r1, #4
 800347e:	4846      	ldr	r0, [pc, #280]	; (8003598 <PDM_Data_Conversion+0x47c>)
 8003480:	f003 f844 	bl	800650c <HAL_GPIO_WritePin>

		flagReading[0] = Data_Read_Voltage;
 8003484:	4b45      	ldr	r3, [pc, #276]	; (800359c <PDM_Data_Conversion+0x480>)
 8003486:	2205      	movs	r2, #5
 8003488:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(htim, 0);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2200      	movs	r2, #0
 8003490:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_AUTORELOAD(htim, READING_DELAY_VOLT);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800349a:	62da      	str	r2, [r3, #44]	; 0x2c
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034a2:	60da      	str	r2, [r3, #12]

		break;
 80034a4:	e05f      	b.n	8003566 <PDM_Data_Conversion+0x44a>

	case Data_Read_Voltage:

		//Convert ADC into voltage if the ADC value is valid
		if((adcBuffer[1] < ADC_THRESHOLD_LOW) || (adcBuffer[1] > ADC_THRESHOLD_HIGH))
 80034a6:	4b39      	ldr	r3, [pc, #228]	; (800358c <PDM_Data_Conversion+0x470>)
 80034a8:	885b      	ldrh	r3, [r3, #2]
 80034aa:	2b09      	cmp	r3, #9
 80034ac:	d904      	bls.n	80034b8 <PDM_Data_Conversion+0x39c>
 80034ae:	4b37      	ldr	r3, [pc, #220]	; (800358c <PDM_Data_Conversion+0x470>)
 80034b0:	885b      	ldrh	r3, [r3, #2]
 80034b2:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80034b6:	d907      	bls.n	80034c8 <PDM_Data_Conversion+0x3ac>
			dataIdBuffer[24] &= 0xFFFE;
 80034b8:	4b36      	ldr	r3, [pc, #216]	; (8003594 <PDM_Data_Conversion+0x478>)
 80034ba:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80034bc:	f023 0301 	bic.w	r3, r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	4b34      	ldr	r3, [pc, #208]	; (8003594 <PDM_Data_Conversion+0x478>)
 80034c4:	861a      	strh	r2, [r3, #48]	; 0x30
 80034c6:	e006      	b.n	80034d6 <PDM_Data_Conversion+0x3ba>
		else
			dataIdBuffer[24] |= 1;
 80034c8:	4b32      	ldr	r3, [pc, #200]	; (8003594 <PDM_Data_Conversion+0x478>)
 80034ca:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80034cc:	f043 0301 	orr.w	r3, r3, #1
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	4b30      	ldr	r3, [pc, #192]	; (8003594 <PDM_Data_Conversion+0x478>)
 80034d4:	861a      	strh	r2, [r3, #48]	; 0x30

		dataBuffer[24] = adcBuffer[0] - adcBuffer[8];//__PDM_CONVERT_VOLTAGE(adcBuffer[0], adcBuffer[8]);
 80034d6:	4b2d      	ldr	r3, [pc, #180]	; (800358c <PDM_Data_Conversion+0x470>)
 80034d8:	881a      	ldrh	r2, [r3, #0]
 80034da:	4b2c      	ldr	r3, [pc, #176]	; (800358c <PDM_Data_Conversion+0x470>)
 80034dc:	8a1b      	ldrh	r3, [r3, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	4b2b      	ldr	r3, [pc, #172]	; (8003590 <PDM_Data_Conversion+0x474>)
 80034e4:	861a      	strh	r2, [r3, #48]	; 0x30

		HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 80034e6:	2201      	movs	r2, #1
 80034e8:	2120      	movs	r1, #32
 80034ea:	482b      	ldr	r0, [pc, #172]	; (8003598 <PDM_Data_Conversion+0x47c>)
 80034ec:	f003 f80e 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, GPIO_PIN_RESET);
 80034f0:	2200      	movs	r2, #0
 80034f2:	2108      	movs	r1, #8
 80034f4:	4828      	ldr	r0, [pc, #160]	; (8003598 <PDM_Data_Conversion+0x47c>)
 80034f6:	f003 f809 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, GPIO_PIN_RESET);
 80034fa:	2200      	movs	r2, #0
 80034fc:	2104      	movs	r1, #4
 80034fe:	4826      	ldr	r0, [pc, #152]	; (8003598 <PDM_Data_Conversion+0x47c>)
 8003500:	f003 f804 	bl	800650c <HAL_GPIO_WritePin>

		flagReading[0] = Data_Read_Current0;
 8003504:	4b25      	ldr	r3, [pc, #148]	; (800359c <PDM_Data_Conversion+0x480>)
 8003506:	2202      	movs	r2, #2
 8003508:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(htim, 0);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2200      	movs	r2, #0
 8003510:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_AUTORELOAD(htim, READING_DELAY_CURR);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003522:	60da      	str	r2, [r3, #12]

		break;
 8003524:	e01f      	b.n	8003566 <PDM_Data_Conversion+0x44a>

	default:
		HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8003526:	2201      	movs	r2, #1
 8003528:	2120      	movs	r1, #32
 800352a:	481b      	ldr	r0, [pc, #108]	; (8003598 <PDM_Data_Conversion+0x47c>)
 800352c:	f002 ffee 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, GPIO_PIN_RESET);
 8003530:	2200      	movs	r2, #0
 8003532:	2108      	movs	r1, #8
 8003534:	4818      	ldr	r0, [pc, #96]	; (8003598 <PDM_Data_Conversion+0x47c>)
 8003536:	f002 ffe9 	bl	800650c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, GPIO_PIN_RESET);
 800353a:	2200      	movs	r2, #0
 800353c:	2104      	movs	r1, #4
 800353e:	4816      	ldr	r0, [pc, #88]	; (8003598 <PDM_Data_Conversion+0x47c>)
 8003540:	f002 ffe4 	bl	800650c <HAL_GPIO_WritePin>

		flagReading[0] = Data_Read_Current0;
 8003544:	4b15      	ldr	r3, [pc, #84]	; (800359c <PDM_Data_Conversion+0x480>)
 8003546:	2202      	movs	r2, #2
 8003548:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(htim, 0);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2200      	movs	r2, #0
 8003550:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_AUTORELOAD(htim, READING_DELAY_CURR);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800355a:	62da      	str	r2, [r3, #44]	; 0x2c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003562:	60da      	str	r2, [r3, #12]

		break;
 8003564:	bf00      	nop
	}

	//Convert ADC into MCU temperature
	dataBuffer[25] = adcBuffer[9];//__PDM_CONVERT_MCU_TEMPERATURE(adcBuffer[9]);
 8003566:	4b09      	ldr	r3, [pc, #36]	; (800358c <PDM_Data_Conversion+0x470>)
 8003568:	8a5a      	ldrh	r2, [r3, #18]
 800356a:	4b09      	ldr	r3, [pc, #36]	; (8003590 <PDM_Data_Conversion+0x474>)
 800356c:	865a      	strh	r2, [r3, #50]	; 0x32

	//Start readings timer
	retVal = HAL_TIM_Base_Start_IT(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f006 fa7a 	bl	8009a68 <HAL_TIM_Base_Start_IT>
 8003574:	4603      	mov	r3, r0
 8003576:	72fb      	strb	r3, [r7, #11]

	//If there is any virtual fuse tripped
	if(flag_fuse != 0)
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <PDM_Data_Conversion+0x466>
		PDM_Output_Process();
 800357e:	f7fe fdb5 	bl	80020ec <PDM_Output_Process>

	return retVal;
 8003582:	7afb      	ldrb	r3, [r7, #11]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	200007b4 	.word	0x200007b4
 8003590:	2000073c 	.word	0x2000073c
 8003594:	20000778 	.word	0x20000778
 8003598:	40021000 	.word	0x40021000
 800359c:	200007cc 	.word	0x200007cc

080035a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035a6:	2300      	movs	r3, #0
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	4b10      	ldr	r3, [pc, #64]	; (80035ec <HAL_MspInit+0x4c>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	4a0f      	ldr	r2, [pc, #60]	; (80035ec <HAL_MspInit+0x4c>)
 80035b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035b4:	6453      	str	r3, [r2, #68]	; 0x44
 80035b6:	4b0d      	ldr	r3, [pc, #52]	; (80035ec <HAL_MspInit+0x4c>)
 80035b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035be:	607b      	str	r3, [r7, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	603b      	str	r3, [r7, #0]
 80035c6:	4b09      	ldr	r3, [pc, #36]	; (80035ec <HAL_MspInit+0x4c>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	4a08      	ldr	r2, [pc, #32]	; (80035ec <HAL_MspInit+0x4c>)
 80035cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035d0:	6413      	str	r3, [r2, #64]	; 0x40
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <HAL_MspInit+0x4c>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40023800 	.word	0x40023800

080035f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b08c      	sub	sp, #48	; 0x30
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f8:	f107 031c 	add.w	r3, r7, #28
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]
 8003600:	605a      	str	r2, [r3, #4]
 8003602:	609a      	str	r2, [r3, #8]
 8003604:	60da      	str	r2, [r3, #12]
 8003606:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a6b      	ldr	r2, [pc, #428]	; (80037bc <HAL_ADC_MspInit+0x1cc>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d172      	bne.n	80036f8 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
 8003616:	4b6a      	ldr	r3, [pc, #424]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361a:	4a69      	ldr	r2, [pc, #420]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 800361c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003620:	6453      	str	r3, [r2, #68]	; 0x44
 8003622:	4b67      	ldr	r3, [pc, #412]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362a:	61bb      	str	r3, [r7, #24]
 800362c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	4b63      	ldr	r3, [pc, #396]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	4a62      	ldr	r2, [pc, #392]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	6313      	str	r3, [r2, #48]	; 0x30
 800363e:	4b60      	ldr	r3, [pc, #384]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	613b      	str	r3, [r7, #16]
 800364e:	4b5c      	ldr	r3, [pc, #368]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	4a5b      	ldr	r2, [pc, #364]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003654:	f043 0304 	orr.w	r3, r3, #4
 8003658:	6313      	str	r3, [r2, #48]	; 0x30
 800365a:	4b59      	ldr	r3, [pc, #356]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	613b      	str	r3, [r7, #16]
 8003664:	693b      	ldr	r3, [r7, #16]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ANALOG6_Pin|ANALOG7_Pin|ANALOG8_Pin;
 8003666:	23e0      	movs	r3, #224	; 0xe0
 8003668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800366a:	2303      	movs	r3, #3
 800366c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366e:	2300      	movs	r3, #0
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003672:	f107 031c 	add.w	r3, r7, #28
 8003676:	4619      	mov	r1, r3
 8003678:	4852      	ldr	r0, [pc, #328]	; (80037c4 <HAL_ADC_MspInit+0x1d4>)
 800367a:	f002 fca7 	bl	8005fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ANALOG9_Pin;
 800367e:	2310      	movs	r3, #16
 8003680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003682:	2303      	movs	r3, #3
 8003684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003686:	2300      	movs	r3, #0
 8003688:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ANALOG9_GPIO_Port, &GPIO_InitStruct);
 800368a:	f107 031c 	add.w	r3, r7, #28
 800368e:	4619      	mov	r1, r3
 8003690:	484d      	ldr	r0, [pc, #308]	; (80037c8 <HAL_ADC_MspInit+0x1d8>)
 8003692:	f002 fc9b 	bl	8005fcc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003696:	4b4d      	ldr	r3, [pc, #308]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 8003698:	4a4d      	ldr	r2, [pc, #308]	; (80037d0 <HAL_ADC_MspInit+0x1e0>)
 800369a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800369c:	4b4b      	ldr	r3, [pc, #300]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 800369e:	2200      	movs	r2, #0
 80036a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036a2:	4b4a      	ldr	r3, [pc, #296]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80036a8:	4b48      	ldr	r3, [pc, #288]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80036ae:	4b47      	ldr	r3, [pc, #284]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036b4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80036b6:	4b45      	ldr	r3, [pc, #276]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036bc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80036be:	4b43      	ldr	r3, [pc, #268]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80036c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80036c6:	4b41      	ldr	r3, [pc, #260]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80036ce:	4b3f      	ldr	r3, [pc, #252]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036d4:	4b3d      	ldr	r3, [pc, #244]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80036da:	483c      	ldr	r0, [pc, #240]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036dc:	f002 f906 	bl	80058ec <HAL_DMA_Init>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80036e6:	f7fd fd95 	bl	8001214 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a37      	ldr	r2, [pc, #220]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036ee:	639a      	str	r2, [r3, #56]	; 0x38
 80036f0:	4a36      	ldr	r2, [pc, #216]	; (80037cc <HAL_ADC_MspInit+0x1dc>)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80036f6:	e05d      	b.n	80037b4 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a35      	ldr	r2, [pc, #212]	; (80037d4 <HAL_ADC_MspInit+0x1e4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d158      	bne.n	80037b4 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b2e      	ldr	r3, [pc, #184]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370a:	4a2d      	ldr	r2, [pc, #180]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 800370c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003710:	6453      	str	r3, [r2, #68]	; 0x44
 8003712:	4b2b      	ldr	r3, [pc, #172]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003716:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	60bb      	str	r3, [r7, #8]
 8003722:	4b27      	ldr	r3, [pc, #156]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003726:	4a26      	ldr	r2, [pc, #152]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003728:	f043 0301 	orr.w	r3, r3, #1
 800372c:	6313      	str	r3, [r2, #48]	; 0x30
 800372e:	4b24      	ldr	r3, [pc, #144]	; (80037c0 <HAL_ADC_MspInit+0x1d0>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ANALOG1_Pin|ANALOG2_Pin|ANALOG3_Pin|ANALOG4_Pin
 800373a:	231f      	movs	r3, #31
 800373c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800373e:	2303      	movs	r3, #3
 8003740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003742:	2300      	movs	r3, #0
 8003744:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003746:	f107 031c 	add.w	r3, r7, #28
 800374a:	4619      	mov	r1, r3
 800374c:	481d      	ldr	r0, [pc, #116]	; (80037c4 <HAL_ADC_MspInit+0x1d4>)
 800374e:	f002 fc3d 	bl	8005fcc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8003752:	4b21      	ldr	r3, [pc, #132]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 8003754:	4a21      	ldr	r2, [pc, #132]	; (80037dc <HAL_ADC_MspInit+0x1ec>)
 8003756:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8003758:	4b1f      	ldr	r3, [pc, #124]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 800375a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800375e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003760:	4b1d      	ldr	r3, [pc, #116]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003766:	4b1c      	ldr	r3, [pc, #112]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 8003768:	2200      	movs	r2, #0
 800376a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800376c:	4b1a      	ldr	r3, [pc, #104]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 800376e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003772:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003774:	4b18      	ldr	r3, [pc, #96]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 8003776:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800377a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800377c:	4b16      	ldr	r3, [pc, #88]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 800377e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003782:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003784:	4b14      	ldr	r3, [pc, #80]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 8003786:	f44f 7280 	mov.w	r2, #256	; 0x100
 800378a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800378c:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 800378e:	2200      	movs	r2, #0
 8003790:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003792:	4b11      	ldr	r3, [pc, #68]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 8003794:	2200      	movs	r2, #0
 8003796:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003798:	480f      	ldr	r0, [pc, #60]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 800379a:	f002 f8a7 	bl	80058ec <HAL_DMA_Init>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 80037a4:	f7fd fd36 	bl	8001214 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a0b      	ldr	r2, [pc, #44]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 80037ac:	639a      	str	r2, [r3, #56]	; 0x38
 80037ae:	4a0a      	ldr	r2, [pc, #40]	; (80037d8 <HAL_ADC_MspInit+0x1e8>)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80037b4:	bf00      	nop
 80037b6:	3730      	adds	r7, #48	; 0x30
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40012000 	.word	0x40012000
 80037c0:	40023800 	.word	0x40023800
 80037c4:	40020000 	.word	0x40020000
 80037c8:	40020800 	.word	0x40020800
 80037cc:	2000020c 	.word	0x2000020c
 80037d0:	40026410 	.word	0x40026410
 80037d4:	40012100 	.word	0x40012100
 80037d8:	2000026c 	.word	0x2000026c
 80037dc:	40026440 	.word	0x40026440

080037e0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08a      	sub	sp, #40	; 0x28
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e8:	f107 0314 	add.w	r3, r7, #20
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a1d      	ldr	r2, [pc, #116]	; (8003874 <HAL_CAN_MspInit+0x94>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d134      	bne.n	800386c <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	4b1c      	ldr	r3, [pc, #112]	; (8003878 <HAL_CAN_MspInit+0x98>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	4a1b      	ldr	r2, [pc, #108]	; (8003878 <HAL_CAN_MspInit+0x98>)
 800380c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003810:	6413      	str	r3, [r2, #64]	; 0x40
 8003812:	4b19      	ldr	r3, [pc, #100]	; (8003878 <HAL_CAN_MspInit+0x98>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	4b15      	ldr	r3, [pc, #84]	; (8003878 <HAL_CAN_MspInit+0x98>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	4a14      	ldr	r2, [pc, #80]	; (8003878 <HAL_CAN_MspInit+0x98>)
 8003828:	f043 0302 	orr.w	r3, r3, #2
 800382c:	6313      	str	r3, [r2, #48]	; 0x30
 800382e:	4b12      	ldr	r3, [pc, #72]	; (8003878 <HAL_CAN_MspInit+0x98>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800383a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800383e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003840:	2302      	movs	r3, #2
 8003842:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003848:	2303      	movs	r3, #3
 800384a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800384c:	2309      	movs	r3, #9
 800384e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003850:	f107 0314 	add.w	r3, r7, #20
 8003854:	4619      	mov	r1, r3
 8003856:	4809      	ldr	r0, [pc, #36]	; (800387c <HAL_CAN_MspInit+0x9c>)
 8003858:	f002 fbb8 	bl	8005fcc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 800385c:	2200      	movs	r2, #0
 800385e:	2102      	movs	r1, #2
 8003860:	2014      	movs	r0, #20
 8003862:	f001 ffe2 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003866:	2014      	movs	r0, #20
 8003868:	f001 fffb 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800386c:	bf00      	nop
 800386e:	3728      	adds	r7, #40	; 0x28
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40006400 	.word	0x40006400
 8003878:	40023800 	.word	0x40023800
 800387c:	40020400 	.word	0x40020400

08003880 <HAL_CAN_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <HAL_CAN_MspDeInit+0x38>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d10d      	bne.n	80038ae <HAL_CAN_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8003892:	4b0a      	ldr	r3, [pc, #40]	; (80038bc <HAL_CAN_MspDeInit+0x3c>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	4a09      	ldr	r2, [pc, #36]	; (80038bc <HAL_CAN_MspDeInit+0x3c>)
 8003898:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800389c:	6413      	str	r3, [r2, #64]	; 0x40

    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 800389e:	f44f 7140 	mov.w	r1, #768	; 0x300
 80038a2:	4807      	ldr	r0, [pc, #28]	; (80038c0 <HAL_CAN_MspDeInit+0x40>)
 80038a4:	f002 fd26 	bl	80062f4 <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 80038a8:	2014      	movs	r0, #20
 80038aa:	f001 ffe8 	bl	800587e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }

}
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40006400 	.word	0x40006400
 80038bc:	40023800 	.word	0x40023800
 80038c0:	40020400 	.word	0x40020400

080038c4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a0b      	ldr	r2, [pc, #44]	; (8003900 <HAL_CRC_MspInit+0x3c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d10d      	bne.n	80038f2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <HAL_CRC_MspInit+0x40>)
 80038dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038de:	4a09      	ldr	r2, [pc, #36]	; (8003904 <HAL_CRC_MspInit+0x40>)
 80038e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80038e4:	6313      	str	r3, [r2, #48]	; 0x30
 80038e6:	4b07      	ldr	r3, [pc, #28]	; (8003904 <HAL_CRC_MspInit+0x40>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80038f2:	bf00      	nop
 80038f4:	3714      	adds	r7, #20
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	40023000 	.word	0x40023000
 8003904:	40023800 	.word	0x40023800

08003908 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08a      	sub	sp, #40	; 0x28
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003910:	f107 0314 	add.w	r3, r7, #20
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	605a      	str	r2, [r3, #4]
 800391a:	609a      	str	r2, [r3, #8]
 800391c:	60da      	str	r2, [r3, #12]
 800391e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a19      	ldr	r2, [pc, #100]	; (800398c <HAL_I2C_MspInit+0x84>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d12b      	bne.n	8003982 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	613b      	str	r3, [r7, #16]
 800392e:	4b18      	ldr	r3, [pc, #96]	; (8003990 <HAL_I2C_MspInit+0x88>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	4a17      	ldr	r2, [pc, #92]	; (8003990 <HAL_I2C_MspInit+0x88>)
 8003934:	f043 0302 	orr.w	r3, r3, #2
 8003938:	6313      	str	r3, [r2, #48]	; 0x30
 800393a:	4b15      	ldr	r3, [pc, #84]	; (8003990 <HAL_I2C_MspInit+0x88>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	613b      	str	r3, [r7, #16]
 8003944:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003946:	23c0      	movs	r3, #192	; 0xc0
 8003948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800394a:	2312      	movs	r3, #18
 800394c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394e:	2300      	movs	r3, #0
 8003950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003952:	2303      	movs	r3, #3
 8003954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003956:	2304      	movs	r3, #4
 8003958:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800395a:	f107 0314 	add.w	r3, r7, #20
 800395e:	4619      	mov	r1, r3
 8003960:	480c      	ldr	r0, [pc, #48]	; (8003994 <HAL_I2C_MspInit+0x8c>)
 8003962:	f002 fb33 	bl	8005fcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003966:	2300      	movs	r3, #0
 8003968:	60fb      	str	r3, [r7, #12]
 800396a:	4b09      	ldr	r3, [pc, #36]	; (8003990 <HAL_I2C_MspInit+0x88>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	4a08      	ldr	r2, [pc, #32]	; (8003990 <HAL_I2C_MspInit+0x88>)
 8003970:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003974:	6413      	str	r3, [r2, #64]	; 0x40
 8003976:	4b06      	ldr	r3, [pc, #24]	; (8003990 <HAL_I2C_MspInit+0x88>)
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800397e:	60fb      	str	r3, [r7, #12]
 8003980:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003982:	bf00      	nop
 8003984:	3728      	adds	r7, #40	; 0x28
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40005400 	.word	0x40005400
 8003990:	40023800 	.word	0x40023800
 8003994:	40020400 	.word	0x40020400

08003998 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b088      	sub	sp, #32
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a98      	ldr	r2, [pc, #608]	; (8003c08 <HAL_TIM_Base_MspInit+0x270>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d152      	bne.n	8003a50 <HAL_TIM_Base_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039aa:	2300      	movs	r3, #0
 80039ac:	61fb      	str	r3, [r7, #28]
 80039ae:	4b97      	ldr	r3, [pc, #604]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 80039b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b2:	4a96      	ldr	r2, [pc, #600]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6453      	str	r3, [r2, #68]	; 0x44
 80039ba:	4b94      	ldr	r3, [pc, #592]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 80039bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	61fb      	str	r3, [r7, #28]
 80039c4:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 DMA Init */
    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA2_Stream4;
 80039c6:	4b92      	ldr	r3, [pc, #584]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039c8:	4a92      	ldr	r2, [pc, #584]	; (8003c14 <HAL_TIM_Base_MspInit+0x27c>)
 80039ca:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4_trig_com.Init.Channel = DMA_CHANNEL_6;
 80039cc:	4b90      	ldr	r3, [pc, #576]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039ce:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80039d2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039d4:	4b8e      	ldr	r3, [pc, #568]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 80039da:	4b8d      	ldr	r3, [pc, #564]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039dc:	2200      	movs	r2, #0
 80039de:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80039e0:	4b8b      	ldr	r3, [pc, #556]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039e6:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039e8:	4b89      	ldr	r3, [pc, #548]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039ee:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80039f0:	4b87      	ldr	r3, [pc, #540]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039f6:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
 80039f8:	4b85      	ldr	r3, [pc, #532]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 80039fe:	4b84      	ldr	r3, [pc, #528]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a04:	4b82      	ldr	r3, [pc, #520]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8003a0a:	4881      	ldr	r0, [pc, #516]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a0c:	f001 ff6e 	bl	80058ec <HAL_DMA_Init>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8003a16:	f7fd fbfd 	bl	8001214 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a7c      	ldr	r2, [pc, #496]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a1e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a20:	4a7b      	ldr	r2, [pc, #492]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a79      	ldr	r2, [pc, #484]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a2a:	639a      	str	r2, [r3, #56]	; 0x38
 8003a2c:	4a78      	ldr	r2, [pc, #480]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a76      	ldr	r2, [pc, #472]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a36:	635a      	str	r2, [r3, #52]	; 0x34
 8003a38:	4a75      	ldr	r2, [pc, #468]	; (8003c10 <HAL_TIM_Base_MspInit+0x278>)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2100      	movs	r1, #0
 8003a42:	2019      	movs	r0, #25
 8003a44:	f001 fef1 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003a48:	2019      	movs	r0, #25
 8003a4a:	f001 ff0a 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003a4e:	e13c      	b.n	8003cca <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM2)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a58:	d14c      	bne.n	8003af4 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61bb      	str	r3, [r7, #24]
 8003a5e:	4b6b      	ldr	r3, [pc, #428]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	4a6a      	ldr	r2, [pc, #424]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	6413      	str	r3, [r2, #64]	; 0x40
 8003a6a:	4b68      	ldr	r3, [pc, #416]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	61bb      	str	r3, [r7, #24]
 8003a74:	69bb      	ldr	r3, [r7, #24]
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8003a76:	4b68      	ldr	r3, [pc, #416]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003a78:	4a68      	ldr	r2, [pc, #416]	; (8003c1c <HAL_TIM_Base_MspInit+0x284>)
 8003a7a:	601a      	str	r2, [r3, #0]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8003a7c:	4b66      	ldr	r3, [pc, #408]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003a7e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003a82:	605a      	str	r2, [r3, #4]
    hdma_tim2_up_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a84:	4b64      	ldr	r3, [pc, #400]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	609a      	str	r2, [r3, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a8a:	4b63      	ldr	r3, [pc, #396]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	60da      	str	r2, [r3, #12]
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003a90:	4b61      	ldr	r3, [pc, #388]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003a92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a96:	611a      	str	r2, [r3, #16]
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003a98:	4b5f      	ldr	r3, [pc, #380]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003a9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a9e:	615a      	str	r2, [r3, #20]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003aa0:	4b5d      	ldr	r3, [pc, #372]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003aa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aa6:	619a      	str	r2, [r3, #24]
    hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 8003aa8:	4b5b      	ldr	r3, [pc, #364]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	61da      	str	r2, [r3, #28]
    hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003aae:	4b5a      	ldr	r3, [pc, #360]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	621a      	str	r2, [r3, #32]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ab4:	4b58      	ldr	r3, [pc, #352]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8003aba:	4857      	ldr	r0, [pc, #348]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003abc:	f001 ff16 	bl	80058ec <HAL_DMA_Init>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <HAL_TIM_Base_MspInit+0x132>
      Error_Handler();
 8003ac6:	f7fd fba5 	bl	8001214 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a52      	ldr	r2, [pc, #328]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003ace:	621a      	str	r2, [r3, #32]
 8003ad0:	4a51      	ldr	r2, [pc, #324]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a4f      	ldr	r2, [pc, #316]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003ada:	62da      	str	r2, [r3, #44]	; 0x2c
 8003adc:	4a4e      	ldr	r2, [pc, #312]	; (8003c18 <HAL_TIM_Base_MspInit+0x280>)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	201c      	movs	r0, #28
 8003ae8:	f001 fe9f 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003aec:	201c      	movs	r0, #28
 8003aee:	f001 feb8 	bl	8005862 <HAL_NVIC_EnableIRQ>
}
 8003af2:	e0ea      	b.n	8003cca <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM3)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a49      	ldr	r2, [pc, #292]	; (8003c20 <HAL_TIM_Base_MspInit+0x288>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d14c      	bne.n	8003b98 <HAL_TIM_Base_MspInit+0x200>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
 8003b02:	4b42      	ldr	r3, [pc, #264]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	4a41      	ldr	r2, [pc, #260]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003b08:	f043 0302 	orr.w	r3, r3, #2
 8003b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b0e:	4b3f      	ldr	r3, [pc, #252]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	697b      	ldr	r3, [r7, #20]
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8003b1a:	4b42      	ldr	r3, [pc, #264]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b1c:	4a42      	ldr	r2, [pc, #264]	; (8003c28 <HAL_TIM_Base_MspInit+0x290>)
 8003b1e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8003b20:	4b40      	ldr	r3, [pc, #256]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b22:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003b26:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b28:	4b3e      	ldr	r3, [pc, #248]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b2e:	4b3d      	ldr	r3, [pc, #244]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8003b34:	4b3b      	ldr	r3, [pc, #236]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b3a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b3c:	4b39      	ldr	r3, [pc, #228]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b42:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b44:	4b37      	ldr	r3, [pc, #220]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b4a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 8003b4c:	4b35      	ldr	r3, [pc, #212]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8003b52:	4b34      	ldr	r3, [pc, #208]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b58:	4b32      	ldr	r3, [pc, #200]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8003b5e:	4831      	ldr	r0, [pc, #196]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b60:	f001 fec4 	bl	80058ec <HAL_DMA_Init>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <HAL_TIM_Base_MspInit+0x1d6>
      Error_Handler();
 8003b6a:	f7fd fb53 	bl	8001214 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a2c      	ldr	r2, [pc, #176]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b72:	631a      	str	r2, [r3, #48]	; 0x30
 8003b74:	4a2b      	ldr	r2, [pc, #172]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a29      	ldr	r2, [pc, #164]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b7e:	621a      	str	r2, [r3, #32]
 8003b80:	4a28      	ldr	r2, [pc, #160]	; (8003c24 <HAL_TIM_Base_MspInit+0x28c>)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b86:	2200      	movs	r2, #0
 8003b88:	2100      	movs	r1, #0
 8003b8a:	201d      	movs	r0, #29
 8003b8c:	f001 fe4d 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b90:	201d      	movs	r0, #29
 8003b92:	f001 fe66 	bl	8005862 <HAL_NVIC_EnableIRQ>
}
 8003b96:	e098      	b.n	8003cca <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM6)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a23      	ldr	r2, [pc, #140]	; (8003c2c <HAL_TIM_Base_MspInit+0x294>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d116      	bne.n	8003bd0 <HAL_TIM_Base_MspInit+0x238>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	4b19      	ldr	r3, [pc, #100]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	4a18      	ldr	r2, [pc, #96]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003bac:	f043 0310 	orr.w	r3, r3, #16
 8003bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bb2:	4b16      	ldr	r3, [pc, #88]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	2036      	movs	r0, #54	; 0x36
 8003bc4:	f001 fe31 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003bc8:	2036      	movs	r0, #54	; 0x36
 8003bca:	f001 fe4a 	bl	8005862 <HAL_NVIC_EnableIRQ>
}
 8003bce:	e07c      	b.n	8003cca <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM7)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a16      	ldr	r2, [pc, #88]	; (8003c30 <HAL_TIM_Base_MspInit+0x298>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d12c      	bne.n	8003c34 <HAL_TIM_Base_MspInit+0x29c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003be4:	f043 0320 	orr.w	r3, r3, #32
 8003be8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bea:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <HAL_TIM_Base_MspInit+0x274>)
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	2037      	movs	r0, #55	; 0x37
 8003bfc:	f001 fe15 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c00:	2037      	movs	r0, #55	; 0x37
 8003c02:	f001 fe2e 	bl	8005862 <HAL_NVIC_EnableIRQ>
}
 8003c06:	e060      	b.n	8003cca <HAL_TIM_Base_MspInit+0x332>
 8003c08:	40010000 	.word	0x40010000
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	20000500 	.word	0x20000500
 8003c14:	40026470 	.word	0x40026470
 8003c18:	20000560 	.word	0x20000560
 8003c1c:	40026028 	.word	0x40026028
 8003c20:	40000400 	.word	0x40000400
 8003c24:	200005c0 	.word	0x200005c0
 8003c28:	40026040 	.word	0x40026040
 8003c2c:	40001000 	.word	0x40001000
 8003c30:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM8)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a26      	ldr	r2, [pc, #152]	; (8003cd4 <HAL_TIM_Base_MspInit+0x33c>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d145      	bne.n	8003cca <HAL_TIM_Base_MspInit+0x332>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60bb      	str	r3, [r7, #8]
 8003c42:	4b25      	ldr	r3, [pc, #148]	; (8003cd8 <HAL_TIM_Base_MspInit+0x340>)
 8003c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c46:	4a24      	ldr	r2, [pc, #144]	; (8003cd8 <HAL_TIM_Base_MspInit+0x340>)
 8003c48:	f043 0302 	orr.w	r3, r3, #2
 8003c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c4e:	4b22      	ldr	r3, [pc, #136]	; (8003cd8 <HAL_TIM_Base_MspInit+0x340>)
 8003c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	60bb      	str	r3, [r7, #8]
 8003c58:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch2.Instance = DMA2_Stream3;
 8003c5a:	4b20      	ldr	r3, [pc, #128]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c5c:	4a20      	ldr	r2, [pc, #128]	; (8003ce0 <HAL_TIM_Base_MspInit+0x348>)
 8003c5e:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Channel = DMA_CHANNEL_7;
 8003c60:	4b1e      	ldr	r3, [pc, #120]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c62:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8003c66:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c68:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c6e:	4b1b      	ldr	r3, [pc, #108]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003c74:	4b19      	ldr	r3, [pc, #100]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c7a:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c7c:	4b17      	ldr	r3, [pc, #92]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c82:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c84:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c8a:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8003c8c:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003c92:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c98:	4b10      	ldr	r3, [pc, #64]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8003c9e:	480f      	ldr	r0, [pc, #60]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003ca0:	f001 fe24 	bl	80058ec <HAL_DMA_Init>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <HAL_TIM_Base_MspInit+0x316>
      Error_Handler();
 8003caa:	f7fd fab3 	bl	8001214 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003cb2:	629a      	str	r2, [r3, #40]	; 0x28
 8003cb4:	4a09      	ldr	r2, [pc, #36]	; (8003cdc <HAL_TIM_Base_MspInit+0x344>)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003cba:	2200      	movs	r2, #0
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	202c      	movs	r0, #44	; 0x2c
 8003cc0:	f001 fdb3 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003cc4:	202c      	movs	r0, #44	; 0x2c
 8003cc6:	f001 fdcc 	bl	8005862 <HAL_NVIC_EnableIRQ>
}
 8003cca:	bf00      	nop
 8003ccc:	3720      	adds	r7, #32
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40010400 	.word	0x40010400
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	20000620 	.word	0x20000620
 8003ce0:	40026458 	.word	0x40026458

08003ce4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08c      	sub	sp, #48	; 0x30
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cec:	f107 031c 	add.w	r3, r7, #28
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	609a      	str	r2, [r3, #8]
 8003cf8:	60da      	str	r2, [r3, #12]
 8003cfa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a49      	ldr	r2, [pc, #292]	; (8003e28 <HAL_TIM_MspPostInit+0x144>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d11f      	bne.n	8003d46 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d06:	2300      	movs	r3, #0
 8003d08:	61bb      	str	r3, [r7, #24]
 8003d0a:	4b48      	ldr	r3, [pc, #288]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	4a47      	ldr	r2, [pc, #284]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003d10:	f043 0310 	orr.w	r3, r3, #16
 8003d14:	6313      	str	r3, [r2, #48]	; 0x30
 8003d16:	4b45      	ldr	r3, [pc, #276]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	61bb      	str	r3, [r7, #24]
 8003d20:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = OUTPUT4_Pin;
 8003d22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d28:	2312      	movs	r3, #18
 8003d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d30:	2300      	movs	r3, #0
 8003d32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003d34:	2301      	movs	r3, #1
 8003d36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OUTPUT4_GPIO_Port, &GPIO_InitStruct);
 8003d38:	f107 031c 	add.w	r3, r7, #28
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	483c      	ldr	r0, [pc, #240]	; (8003e30 <HAL_TIM_MspPostInit+0x14c>)
 8003d40:	f002 f944 	bl	8005fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003d44:	e06b      	b.n	8003e1e <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM2)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d4e:	d11f      	bne.n	8003d90 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d50:	2300      	movs	r3, #0
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	4b35      	ldr	r3, [pc, #212]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	4a34      	ldr	r2, [pc, #208]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003d5a:	f043 0302 	orr.w	r3, r3, #2
 8003d5e:	6313      	str	r3, [r2, #48]	; 0x30
 8003d60:	4b32      	ldr	r3, [pc, #200]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	617b      	str	r3, [r7, #20]
 8003d6a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = OUTPUT3_Pin;
 8003d6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d72:	2312      	movs	r3, #18
 8003d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d76:	2300      	movs	r3, #0
 8003d78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OUTPUT3_GPIO_Port, &GPIO_InitStruct);
 8003d82:	f107 031c 	add.w	r3, r7, #28
 8003d86:	4619      	mov	r1, r3
 8003d88:	482a      	ldr	r0, [pc, #168]	; (8003e34 <HAL_TIM_MspPostInit+0x150>)
 8003d8a:	f002 f91f 	bl	8005fcc <HAL_GPIO_Init>
}
 8003d8e:	e046      	b.n	8003e1e <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM3)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a28      	ldr	r2, [pc, #160]	; (8003e38 <HAL_TIM_MspPostInit+0x154>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d11e      	bne.n	8003dd8 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	4b23      	ldr	r3, [pc, #140]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da2:	4a22      	ldr	r2, [pc, #136]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003da4:	f043 0302 	orr.w	r3, r3, #2
 8003da8:	6313      	str	r3, [r2, #48]	; 0x30
 8003daa:	4b20      	ldr	r3, [pc, #128]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OUTPUT1_Pin;
 8003db6:	2302      	movs	r3, #2
 8003db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dba:	2312      	movs	r3, #18
 8003dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OUTPUT1_GPIO_Port, &GPIO_InitStruct);
 8003dca:	f107 031c 	add.w	r3, r7, #28
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4818      	ldr	r0, [pc, #96]	; (8003e34 <HAL_TIM_MspPostInit+0x150>)
 8003dd2:	f002 f8fb 	bl	8005fcc <HAL_GPIO_Init>
}
 8003dd6:	e022      	b.n	8003e1e <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM8)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a17      	ldr	r2, [pc, #92]	; (8003e3c <HAL_TIM_MspPostInit+0x158>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d11d      	bne.n	8003e1e <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dea:	4a10      	ldr	r2, [pc, #64]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003dec:	f043 0302 	orr.w	r3, r3, #2
 8003df0:	6313      	str	r3, [r2, #48]	; 0x30
 8003df2:	4b0e      	ldr	r3, [pc, #56]	; (8003e2c <HAL_TIM_MspPostInit+0x148>)
 8003df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = OUTPUT2_Pin;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e02:	2312      	movs	r3, #18
 8003e04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OUTPUT2_GPIO_Port, &GPIO_InitStruct);
 8003e12:	f107 031c 	add.w	r3, r7, #28
 8003e16:	4619      	mov	r1, r3
 8003e18:	4806      	ldr	r0, [pc, #24]	; (8003e34 <HAL_TIM_MspPostInit+0x150>)
 8003e1a:	f002 f8d7 	bl	8005fcc <HAL_GPIO_Init>
}
 8003e1e:	bf00      	nop
 8003e20:	3730      	adds	r7, #48	; 0x30
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40010000 	.word	0x40010000
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40020400 	.word	0x40020400
 8003e38:	40000400 	.word	0x40000400
 8003e3c:	40010400 	.word	0x40010400

08003e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e44:	e7fe      	b.n	8003e44 <NMI_Handler+0x4>

08003e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e46:	b480      	push	{r7}
 8003e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e4a:	e7fe      	b.n	8003e4a <HardFault_Handler+0x4>

08003e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e50:	e7fe      	b.n	8003e50 <MemManage_Handler+0x4>

08003e52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e52:	b480      	push	{r7}
 8003e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e56:	e7fe      	b.n	8003e56 <BusFault_Handler+0x4>

08003e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e5c:	e7fe      	b.n	8003e5c <UsageFault_Handler+0x4>

08003e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e70:	bf00      	nop
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr

08003e7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e7e:	bf00      	nop
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e8c:	f000 f976 	bl	800417c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e90:	bf00      	nop
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT1_Pin);
 8003e98:	2001      	movs	r0, #1
 8003e9a:	f002 fb6b 	bl	8006574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT2_Pin);
 8003ea6:	2002      	movs	r0, #2
 8003ea8:	f002 fb64 	bl	8006574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003eac:	bf00      	nop
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT3_Pin);
 8003eb4:	2004      	movs	r0, #4
 8003eb6:	f002 fb5d 	bl	8006574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003eba:	bf00      	nop
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT4_Pin);
 8003ec2:	2008      	movs	r0, #8
 8003ec4:	f002 fb56 	bl	8006574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003ec8:	bf00      	nop
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INPUT5_Pin);
 8003ed0:	2010      	movs	r0, #16
 8003ed2:	f002 fb4f 	bl	8006574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003ed6:	bf00      	nop
 8003ed8:	bd80      	pop	{r7, pc}
	...

08003edc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8003ee0:	4802      	ldr	r0, [pc, #8]	; (8003eec <DMA1_Stream1_IRQHandler+0x10>)
 8003ee2:	f001 fe09 	bl	8005af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003ee6:	bf00      	nop
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	20000560 	.word	0x20000560

08003ef0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8003ef4:	4802      	ldr	r0, [pc, #8]	; (8003f00 <DMA1_Stream2_IRQHandler+0x10>)
 8003ef6:	f001 fdff 	bl	8005af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003efa:	bf00      	nop
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	200005c0 	.word	0x200005c0

08003f04 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003f08:	4802      	ldr	r0, [pc, #8]	; (8003f14 <CAN1_RX0_IRQHandler+0x10>)
 8003f0a:	f001 f960 	bl	80051ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003f0e:	bf00      	nop
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	200002cc 	.word	0x200002cc

08003f18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003f1c:	4802      	ldr	r0, [pc, #8]	; (8003f28 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003f1e:	f006 f99b 	bl	800a258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003f22:	bf00      	nop
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	20000350 	.word	0x20000350

08003f2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f30:	4802      	ldr	r0, [pc, #8]	; (8003f3c <TIM2_IRQHandler+0x10>)
 8003f32:	f006 f991 	bl	800a258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003f36:	bf00      	nop
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000398 	.word	0x20000398

08003f40 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003f44:	4802      	ldr	r0, [pc, #8]	; (8003f50 <TIM3_IRQHandler+0x10>)
 8003f46:	f006 f987 	bl	800a258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	200003e0 	.word	0x200003e0

08003f54 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003f58:	4802      	ldr	r0, [pc, #8]	; (8003f64 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003f5a:	f006 f97d 	bl	800a258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003f5e:	bf00      	nop
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	200004b8 	.word	0x200004b8

08003f68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f6c:	4802      	ldr	r0, [pc, #8]	; (8003f78 <TIM6_DAC_IRQHandler+0x10>)
 8003f6e:	f006 f973 	bl	800a258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20000428 	.word	0x20000428

08003f7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003f80:	4802      	ldr	r0, [pc, #8]	; (8003f8c <TIM7_IRQHandler+0x10>)
 8003f82:	f006 f969 	bl	800a258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003f86:	bf00      	nop
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000470 	.word	0x20000470

08003f90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003f94:	4802      	ldr	r0, [pc, #8]	; (8003fa0 <DMA2_Stream0_IRQHandler+0x10>)
 8003f96:	f001 fdaf 	bl	8005af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003f9a:	bf00      	nop
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	2000020c 	.word	0x2000020c

08003fa4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003fa8:	4802      	ldr	r0, [pc, #8]	; (8003fb4 <DMA2_Stream2_IRQHandler+0x10>)
 8003faa:	f001 fda5 	bl	8005af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	2000026c 	.word	0x2000026c

08003fb8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8003fbc:	4802      	ldr	r0, [pc, #8]	; (8003fc8 <DMA2_Stream3_IRQHandler+0x10>)
 8003fbe:	f001 fd9b 	bl	8005af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20000620 	.word	0x20000620

08003fcc <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4_trig_com);
 8003fd0:	4802      	ldr	r0, [pc, #8]	; (8003fdc <DMA2_Stream4_IRQHandler+0x10>)
 8003fd2:	f001 fd91 	bl	8005af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000500 	.word	0x20000500

08003fe0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003fe4:	4802      	ldr	r0, [pc, #8]	; (8003ff0 <OTG_FS_IRQHandler+0x10>)
 8003fe6:	f003 fa22 	bl	800742e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003fea:	bf00      	nop
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20001e74 	.word	0x20001e74

08003ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ffc:	4a14      	ldr	r2, [pc, #80]	; (8004050 <_sbrk+0x5c>)
 8003ffe:	4b15      	ldr	r3, [pc, #84]	; (8004054 <_sbrk+0x60>)
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004008:	4b13      	ldr	r3, [pc, #76]	; (8004058 <_sbrk+0x64>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d102      	bne.n	8004016 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004010:	4b11      	ldr	r3, [pc, #68]	; (8004058 <_sbrk+0x64>)
 8004012:	4a12      	ldr	r2, [pc, #72]	; (800405c <_sbrk+0x68>)
 8004014:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004016:	4b10      	ldr	r3, [pc, #64]	; (8004058 <_sbrk+0x64>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4413      	add	r3, r2
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	429a      	cmp	r2, r3
 8004022:	d207      	bcs.n	8004034 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004024:	f00b fd26 	bl	800fa74 <__errno>
 8004028:	4603      	mov	r3, r0
 800402a:	220c      	movs	r2, #12
 800402c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800402e:	f04f 33ff 	mov.w	r3, #4294967295
 8004032:	e009      	b.n	8004048 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004034:	4b08      	ldr	r3, [pc, #32]	; (8004058 <_sbrk+0x64>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800403a:	4b07      	ldr	r3, [pc, #28]	; (8004058 <_sbrk+0x64>)
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4413      	add	r3, r2
 8004042:	4a05      	ldr	r2, [pc, #20]	; (8004058 <_sbrk+0x64>)
 8004044:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004046:	68fb      	ldr	r3, [r7, #12]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3718      	adds	r7, #24
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	20020000 	.word	0x20020000
 8004054:	00004000 	.word	0x00004000
 8004058:	2000098c 	.word	0x2000098c
 800405c:	200025b0 	.word	0x200025b0

08004060 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004064:	4b06      	ldr	r3, [pc, #24]	; (8004080 <SystemInit+0x20>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800406a:	4a05      	ldr	r2, [pc, #20]	; (8004080 <SystemInit+0x20>)
 800406c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004074:	bf00      	nop
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	e000ed00 	.word	0xe000ed00

08004084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004088:	480d      	ldr	r0, [pc, #52]	; (80040c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800408a:	490e      	ldr	r1, [pc, #56]	; (80040c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800408c:	4a0e      	ldr	r2, [pc, #56]	; (80040c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800408e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004090:	e002      	b.n	8004098 <LoopCopyDataInit>

08004092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004096:	3304      	adds	r3, #4

08004098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800409a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800409c:	d3f9      	bcc.n	8004092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800409e:	4a0b      	ldr	r2, [pc, #44]	; (80040cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80040a0:	4c0b      	ldr	r4, [pc, #44]	; (80040d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80040a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040a4:	e001      	b.n	80040aa <LoopFillZerobss>

080040a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040a8:	3204      	adds	r2, #4

080040aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040ac:	d3fb      	bcc.n	80040a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80040ae:	f7ff ffd7 	bl	8004060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040b2:	f00b fce5 	bl	800fa80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040b6:	f7fc fa27 	bl	8000508 <main>
  bx  lr    
 80040ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80040c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040c4:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80040c8:	0800fd84 	.word	0x0800fd84
  ldr r2, =_sbss
 80040cc:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 80040d0:	200025b0 	.word	0x200025b0

080040d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040d4:	e7fe      	b.n	80040d4 <ADC_IRQHandler>
	...

080040d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040dc:	4b0e      	ldr	r3, [pc, #56]	; (8004118 <HAL_Init+0x40>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a0d      	ldr	r2, [pc, #52]	; (8004118 <HAL_Init+0x40>)
 80040e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040e8:	4b0b      	ldr	r3, [pc, #44]	; (8004118 <HAL_Init+0x40>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a0a      	ldr	r2, [pc, #40]	; (8004118 <HAL_Init+0x40>)
 80040ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040f4:	4b08      	ldr	r3, [pc, #32]	; (8004118 <HAL_Init+0x40>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a07      	ldr	r2, [pc, #28]	; (8004118 <HAL_Init+0x40>)
 80040fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004100:	2003      	movs	r0, #3
 8004102:	f001 fb87 	bl	8005814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004106:	200f      	movs	r0, #15
 8004108:	f000 f808 	bl	800411c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800410c:	f7ff fa48 	bl	80035a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	40023c00 	.word	0x40023c00

0800411c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004124:	4b12      	ldr	r3, [pc, #72]	; (8004170 <HAL_InitTick+0x54>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	4b12      	ldr	r3, [pc, #72]	; (8004174 <HAL_InitTick+0x58>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	4619      	mov	r1, r3
 800412e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004132:	fbb3 f3f1 	udiv	r3, r3, r1
 8004136:	fbb2 f3f3 	udiv	r3, r2, r3
 800413a:	4618      	mov	r0, r3
 800413c:	f001 fbad 	bl	800589a <HAL_SYSTICK_Config>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e00e      	b.n	8004168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b0f      	cmp	r3, #15
 800414e:	d80a      	bhi.n	8004166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004150:	2200      	movs	r2, #0
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	f04f 30ff 	mov.w	r0, #4294967295
 8004158:	f001 fb67 	bl	800582a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800415c:	4a06      	ldr	r2, [pc, #24]	; (8004178 <HAL_InitTick+0x5c>)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004162:	2300      	movs	r3, #0
 8004164:	e000      	b.n	8004168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
}
 8004168:	4618      	mov	r0, r3
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	20000000 	.word	0x20000000
 8004174:	20000008 	.word	0x20000008
 8004178:	20000004 	.word	0x20000004

0800417c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004180:	4b06      	ldr	r3, [pc, #24]	; (800419c <HAL_IncTick+0x20>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	461a      	mov	r2, r3
 8004186:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <HAL_IncTick+0x24>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4413      	add	r3, r2
 800418c:	4a04      	ldr	r2, [pc, #16]	; (80041a0 <HAL_IncTick+0x24>)
 800418e:	6013      	str	r3, [r2, #0]
}
 8004190:	bf00      	nop
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000008 	.word	0x20000008
 80041a0:	20000990 	.word	0x20000990

080041a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return uwTick;
 80041a8:	4b03      	ldr	r3, [pc, #12]	; (80041b8 <HAL_GetTick+0x14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	20000990 	.word	0x20000990

080041bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041c4:	f7ff ffee 	bl	80041a4 <HAL_GetTick>
 80041c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d4:	d005      	beq.n	80041e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041d6:	4b0a      	ldr	r3, [pc, #40]	; (8004200 <HAL_Delay+0x44>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4413      	add	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041e2:	bf00      	nop
 80041e4:	f7ff ffde 	bl	80041a4 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d8f7      	bhi.n	80041e4 <HAL_Delay+0x28>
  {
  }
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20000008 	.word	0x20000008

08004204 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e033      	b.n	8004282 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff f9e4 	bl	80035f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d118      	bne.n	8004274 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800424a:	f023 0302 	bic.w	r3, r3, #2
 800424e:	f043 0202 	orr.w	r2, r3, #2
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 fa78 	bl	800474c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	f023 0303 	bic.w	r3, r3, #3
 800426a:	f043 0201 	orr.w	r2, r3, #1
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	641a      	str	r2, [r3, #64]	; 0x40
 8004272:	e001      	b.n	8004278 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004280:	7bfb      	ldrb	r3, [r7, #15]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <HAL_ADC_Start_DMA+0x1e>
 80042a6:	2302      	movs	r3, #2
 80042a8:	e0e9      	b.n	800447e <HAL_ADC_Start_DMA+0x1f2>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d018      	beq.n	80042f2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80042d0:	4b6d      	ldr	r3, [pc, #436]	; (8004488 <HAL_ADC_Start_DMA+0x1fc>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a6d      	ldr	r2, [pc, #436]	; (800448c <HAL_ADC_Start_DMA+0x200>)
 80042d6:	fba2 2303 	umull	r2, r3, r2, r3
 80042da:	0c9a      	lsrs	r2, r3, #18
 80042dc:	4613      	mov	r3, r2
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	4413      	add	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80042e4:	e002      	b.n	80042ec <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	3b01      	subs	r3, #1
 80042ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f9      	bne.n	80042e6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004300:	d107      	bne.n	8004312 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004310:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b01      	cmp	r3, #1
 800431e:	f040 80a1 	bne.w	8004464 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800432a:	f023 0301 	bic.w	r3, r3, #1
 800432e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004340:	2b00      	cmp	r3, #0
 8004342:	d007      	beq.n	8004354 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004348:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800434c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800435c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004360:	d106      	bne.n	8004370 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004366:	f023 0206 	bic.w	r2, r3, #6
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	645a      	str	r2, [r3, #68]	; 0x44
 800436e:	e002      	b.n	8004376 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800437e:	4b44      	ldr	r3, [pc, #272]	; (8004490 <HAL_ADC_Start_DMA+0x204>)
 8004380:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004386:	4a43      	ldr	r2, [pc, #268]	; (8004494 <HAL_ADC_Start_DMA+0x208>)
 8004388:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438e:	4a42      	ldr	r2, [pc, #264]	; (8004498 <HAL_ADC_Start_DMA+0x20c>)
 8004390:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004396:	4a41      	ldr	r2, [pc, #260]	; (800449c <HAL_ADC_Start_DMA+0x210>)
 8004398:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80043a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80043b2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689a      	ldr	r2, [r3, #8]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043c2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	334c      	adds	r3, #76	; 0x4c
 80043ce:	4619      	mov	r1, r3
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f001 fb38 	bl	8005a48 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f003 031f 	and.w	r3, r3, #31
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d12a      	bne.n	800443a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a2d      	ldr	r2, [pc, #180]	; (80044a0 <HAL_ADC_Start_DMA+0x214>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d015      	beq.n	800441a <HAL_ADC_Start_DMA+0x18e>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a2c      	ldr	r2, [pc, #176]	; (80044a4 <HAL_ADC_Start_DMA+0x218>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d105      	bne.n	8004404 <HAL_ADC_Start_DMA+0x178>
 80043f8:	4b25      	ldr	r3, [pc, #148]	; (8004490 <HAL_ADC_Start_DMA+0x204>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f003 031f 	and.w	r3, r3, #31
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a27      	ldr	r2, [pc, #156]	; (80044a8 <HAL_ADC_Start_DMA+0x21c>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d136      	bne.n	800447c <HAL_ADC_Start_DMA+0x1f0>
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <HAL_ADC_Start_DMA+0x204>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f003 0310 	and.w	r3, r3, #16
 8004416:	2b00      	cmp	r3, #0
 8004418:	d130      	bne.n	800447c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d129      	bne.n	800447c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004436:	609a      	str	r2, [r3, #8]
 8004438:	e020      	b.n	800447c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a18      	ldr	r2, [pc, #96]	; (80044a0 <HAL_ADC_Start_DMA+0x214>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d11b      	bne.n	800447c <HAL_ADC_Start_DMA+0x1f0>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d114      	bne.n	800447c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	689a      	ldr	r2, [r3, #8]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004460:	609a      	str	r2, [r3, #8]
 8004462:	e00b      	b.n	800447c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004468:	f043 0210 	orr.w	r2, r3, #16
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004474:	f043 0201 	orr.w	r2, r3, #1
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3718      	adds	r7, #24
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	20000000 	.word	0x20000000
 800448c:	431bde83 	.word	0x431bde83
 8004490:	40012300 	.word	0x40012300
 8004494:	08004945 	.word	0x08004945
 8004498:	080049ff 	.word	0x080049ff
 800449c:	08004a1b 	.word	0x08004a1b
 80044a0:	40012000 	.word	0x40012000
 80044a4:	40012100 	.word	0x40012100
 80044a8:	40012200 	.word	0x40012200

080044ac <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <HAL_ADC_ConfigChannel+0x1c>
 8004500:	2302      	movs	r3, #2
 8004502:	e113      	b.n	800472c <HAL_ADC_ConfigChannel+0x244>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2b09      	cmp	r3, #9
 8004512:	d925      	bls.n	8004560 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68d9      	ldr	r1, [r3, #12]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	b29b      	uxth	r3, r3
 8004520:	461a      	mov	r2, r3
 8004522:	4613      	mov	r3, r2
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	4413      	add	r3, r2
 8004528:	3b1e      	subs	r3, #30
 800452a:	2207      	movs	r2, #7
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43da      	mvns	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	400a      	ands	r2, r1
 8004538:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68d9      	ldr	r1, [r3, #12]
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	b29b      	uxth	r3, r3
 800454a:	4618      	mov	r0, r3
 800454c:	4603      	mov	r3, r0
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4403      	add	r3, r0
 8004552:	3b1e      	subs	r3, #30
 8004554:	409a      	lsls	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	430a      	orrs	r2, r1
 800455c:	60da      	str	r2, [r3, #12]
 800455e:	e022      	b.n	80045a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6919      	ldr	r1, [r3, #16]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	b29b      	uxth	r3, r3
 800456c:	461a      	mov	r2, r3
 800456e:	4613      	mov	r3, r2
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	4413      	add	r3, r2
 8004574:	2207      	movs	r2, #7
 8004576:	fa02 f303 	lsl.w	r3, r2, r3
 800457a:	43da      	mvns	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	400a      	ands	r2, r1
 8004582:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6919      	ldr	r1, [r3, #16]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	b29b      	uxth	r3, r3
 8004594:	4618      	mov	r0, r3
 8004596:	4603      	mov	r3, r0
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	4403      	add	r3, r0
 800459c:	409a      	lsls	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b06      	cmp	r3, #6
 80045ac:	d824      	bhi.n	80045f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	3b05      	subs	r3, #5
 80045c0:	221f      	movs	r2, #31
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	43da      	mvns	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	400a      	ands	r2, r1
 80045ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	b29b      	uxth	r3, r3
 80045dc:	4618      	mov	r0, r3
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	4613      	mov	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	3b05      	subs	r3, #5
 80045ea:	fa00 f203 	lsl.w	r2, r0, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	635a      	str	r2, [r3, #52]	; 0x34
 80045f6:	e04c      	b.n	8004692 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b0c      	cmp	r3, #12
 80045fe:	d824      	bhi.n	800464a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	4613      	mov	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4413      	add	r3, r2
 8004610:	3b23      	subs	r3, #35	; 0x23
 8004612:	221f      	movs	r2, #31
 8004614:	fa02 f303 	lsl.w	r3, r2, r3
 8004618:	43da      	mvns	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	400a      	ands	r2, r1
 8004620:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	b29b      	uxth	r3, r3
 800462e:	4618      	mov	r0, r3
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	4613      	mov	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	3b23      	subs	r3, #35	; 0x23
 800463c:	fa00 f203 	lsl.w	r2, r0, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
 8004648:	e023      	b.n	8004692 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	3b41      	subs	r3, #65	; 0x41
 800465c:	221f      	movs	r2, #31
 800465e:	fa02 f303 	lsl.w	r3, r2, r3
 8004662:	43da      	mvns	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	400a      	ands	r2, r1
 800466a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	b29b      	uxth	r3, r3
 8004678:	4618      	mov	r0, r3
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	3b41      	subs	r3, #65	; 0x41
 8004686:	fa00 f203 	lsl.w	r2, r0, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004692:	4b29      	ldr	r3, [pc, #164]	; (8004738 <HAL_ADC_ConfigChannel+0x250>)
 8004694:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a28      	ldr	r2, [pc, #160]	; (800473c <HAL_ADC_ConfigChannel+0x254>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d10f      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x1d8>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2b12      	cmp	r3, #18
 80046a6:	d10b      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a1d      	ldr	r2, [pc, #116]	; (800473c <HAL_ADC_ConfigChannel+0x254>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d12b      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x23a>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a1c      	ldr	r2, [pc, #112]	; (8004740 <HAL_ADC_ConfigChannel+0x258>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d003      	beq.n	80046dc <HAL_ADC_ConfigChannel+0x1f4>
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b11      	cmp	r3, #17
 80046da:	d122      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a11      	ldr	r2, [pc, #68]	; (8004740 <HAL_ADC_ConfigChannel+0x258>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d111      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80046fe:	4b11      	ldr	r3, [pc, #68]	; (8004744 <HAL_ADC_ConfigChannel+0x25c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a11      	ldr	r2, [pc, #68]	; (8004748 <HAL_ADC_ConfigChannel+0x260>)
 8004704:	fba2 2303 	umull	r2, r3, r2, r3
 8004708:	0c9a      	lsrs	r2, r3, #18
 800470a:	4613      	mov	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004714:	e002      	b.n	800471c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	3b01      	subs	r3, #1
 800471a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f9      	bne.n	8004716 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr
 8004738:	40012300 	.word	0x40012300
 800473c:	40012000 	.word	0x40012000
 8004740:	10000012 	.word	0x10000012
 8004744:	20000000 	.word	0x20000000
 8004748:	431bde83 	.word	0x431bde83

0800474c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004754:	4b79      	ldr	r3, [pc, #484]	; (800493c <ADC_Init+0x1f0>)
 8004756:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	431a      	orrs	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004780:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6859      	ldr	r1, [r3, #4]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	021a      	lsls	r2, r3, #8
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80047a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6859      	ldr	r1, [r3, #4]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	689a      	ldr	r2, [r3, #8]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6899      	ldr	r1, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047de:	4a58      	ldr	r2, [pc, #352]	; (8004940 <ADC_Init+0x1f4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d022      	beq.n	800482a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689a      	ldr	r2, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6899      	ldr	r1, [r3, #8]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004814:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6899      	ldr	r1, [r3, #8]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	609a      	str	r2, [r3, #8]
 8004828:	e00f      	b.n	800484a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004838:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004848:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0202 	bic.w	r2, r2, #2
 8004858:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6899      	ldr	r1, [r3, #8]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	7e1b      	ldrb	r3, [r3, #24]
 8004864:	005a      	lsls	r2, r3, #1
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d01b      	beq.n	80048b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004886:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685a      	ldr	r2, [r3, #4]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004896:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6859      	ldr	r1, [r3, #4]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a2:	3b01      	subs	r3, #1
 80048a4:	035a      	lsls	r2, r3, #13
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	605a      	str	r2, [r3, #4]
 80048ae:	e007      	b.n	80048c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80048ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	3b01      	subs	r3, #1
 80048dc:	051a      	lsls	r2, r3, #20
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80048f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6899      	ldr	r1, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004902:	025a      	lsls	r2, r3, #9
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689a      	ldr	r2, [r3, #8]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800491a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	6899      	ldr	r1, [r3, #8]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	029a      	lsls	r2, r3, #10
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	430a      	orrs	r2, r1
 800492e:	609a      	str	r2, [r3, #8]
}
 8004930:	bf00      	nop
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	40012300 	.word	0x40012300
 8004940:	0f000001 	.word	0x0f000001

08004944 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004950:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800495a:	2b00      	cmp	r3, #0
 800495c:	d13c      	bne.n	80049d8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004962:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d12b      	bne.n	80049d0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800497c:	2b00      	cmp	r3, #0
 800497e:	d127      	bne.n	80049d0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004986:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800498a:	2b00      	cmp	r3, #0
 800498c:	d006      	beq.n	800499c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004998:	2b00      	cmp	r3, #0
 800499a:	d119      	bne.n	80049d0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f022 0220 	bic.w	r2, r2, #32
 80049aa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d105      	bne.n	80049d0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	f043 0201 	orr.w	r2, r3, #1
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f7ff fd6b 	bl	80044ac <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80049d6:	e00e      	b.n	80049f6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f7ff fd75 	bl	80044d4 <HAL_ADC_ErrorCallback>
}
 80049ea:	e004      	b.n	80049f6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	4798      	blx	r3
}
 80049f6:	bf00      	nop
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b084      	sub	sp, #16
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f7ff fd57 	bl	80044c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a12:	bf00      	nop
 8004a14:	3710      	adds	r7, #16
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b084      	sub	sp, #16
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a26:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2240      	movs	r2, #64	; 0x40
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a32:	f043 0204 	orr.w	r2, r3, #4
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f7ff fd4a 	bl	80044d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a40:	bf00      	nop
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e0ed      	b.n	8004c36 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d102      	bne.n	8004a6c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fe feba 	bl	80037e0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a7c:	f7ff fb92 	bl	80041a4 <HAL_GetTick>
 8004a80:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004a82:	e012      	b.n	8004aaa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004a84:	f7ff fb8e 	bl	80041a4 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b0a      	cmp	r3, #10
 8004a90:	d90b      	bls.n	8004aaa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2205      	movs	r2, #5
 8004aa2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e0c5      	b.n	8004c36 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0e5      	beq.n	8004a84 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 0202 	bic.w	r2, r2, #2
 8004ac6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ac8:	f7ff fb6c 	bl	80041a4 <HAL_GetTick>
 8004acc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004ace:	e012      	b.n	8004af6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004ad0:	f7ff fb68 	bl	80041a4 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b0a      	cmp	r3, #10
 8004adc:	d90b      	bls.n	8004af6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2205      	movs	r2, #5
 8004aee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e09f      	b.n	8004c36 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1e5      	bne.n	8004ad0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	7e1b      	ldrb	r3, [r3, #24]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d108      	bne.n	8004b1e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	e007      	b.n	8004b2e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	7e5b      	ldrb	r3, [r3, #25]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d108      	bne.n	8004b48 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	e007      	b.n	8004b58 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b56:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	7e9b      	ldrb	r3, [r3, #26]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d108      	bne.n	8004b72 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0220 	orr.w	r2, r2, #32
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	e007      	b.n	8004b82 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f022 0220 	bic.w	r2, r2, #32
 8004b80:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	7edb      	ldrb	r3, [r3, #27]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d108      	bne.n	8004b9c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 0210 	bic.w	r2, r2, #16
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	e007      	b.n	8004bac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 0210 	orr.w	r2, r2, #16
 8004baa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	7f1b      	ldrb	r3, [r3, #28]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d108      	bne.n	8004bc6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f042 0208 	orr.w	r2, r2, #8
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	e007      	b.n	8004bd6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0208 	bic.w	r2, r2, #8
 8004bd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	7f5b      	ldrb	r3, [r3, #29]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d108      	bne.n	8004bf0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f042 0204 	orr.w	r2, r2, #4
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	e007      	b.n	8004c00 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0204 	bic.w	r2, r2, #4
 8004bfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	ea42 0103 	orr.w	r1, r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	1e5a      	subs	r2, r3, #1
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e015      	b.n	8004c7c <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 f93b 	bl	8004ecc <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fe fe12 	bl	8003880 <HAL_CAN_MspDeInit>
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c6a:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c9a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004c9c:	7cfb      	ldrb	r3, [r7, #19]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d003      	beq.n	8004caa <HAL_CAN_ConfigFilter+0x26>
 8004ca2:	7cfb      	ldrb	r3, [r7, #19]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	f040 80be 	bne.w	8004e26 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004caa:	4b65      	ldr	r3, [pc, #404]	; (8004e40 <HAL_CAN_ConfigFilter+0x1bc>)
 8004cac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004cb4:	f043 0201 	orr.w	r2, r3, #1
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004cc4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd8:	021b      	lsls	r3, r3, #8
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 031f 	and.w	r3, r3, #31
 8004cea:	2201      	movs	r2, #1
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	43db      	mvns	r3, r3
 8004cfc:	401a      	ands	r2, r3
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	69db      	ldr	r3, [r3, #28]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d123      	bne.n	8004d54 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	43db      	mvns	r3, r3
 8004d16:	401a      	ands	r2, r3
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004d2e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	3248      	adds	r2, #72	; 0x48
 8004d34:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d48:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d4a:	6979      	ldr	r1, [r7, #20]
 8004d4c:	3348      	adds	r3, #72	; 0x48
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	440b      	add	r3, r1
 8004d52:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d122      	bne.n	8004da2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	431a      	orrs	r2, r3
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004d7c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	3248      	adds	r2, #72	; 0x48
 8004d82:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d96:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d98:	6979      	ldr	r1, [r7, #20]
 8004d9a:	3348      	adds	r3, #72	; 0x48
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	440b      	add	r3, r1
 8004da0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d109      	bne.n	8004dbe <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	43db      	mvns	r3, r3
 8004db4:	401a      	ands	r2, r3
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004dbc:	e007      	b.n	8004dce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d109      	bne.n	8004dea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	43db      	mvns	r3, r3
 8004de0:	401a      	ands	r2, r3
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004de8:	e007      	b.n	8004dfa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d107      	bne.n	8004e12 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004e18:	f023 0201 	bic.w	r2, r3, #1
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004e22:	2300      	movs	r3, #0
 8004e24:	e006      	b.n	8004e34 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
  }
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	371c      	adds	r7, #28
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	40006400 	.word	0x40006400

08004e44 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d12e      	bne.n	8004eb6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 0201 	bic.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e70:	f7ff f998 	bl	80041a4 <HAL_GetTick>
 8004e74:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004e76:	e012      	b.n	8004e9e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004e78:	f7ff f994 	bl	80041a4 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	2b0a      	cmp	r3, #10
 8004e84:	d90b      	bls.n	8004e9e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2205      	movs	r2, #5
 8004e96:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e012      	b.n	8004ec4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1e5      	bne.n	8004e78 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e006      	b.n	8004ec4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
  }
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d133      	bne.n	8004f48 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0201 	orr.w	r2, r2, #1
 8004eee:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ef0:	f7ff f958 	bl	80041a4 <HAL_GetTick>
 8004ef4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004ef6:	e012      	b.n	8004f1e <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004ef8:	f7ff f954 	bl	80041a4 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b0a      	cmp	r3, #10
 8004f04:	d90b      	bls.n	8004f1e <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2205      	movs	r2, #5
 8004f16:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e01b      	b.n	8004f56 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0e5      	beq.n	8004ef8 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 0202 	bic.w	r2, r2, #2
 8004f3a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8004f44:	2300      	movs	r3, #0
 8004f46:	e006      	b.n	8004f56 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
  }
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b087      	sub	sp, #28
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f72:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004f74:	7dfb      	ldrb	r3, [r7, #23]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d003      	beq.n	8004f82 <HAL_CAN_GetRxMessage+0x24>
 8004f7a:	7dfb      	ldrb	r3, [r7, #23]
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	f040 80f3 	bne.w	8005168 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10e      	bne.n	8004fa6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d116      	bne.n	8004fc4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e0e7      	b.n	8005176 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	f003 0303 	and.w	r3, r3, #3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d107      	bne.n	8004fc4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e0d8      	b.n	8005176 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	331b      	adds	r3, #27
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	4413      	add	r3, r2
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0204 	and.w	r2, r3, #4
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10c      	bne.n	8004ffc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	331b      	adds	r3, #27
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	4413      	add	r3, r2
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	0d5b      	lsrs	r3, r3, #21
 8004ff2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e00b      	b.n	8005014 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	331b      	adds	r3, #27
 8005004:	011b      	lsls	r3, r3, #4
 8005006:	4413      	add	r3, r2
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	08db      	lsrs	r3, r3, #3
 800500c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	331b      	adds	r3, #27
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	4413      	add	r3, r2
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0202 	and.w	r2, r3, #2
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	331b      	adds	r3, #27
 8005032:	011b      	lsls	r3, r3, #4
 8005034:	4413      	add	r3, r2
 8005036:	3304      	adds	r3, #4
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 020f 	and.w	r2, r3, #15
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	331b      	adds	r3, #27
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	4413      	add	r3, r2
 800504e:	3304      	adds	r3, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	0a1b      	lsrs	r3, r3, #8
 8005054:	b2da      	uxtb	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	331b      	adds	r3, #27
 8005062:	011b      	lsls	r3, r3, #4
 8005064:	4413      	add	r3, r2
 8005066:	3304      	adds	r3, #4
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	0c1b      	lsrs	r3, r3, #16
 800506c:	b29a      	uxth	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	4413      	add	r3, r2
 800507c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	b2da      	uxtb	r2, r3
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	4413      	add	r3, r2
 8005092:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	0a1a      	lsrs	r2, r3, #8
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	3301      	adds	r3, #1
 800509e:	b2d2      	uxtb	r2, r2
 80050a0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	4413      	add	r3, r2
 80050ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	0c1a      	lsrs	r2, r3, #16
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	3302      	adds	r3, #2
 80050b8:	b2d2      	uxtb	r2, r2
 80050ba:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	011b      	lsls	r3, r3, #4
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	0e1a      	lsrs	r2, r3, #24
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	3303      	adds	r3, #3
 80050d2:	b2d2      	uxtb	r2, r2
 80050d4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	4413      	add	r3, r2
 80050e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	3304      	adds	r3, #4
 80050ea:	b2d2      	uxtb	r2, r2
 80050ec:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	4413      	add	r3, r2
 80050f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	0a1a      	lsrs	r2, r3, #8
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	3305      	adds	r3, #5
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	4413      	add	r3, r2
 8005112:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	0c1a      	lsrs	r2, r3, #16
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	3306      	adds	r3, #6
 800511e:	b2d2      	uxtb	r2, r2
 8005120:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	4413      	add	r3, r2
 800512c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	0e1a      	lsrs	r2, r3, #24
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	3307      	adds	r3, #7
 8005138:	b2d2      	uxtb	r2, r2
 800513a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d108      	bne.n	8005154 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68da      	ldr	r2, [r3, #12]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f042 0220 	orr.w	r2, r2, #32
 8005150:	60da      	str	r2, [r3, #12]
 8005152:	e007      	b.n	8005164 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	691a      	ldr	r2, [r3, #16]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0220 	orr.w	r2, r2, #32
 8005162:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	e006      	b.n	8005176 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
  }
}
 8005176:	4618      	mov	r0, r3
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005182:	b480      	push	{r7}
 8005184:	b085      	sub	sp, #20
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005192:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005194:	7bfb      	ldrb	r3, [r7, #15]
 8005196:	2b01      	cmp	r3, #1
 8005198:	d002      	beq.n	80051a0 <HAL_CAN_ActivateNotification+0x1e>
 800519a:	7bfb      	ldrb	r3, [r7, #15]
 800519c:	2b02      	cmp	r3, #2
 800519e:	d109      	bne.n	80051b4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6959      	ldr	r1, [r3, #20]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	e006      	b.n	80051c2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
  }
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b08a      	sub	sp, #40	; 0x28
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	691b      	ldr	r3, [r3, #16]
 8005200:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b00      	cmp	r3, #0
 8005212:	d07c      	beq.n	800530e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d023      	beq.n	8005266 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2201      	movs	r2, #1
 8005224:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b00      	cmp	r3, #0
 800522e:	d003      	beq.n	8005238 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 f983 	bl	800553c <HAL_CAN_TxMailbox0CompleteCallback>
 8005236:	e016      	b.n	8005266 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	f003 0304 	and.w	r3, r3, #4
 800523e:	2b00      	cmp	r3, #0
 8005240:	d004      	beq.n	800524c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005244:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005248:	627b      	str	r3, [r7, #36]	; 0x24
 800524a:	e00c      	b.n	8005266 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d004      	beq.n	8005260 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
 800525e:	e002      	b.n	8005266 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 f989 	bl	8005578 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800526c:	2b00      	cmp	r3, #0
 800526e:	d024      	beq.n	80052ba <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005278:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 f963 	bl	8005550 <HAL_CAN_TxMailbox1CompleteCallback>
 800528a:	e016      	b.n	80052ba <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005292:	2b00      	cmp	r3, #0
 8005294:	d004      	beq.n	80052a0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005298:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800529c:	627b      	str	r3, [r7, #36]	; 0x24
 800529e:	e00c      	b.n	80052ba <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d004      	beq.n	80052b4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80052aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052b0:	627b      	str	r3, [r7, #36]	; 0x24
 80052b2:	e002      	b.n	80052ba <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 f969 	bl	800558c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d024      	beq.n	800530e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80052cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d003      	beq.n	80052e0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f943 	bl	8005564 <HAL_CAN_TxMailbox2CompleteCallback>
 80052de:	e016      	b.n	800530e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d004      	beq.n	80052f4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80052ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052f0:	627b      	str	r3, [r7, #36]	; 0x24
 80052f2:	e00c      	b.n	800530e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d004      	beq.n	8005308 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005304:	627b      	str	r3, [r7, #36]	; 0x24
 8005306:	e002      	b.n	800530e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f949 	bl	80055a0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	f003 0308 	and.w	r3, r3, #8
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00c      	beq.n	8005332 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f003 0310 	and.w	r3, r3, #16
 800531e:	2b00      	cmp	r3, #0
 8005320:	d007      	beq.n	8005332 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005328:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2210      	movs	r2, #16
 8005330:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005332:	6a3b      	ldr	r3, [r7, #32]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00b      	beq.n	8005354 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f003 0308 	and.w	r3, r3, #8
 8005342:	2b00      	cmp	r3, #0
 8005344:	d006      	beq.n	8005354 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2208      	movs	r2, #8
 800534c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f930 	bl	80055b4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d009      	beq.n	8005372 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f003 0303 	and.w	r3, r3, #3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d002      	beq.n	8005372 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7fd fe0d 	bl	8002f8c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005372:	6a3b      	ldr	r3, [r7, #32]
 8005374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00c      	beq.n	8005396 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	f003 0310 	and.w	r3, r3, #16
 8005382:	2b00      	cmp	r3, #0
 8005384:	d007      	beq.n	8005396 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800538c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2210      	movs	r2, #16
 8005394:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00b      	beq.n	80053b8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	f003 0308 	and.w	r3, r3, #8
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d006      	beq.n	80053b8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2208      	movs	r2, #8
 80053b0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f912 	bl	80055dc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80053b8:	6a3b      	ldr	r3, [r7, #32]
 80053ba:	f003 0310 	and.w	r3, r3, #16
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d009      	beq.n	80053d6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	f003 0303 	and.w	r3, r3, #3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d002      	beq.n	80053d6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 f8f9 	bl	80055c8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80053d6:	6a3b      	ldr	r3, [r7, #32]
 80053d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00b      	beq.n	80053f8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	f003 0310 	and.w	r3, r3, #16
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d006      	beq.n	80053f8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2210      	movs	r2, #16
 80053f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f8fc 	bl	80055f0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80053f8:	6a3b      	ldr	r3, [r7, #32]
 80053fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00b      	beq.n	800541a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	f003 0308 	and.w	r3, r3, #8
 8005408:	2b00      	cmp	r3, #0
 800540a:	d006      	beq.n	800541a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2208      	movs	r2, #8
 8005412:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f8f5 	bl	8005604 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d07b      	beq.n	800551c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	f003 0304 	and.w	r3, r3, #4
 800542a:	2b00      	cmp	r3, #0
 800542c:	d072      	beq.n	8005514 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800542e:	6a3b      	ldr	r3, [r7, #32]
 8005430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005444:	f043 0301 	orr.w	r3, r3, #1
 8005448:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005450:	2b00      	cmp	r3, #0
 8005452:	d008      	beq.n	8005466 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800545a:	2b00      	cmp	r3, #0
 800545c:	d003      	beq.n	8005466 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800545e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005460:	f043 0302 	orr.w	r3, r3, #2
 8005464:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800546c:	2b00      	cmp	r3, #0
 800546e:	d008      	beq.n	8005482 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547c:	f043 0304 	orr.w	r3, r3, #4
 8005480:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005482:	6a3b      	ldr	r3, [r7, #32]
 8005484:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005488:	2b00      	cmp	r3, #0
 800548a:	d043      	beq.n	8005514 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005492:	2b00      	cmp	r3, #0
 8005494:	d03e      	beq.n	8005514 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800549c:	2b60      	cmp	r3, #96	; 0x60
 800549e:	d02b      	beq.n	80054f8 <HAL_CAN_IRQHandler+0x32a>
 80054a0:	2b60      	cmp	r3, #96	; 0x60
 80054a2:	d82e      	bhi.n	8005502 <HAL_CAN_IRQHandler+0x334>
 80054a4:	2b50      	cmp	r3, #80	; 0x50
 80054a6:	d022      	beq.n	80054ee <HAL_CAN_IRQHandler+0x320>
 80054a8:	2b50      	cmp	r3, #80	; 0x50
 80054aa:	d82a      	bhi.n	8005502 <HAL_CAN_IRQHandler+0x334>
 80054ac:	2b40      	cmp	r3, #64	; 0x40
 80054ae:	d019      	beq.n	80054e4 <HAL_CAN_IRQHandler+0x316>
 80054b0:	2b40      	cmp	r3, #64	; 0x40
 80054b2:	d826      	bhi.n	8005502 <HAL_CAN_IRQHandler+0x334>
 80054b4:	2b30      	cmp	r3, #48	; 0x30
 80054b6:	d010      	beq.n	80054da <HAL_CAN_IRQHandler+0x30c>
 80054b8:	2b30      	cmp	r3, #48	; 0x30
 80054ba:	d822      	bhi.n	8005502 <HAL_CAN_IRQHandler+0x334>
 80054bc:	2b10      	cmp	r3, #16
 80054be:	d002      	beq.n	80054c6 <HAL_CAN_IRQHandler+0x2f8>
 80054c0:	2b20      	cmp	r3, #32
 80054c2:	d005      	beq.n	80054d0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80054c4:	e01d      	b.n	8005502 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80054c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c8:	f043 0308 	orr.w	r3, r3, #8
 80054cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054ce:	e019      	b.n	8005504 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80054d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d2:	f043 0310 	orr.w	r3, r3, #16
 80054d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054d8:	e014      	b.n	8005504 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	f043 0320 	orr.w	r3, r3, #32
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054e2:	e00f      	b.n	8005504 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80054e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054ea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054ec:	e00a      	b.n	8005504 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80054ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054f6:	e005      	b.n	8005504 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80054f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054fe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005500:	e000      	b.n	8005504 <HAL_CAN_IRQHandler+0x336>
            break;
 8005502:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005512:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2204      	movs	r2, #4
 800551a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800551c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551e:	2b00      	cmp	r3, #0
 8005520:	d008      	beq.n	8005534 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f872 	bl	8005618 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005534:	bf00      	nop
 8005536:	3728      	adds	r7, #40	; 0x28
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800563c:	4b0c      	ldr	r3, [pc, #48]	; (8005670 <__NVIC_SetPriorityGrouping+0x44>)
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005648:	4013      	ands	r3, r2
 800564a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800565c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800565e:	4a04      	ldr	r2, [pc, #16]	; (8005670 <__NVIC_SetPriorityGrouping+0x44>)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	60d3      	str	r3, [r2, #12]
}
 8005664:	bf00      	nop
 8005666:	3714      	adds	r7, #20
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	e000ed00 	.word	0xe000ed00

08005674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005674:	b480      	push	{r7}
 8005676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005678:	4b04      	ldr	r3, [pc, #16]	; (800568c <__NVIC_GetPriorityGrouping+0x18>)
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	0a1b      	lsrs	r3, r3, #8
 800567e:	f003 0307 	and.w	r3, r3, #7
}
 8005682:	4618      	mov	r0, r3
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	e000ed00 	.word	0xe000ed00

08005690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	4603      	mov	r3, r0
 8005698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800569a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	db0b      	blt.n	80056ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056a2:	79fb      	ldrb	r3, [r7, #7]
 80056a4:	f003 021f 	and.w	r2, r3, #31
 80056a8:	4907      	ldr	r1, [pc, #28]	; (80056c8 <__NVIC_EnableIRQ+0x38>)
 80056aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ae:	095b      	lsrs	r3, r3, #5
 80056b0:	2001      	movs	r0, #1
 80056b2:	fa00 f202 	lsl.w	r2, r0, r2
 80056b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80056ba:	bf00      	nop
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	e000e100 	.word	0xe000e100

080056cc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	db12      	blt.n	8005704 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056de:	79fb      	ldrb	r3, [r7, #7]
 80056e0:	f003 021f 	and.w	r2, r3, #31
 80056e4:	490a      	ldr	r1, [pc, #40]	; (8005710 <__NVIC_DisableIRQ+0x44>)
 80056e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ea:	095b      	lsrs	r3, r3, #5
 80056ec:	2001      	movs	r0, #1
 80056ee:	fa00 f202 	lsl.w	r2, r0, r2
 80056f2:	3320      	adds	r3, #32
 80056f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80056f8:	f3bf 8f4f 	dsb	sy
}
 80056fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80056fe:	f3bf 8f6f 	isb	sy
}
 8005702:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr
 8005710:	e000e100 	.word	0xe000e100

08005714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	4603      	mov	r3, r0
 800571c:	6039      	str	r1, [r7, #0]
 800571e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005724:	2b00      	cmp	r3, #0
 8005726:	db0a      	blt.n	800573e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	b2da      	uxtb	r2, r3
 800572c:	490c      	ldr	r1, [pc, #48]	; (8005760 <__NVIC_SetPriority+0x4c>)
 800572e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005732:	0112      	lsls	r2, r2, #4
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	440b      	add	r3, r1
 8005738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800573c:	e00a      	b.n	8005754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	b2da      	uxtb	r2, r3
 8005742:	4908      	ldr	r1, [pc, #32]	; (8005764 <__NVIC_SetPriority+0x50>)
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	f003 030f 	and.w	r3, r3, #15
 800574a:	3b04      	subs	r3, #4
 800574c:	0112      	lsls	r2, r2, #4
 800574e:	b2d2      	uxtb	r2, r2
 8005750:	440b      	add	r3, r1
 8005752:	761a      	strb	r2, [r3, #24]
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	e000e100 	.word	0xe000e100
 8005764:	e000ed00 	.word	0xe000ed00

08005768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005768:	b480      	push	{r7}
 800576a:	b089      	sub	sp, #36	; 0x24
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f003 0307 	and.w	r3, r3, #7
 800577a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f1c3 0307 	rsb	r3, r3, #7
 8005782:	2b04      	cmp	r3, #4
 8005784:	bf28      	it	cs
 8005786:	2304      	movcs	r3, #4
 8005788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	3304      	adds	r3, #4
 800578e:	2b06      	cmp	r3, #6
 8005790:	d902      	bls.n	8005798 <NVIC_EncodePriority+0x30>
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	3b03      	subs	r3, #3
 8005796:	e000      	b.n	800579a <NVIC_EncodePriority+0x32>
 8005798:	2300      	movs	r3, #0
 800579a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800579c:	f04f 32ff 	mov.w	r2, #4294967295
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	fa02 f303 	lsl.w	r3, r2, r3
 80057a6:	43da      	mvns	r2, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	401a      	ands	r2, r3
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057b0:	f04f 31ff 	mov.w	r1, #4294967295
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ba:	43d9      	mvns	r1, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057c0:	4313      	orrs	r3, r2
         );
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3724      	adds	r7, #36	; 0x24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
	...

080057d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3b01      	subs	r3, #1
 80057dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80057e0:	d301      	bcc.n	80057e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057e2:	2301      	movs	r3, #1
 80057e4:	e00f      	b.n	8005806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057e6:	4a0a      	ldr	r2, [pc, #40]	; (8005810 <SysTick_Config+0x40>)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80057ee:	210f      	movs	r1, #15
 80057f0:	f04f 30ff 	mov.w	r0, #4294967295
 80057f4:	f7ff ff8e 	bl	8005714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80057f8:	4b05      	ldr	r3, [pc, #20]	; (8005810 <SysTick_Config+0x40>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80057fe:	4b04      	ldr	r3, [pc, #16]	; (8005810 <SysTick_Config+0x40>)
 8005800:	2207      	movs	r2, #7
 8005802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3708      	adds	r7, #8
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	e000e010 	.word	0xe000e010

08005814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff ff05 	bl	800562c <__NVIC_SetPriorityGrouping>
}
 8005822:	bf00      	nop
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800582a:	b580      	push	{r7, lr}
 800582c:	b086      	sub	sp, #24
 800582e:	af00      	add	r7, sp, #0
 8005830:	4603      	mov	r3, r0
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	607a      	str	r2, [r7, #4]
 8005836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800583c:	f7ff ff1a 	bl	8005674 <__NVIC_GetPriorityGrouping>
 8005840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	68b9      	ldr	r1, [r7, #8]
 8005846:	6978      	ldr	r0, [r7, #20]
 8005848:	f7ff ff8e 	bl	8005768 <NVIC_EncodePriority>
 800584c:	4602      	mov	r2, r0
 800584e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005852:	4611      	mov	r1, r2
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff ff5d 	bl	8005714 <__NVIC_SetPriority>
}
 800585a:	bf00      	nop
 800585c:	3718      	adds	r7, #24
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b082      	sub	sp, #8
 8005866:	af00      	add	r7, sp, #0
 8005868:	4603      	mov	r3, r0
 800586a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800586c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff ff0d 	bl	8005690 <__NVIC_EnableIRQ>
}
 8005876:	bf00      	nop
 8005878:	3708      	adds	r7, #8
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b082      	sub	sp, #8
 8005882:	af00      	add	r7, sp, #0
 8005884:	4603      	mov	r3, r0
 8005886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800588c:	4618      	mov	r0, r3
 800588e:	f7ff ff1d 	bl	80056cc <__NVIC_DisableIRQ>
}
 8005892:	bf00      	nop
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b082      	sub	sp, #8
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7ff ff94 	bl	80057d0 <SysTick_Config>
 80058a8:	4603      	mov	r3, r0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b082      	sub	sp, #8
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d101      	bne.n	80058c4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e00e      	b.n	80058e2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	795b      	ldrb	r3, [r3, #5]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d105      	bne.n	80058da <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f7fd fff5 	bl	80038c4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
	...

080058ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80058f8:	f7fe fc54 	bl	80041a4 <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e099      	b.n	8005a3c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2202      	movs	r2, #2
 800590c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0201 	bic.w	r2, r2, #1
 8005926:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005928:	e00f      	b.n	800594a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800592a:	f7fe fc3b 	bl	80041a4 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b05      	cmp	r3, #5
 8005936:	d908      	bls.n	800594a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2220      	movs	r2, #32
 800593c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2203      	movs	r2, #3
 8005942:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e078      	b.n	8005a3c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1e8      	bne.n	800592a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005960:	697a      	ldr	r2, [r7, #20]
 8005962:	4b38      	ldr	r3, [pc, #224]	; (8005a44 <HAL_DMA_Init+0x158>)
 8005964:	4013      	ands	r3, r2
 8005966:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005976:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005982:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800598e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	4313      	orrs	r3, r2
 800599a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d107      	bne.n	80059b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ac:	4313      	orrs	r3, r2
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	f023 0307 	bic.w	r3, r3, #7
 80059ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	2b04      	cmp	r3, #4
 80059dc:	d117      	bne.n	8005a0e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00e      	beq.n	8005a0e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 fa6f 	bl	8005ed4 <DMA_CheckFifoParam>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2240      	movs	r2, #64	; 0x40
 8005a00:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e016      	b.n	8005a3c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fa26 	bl	8005e68 <DMA_CalcBaseAndBitshift>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a24:	223f      	movs	r2, #63	; 0x3f
 8005a26:	409a      	lsls	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3718      	adds	r7, #24
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	f010803f 	.word	0xf010803f

08005a48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_DMA_Start_IT+0x26>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e040      	b.n	8005af0 <HAL_DMA_Start_IT+0xa8>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d12f      	bne.n	8005ae2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2202      	movs	r2, #2
 8005a86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	68b9      	ldr	r1, [r7, #8]
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 f9b8 	bl	8005e0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aa0:	223f      	movs	r2, #63	; 0x3f
 8005aa2:	409a      	lsls	r2, r3
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0216 	orr.w	r2, r2, #22
 8005ab6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d007      	beq.n	8005ad0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f042 0208 	orr.w	r2, r2, #8
 8005ace:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	e005      	b.n	8005aee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005aea:	2302      	movs	r3, #2
 8005aec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3718      	adds	r7, #24
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b04:	4b8e      	ldr	r3, [pc, #568]	; (8005d40 <HAL_DMA_IRQHandler+0x248>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a8e      	ldr	r2, [pc, #568]	; (8005d44 <HAL_DMA_IRQHandler+0x24c>)
 8005b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0e:	0a9b      	lsrs	r3, r3, #10
 8005b10:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b16:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b22:	2208      	movs	r2, #8
 8005b24:	409a      	lsls	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d01a      	beq.n	8005b64 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0304 	and.w	r3, r3, #4
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d013      	beq.n	8005b64 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 0204 	bic.w	r2, r2, #4
 8005b4a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b50:	2208      	movs	r2, #8
 8005b52:	409a      	lsls	r2, r3
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5c:	f043 0201 	orr.w	r2, r3, #1
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b68:	2201      	movs	r2, #1
 8005b6a:	409a      	lsls	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d012      	beq.n	8005b9a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00b      	beq.n	8005b9a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b86:	2201      	movs	r2, #1
 8005b88:	409a      	lsls	r2, r3
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b92:	f043 0202 	orr.w	r2, r3, #2
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b9e:	2204      	movs	r2, #4
 8005ba0:	409a      	lsls	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d012      	beq.n	8005bd0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0302 	and.w	r3, r3, #2
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00b      	beq.n	8005bd0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bbc:	2204      	movs	r2, #4
 8005bbe:	409a      	lsls	r2, r3
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bc8:	f043 0204 	orr.w	r2, r3, #4
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bd4:	2210      	movs	r2, #16
 8005bd6:	409a      	lsls	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d043      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0308 	and.w	r3, r3, #8
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d03c      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf2:	2210      	movs	r2, #16
 8005bf4:	409a      	lsls	r2, r3
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d018      	beq.n	8005c3a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d108      	bne.n	8005c28 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d024      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	4798      	blx	r3
 8005c26:	e01f      	b.n	8005c68 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d01b      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	4798      	blx	r3
 8005c38:	e016      	b.n	8005c68 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d107      	bne.n	8005c58 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0208 	bic.w	r2, r2, #8
 8005c56:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	409a      	lsls	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	4013      	ands	r3, r2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 808f 	beq.w	8005d98 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0310 	and.w	r3, r3, #16
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8087 	beq.w	8005d98 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c8e:	2220      	movs	r2, #32
 8005c90:	409a      	lsls	r2, r3
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b05      	cmp	r3, #5
 8005ca0:	d136      	bne.n	8005d10 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 0216 	bic.w	r2, r2, #22
 8005cb0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695a      	ldr	r2, [r3, #20]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cc0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d103      	bne.n	8005cd2 <HAL_DMA_IRQHandler+0x1da>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d007      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0208 	bic.w	r2, r2, #8
 8005ce0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ce6:	223f      	movs	r2, #63	; 0x3f
 8005ce8:	409a      	lsls	r2, r3
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d07e      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	4798      	blx	r3
        }
        return;
 8005d0e:	e079      	b.n	8005e04 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d01d      	beq.n	8005d5a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10d      	bne.n	8005d48 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d031      	beq.n	8005d98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	4798      	blx	r3
 8005d3c:	e02c      	b.n	8005d98 <HAL_DMA_IRQHandler+0x2a0>
 8005d3e:	bf00      	nop
 8005d40:	20000000 	.word	0x20000000
 8005d44:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d023      	beq.n	8005d98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	4798      	blx	r3
 8005d58:	e01e      	b.n	8005d98 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10f      	bne.n	8005d88 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0210 	bic.w	r2, r2, #16
 8005d76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d003      	beq.n	8005d98 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d032      	beq.n	8005e06 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d022      	beq.n	8005df2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2205      	movs	r2, #5
 8005db0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f022 0201 	bic.w	r2, r2, #1
 8005dc2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	60bb      	str	r3, [r7, #8]
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d307      	bcc.n	8005de0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1f2      	bne.n	8005dc4 <HAL_DMA_IRQHandler+0x2cc>
 8005dde:	e000      	b.n	8005de2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005de0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d005      	beq.n	8005e06 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	4798      	blx	r3
 8005e02:	e000      	b.n	8005e06 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005e04:	bf00      	nop
    }
  }
}
 8005e06:	3718      	adds	r7, #24
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
 8005e18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	2b40      	cmp	r3, #64	; 0x40
 8005e38:	d108      	bne.n	8005e4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005e4a:	e007      	b.n	8005e5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	60da      	str	r2, [r3, #12]
}
 8005e5c:	bf00      	nop
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	3b10      	subs	r3, #16
 8005e78:	4a14      	ldr	r2, [pc, #80]	; (8005ecc <DMA_CalcBaseAndBitshift+0x64>)
 8005e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7e:	091b      	lsrs	r3, r3, #4
 8005e80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005e82:	4a13      	ldr	r2, [pc, #76]	; (8005ed0 <DMA_CalcBaseAndBitshift+0x68>)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b03      	cmp	r3, #3
 8005e94:	d909      	bls.n	8005eaa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005e9e:	f023 0303 	bic.w	r3, r3, #3
 8005ea2:	1d1a      	adds	r2, r3, #4
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	659a      	str	r2, [r3, #88]	; 0x58
 8005ea8:	e007      	b.n	8005eba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005eb2:	f023 0303 	bic.w	r3, r3, #3
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	aaaaaaab 	.word	0xaaaaaaab
 8005ed0:	0800fd6c 	.word	0x0800fd6c

08005ed4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005edc:	2300      	movs	r3, #0
 8005ede:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d11f      	bne.n	8005f2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b03      	cmp	r3, #3
 8005ef2:	d856      	bhi.n	8005fa2 <DMA_CheckFifoParam+0xce>
 8005ef4:	a201      	add	r2, pc, #4	; (adr r2, 8005efc <DMA_CheckFifoParam+0x28>)
 8005ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005efa:	bf00      	nop
 8005efc:	08005f0d 	.word	0x08005f0d
 8005f00:	08005f1f 	.word	0x08005f1f
 8005f04:	08005f0d 	.word	0x08005f0d
 8005f08:	08005fa3 	.word	0x08005fa3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d046      	beq.n	8005fa6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f1c:	e043      	b.n	8005fa6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f26:	d140      	bne.n	8005faa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f2c:	e03d      	b.n	8005faa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f36:	d121      	bne.n	8005f7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d837      	bhi.n	8005fae <DMA_CheckFifoParam+0xda>
 8005f3e:	a201      	add	r2, pc, #4	; (adr r2, 8005f44 <DMA_CheckFifoParam+0x70>)
 8005f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f44:	08005f55 	.word	0x08005f55
 8005f48:	08005f5b 	.word	0x08005f5b
 8005f4c:	08005f55 	.word	0x08005f55
 8005f50:	08005f6d 	.word	0x08005f6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	73fb      	strb	r3, [r7, #15]
      break;
 8005f58:	e030      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d025      	beq.n	8005fb2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f6a:	e022      	b.n	8005fb2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f74:	d11f      	bne.n	8005fb6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005f7a:	e01c      	b.n	8005fb6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d903      	bls.n	8005f8a <DMA_CheckFifoParam+0xb6>
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2b03      	cmp	r3, #3
 8005f86:	d003      	beq.n	8005f90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f88:	e018      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	73fb      	strb	r3, [r7, #15]
      break;
 8005f8e:	e015      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00e      	beq.n	8005fba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa0:	e00b      	b.n	8005fba <DMA_CheckFifoParam+0xe6>
      break;
 8005fa2:	bf00      	nop
 8005fa4:	e00a      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      break;
 8005fa6:	bf00      	nop
 8005fa8:	e008      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      break;
 8005faa:	bf00      	nop
 8005fac:	e006      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      break;
 8005fae:	bf00      	nop
 8005fb0:	e004      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      break;
 8005fb2:	bf00      	nop
 8005fb4:	e002      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      break;   
 8005fb6:	bf00      	nop
 8005fb8:	e000      	b.n	8005fbc <DMA_CheckFifoParam+0xe8>
      break;
 8005fba:	bf00      	nop
    }
  } 
  
  return status; 
 8005fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop

08005fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b089      	sub	sp, #36	; 0x24
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	61fb      	str	r3, [r7, #28]
 8005fe6:	e165      	b.n	80062b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005fe8:	2201      	movs	r2, #1
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	429a      	cmp	r2, r3
 8006002:	f040 8154 	bne.w	80062ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	2b01      	cmp	r3, #1
 8006010:	d005      	beq.n	800601e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800601a:	2b02      	cmp	r3, #2
 800601c:	d130      	bne.n	8006080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	2203      	movs	r2, #3
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	43db      	mvns	r3, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	4013      	ands	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	fa02 f303 	lsl.w	r3, r2, r3
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	4313      	orrs	r3, r2
 8006046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	69ba      	ldr	r2, [r7, #24]
 800604c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006054:	2201      	movs	r2, #1
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	fa02 f303 	lsl.w	r3, r2, r3
 800605c:	43db      	mvns	r3, r3
 800605e:	69ba      	ldr	r2, [r7, #24]
 8006060:	4013      	ands	r3, r2
 8006062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	091b      	lsrs	r3, r3, #4
 800606a:	f003 0201 	and.w	r2, r3, #1
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	4313      	orrs	r3, r2
 8006078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f003 0303 	and.w	r3, r3, #3
 8006088:	2b03      	cmp	r3, #3
 800608a:	d017      	beq.n	80060bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	005b      	lsls	r3, r3, #1
 8006096:	2203      	movs	r2, #3
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	43db      	mvns	r3, r3
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	4013      	ands	r3, r2
 80060a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	689a      	ldr	r2, [r3, #8]
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f003 0303 	and.w	r3, r3, #3
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d123      	bne.n	8006110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	08da      	lsrs	r2, r3, #3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	3208      	adds	r2, #8
 80060d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	220f      	movs	r2, #15
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	43db      	mvns	r3, r3
 80060e6:	69ba      	ldr	r2, [r7, #24]
 80060e8:	4013      	ands	r3, r2
 80060ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	f003 0307 	and.w	r3, r3, #7
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	fa02 f303 	lsl.w	r3, r2, r3
 80060fc:	69ba      	ldr	r2, [r7, #24]
 80060fe:	4313      	orrs	r3, r2
 8006100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	08da      	lsrs	r2, r3, #3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3208      	adds	r2, #8
 800610a:	69b9      	ldr	r1, [r7, #24]
 800610c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	005b      	lsls	r3, r3, #1
 800611a:	2203      	movs	r2, #3
 800611c:	fa02 f303 	lsl.w	r3, r2, r3
 8006120:	43db      	mvns	r3, r3
 8006122:	69ba      	ldr	r2, [r7, #24]
 8006124:	4013      	ands	r3, r2
 8006126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f003 0203 	and.w	r2, r3, #3
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	005b      	lsls	r3, r3, #1
 8006134:	fa02 f303 	lsl.w	r3, r2, r3
 8006138:	69ba      	ldr	r2, [r7, #24]
 800613a:	4313      	orrs	r3, r2
 800613c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 80ae 	beq.w	80062ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	4b5d      	ldr	r3, [pc, #372]	; (80062cc <HAL_GPIO_Init+0x300>)
 8006158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800615a:	4a5c      	ldr	r2, [pc, #368]	; (80062cc <HAL_GPIO_Init+0x300>)
 800615c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006160:	6453      	str	r3, [r2, #68]	; 0x44
 8006162:	4b5a      	ldr	r3, [pc, #360]	; (80062cc <HAL_GPIO_Init+0x300>)
 8006164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800616a:	60fb      	str	r3, [r7, #12]
 800616c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800616e:	4a58      	ldr	r2, [pc, #352]	; (80062d0 <HAL_GPIO_Init+0x304>)
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	089b      	lsrs	r3, r3, #2
 8006174:	3302      	adds	r3, #2
 8006176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800617a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	f003 0303 	and.w	r3, r3, #3
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	220f      	movs	r2, #15
 8006186:	fa02 f303 	lsl.w	r3, r2, r3
 800618a:	43db      	mvns	r3, r3
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	4013      	ands	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a4f      	ldr	r2, [pc, #316]	; (80062d4 <HAL_GPIO_Init+0x308>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d025      	beq.n	80061e6 <HAL_GPIO_Init+0x21a>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a4e      	ldr	r2, [pc, #312]	; (80062d8 <HAL_GPIO_Init+0x30c>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d01f      	beq.n	80061e2 <HAL_GPIO_Init+0x216>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a4d      	ldr	r2, [pc, #308]	; (80062dc <HAL_GPIO_Init+0x310>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d019      	beq.n	80061de <HAL_GPIO_Init+0x212>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a4c      	ldr	r2, [pc, #304]	; (80062e0 <HAL_GPIO_Init+0x314>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d013      	beq.n	80061da <HAL_GPIO_Init+0x20e>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a4b      	ldr	r2, [pc, #300]	; (80062e4 <HAL_GPIO_Init+0x318>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00d      	beq.n	80061d6 <HAL_GPIO_Init+0x20a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a4a      	ldr	r2, [pc, #296]	; (80062e8 <HAL_GPIO_Init+0x31c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d007      	beq.n	80061d2 <HAL_GPIO_Init+0x206>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a49      	ldr	r2, [pc, #292]	; (80062ec <HAL_GPIO_Init+0x320>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d101      	bne.n	80061ce <HAL_GPIO_Init+0x202>
 80061ca:	2306      	movs	r3, #6
 80061cc:	e00c      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061ce:	2307      	movs	r3, #7
 80061d0:	e00a      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061d2:	2305      	movs	r3, #5
 80061d4:	e008      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061d6:	2304      	movs	r3, #4
 80061d8:	e006      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061da:	2303      	movs	r3, #3
 80061dc:	e004      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061de:	2302      	movs	r3, #2
 80061e0:	e002      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061e2:	2301      	movs	r3, #1
 80061e4:	e000      	b.n	80061e8 <HAL_GPIO_Init+0x21c>
 80061e6:	2300      	movs	r3, #0
 80061e8:	69fa      	ldr	r2, [r7, #28]
 80061ea:	f002 0203 	and.w	r2, r2, #3
 80061ee:	0092      	lsls	r2, r2, #2
 80061f0:	4093      	lsls	r3, r2
 80061f2:	69ba      	ldr	r2, [r7, #24]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061f8:	4935      	ldr	r1, [pc, #212]	; (80062d0 <HAL_GPIO_Init+0x304>)
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	089b      	lsrs	r3, r3, #2
 80061fe:	3302      	adds	r3, #2
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006206:	4b3a      	ldr	r3, [pc, #232]	; (80062f0 <HAL_GPIO_Init+0x324>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	43db      	mvns	r3, r3
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	4013      	ands	r3, r2
 8006214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	4313      	orrs	r3, r2
 8006228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800622a:	4a31      	ldr	r2, [pc, #196]	; (80062f0 <HAL_GPIO_Init+0x324>)
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006230:	4b2f      	ldr	r3, [pc, #188]	; (80062f0 <HAL_GPIO_Init+0x324>)
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	43db      	mvns	r3, r3
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	4013      	ands	r3, r2
 800623e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d003      	beq.n	8006254 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	4313      	orrs	r3, r2
 8006252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006254:	4a26      	ldr	r2, [pc, #152]	; (80062f0 <HAL_GPIO_Init+0x324>)
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800625a:	4b25      	ldr	r3, [pc, #148]	; (80062f0 <HAL_GPIO_Init+0x324>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	43db      	mvns	r3, r3
 8006264:	69ba      	ldr	r2, [r7, #24]
 8006266:	4013      	ands	r3, r2
 8006268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	4313      	orrs	r3, r2
 800627c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800627e:	4a1c      	ldr	r2, [pc, #112]	; (80062f0 <HAL_GPIO_Init+0x324>)
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006284:	4b1a      	ldr	r3, [pc, #104]	; (80062f0 <HAL_GPIO_Init+0x324>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	43db      	mvns	r3, r3
 800628e:	69ba      	ldr	r2, [r7, #24]
 8006290:	4013      	ands	r3, r2
 8006292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d003      	beq.n	80062a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062a8:	4a11      	ldr	r2, [pc, #68]	; (80062f0 <HAL_GPIO_Init+0x324>)
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	3301      	adds	r3, #1
 80062b2:	61fb      	str	r3, [r7, #28]
 80062b4:	69fb      	ldr	r3, [r7, #28]
 80062b6:	2b0f      	cmp	r3, #15
 80062b8:	f67f ae96 	bls.w	8005fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062bc:	bf00      	nop
 80062be:	bf00      	nop
 80062c0:	3724      	adds	r7, #36	; 0x24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	40023800 	.word	0x40023800
 80062d0:	40013800 	.word	0x40013800
 80062d4:	40020000 	.word	0x40020000
 80062d8:	40020400 	.word	0x40020400
 80062dc:	40020800 	.word	0x40020800
 80062e0:	40020c00 	.word	0x40020c00
 80062e4:	40021000 	.word	0x40021000
 80062e8:	40021400 	.word	0x40021400
 80062ec:	40021800 	.word	0x40021800
 80062f0:	40013c00 	.word	0x40013c00

080062f4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b087      	sub	sp, #28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80062fe:	2300      	movs	r3, #0
 8006300:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006302:	2300      	movs	r3, #0
 8006304:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006306:	2300      	movs	r3, #0
 8006308:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	e0c7      	b.n	80064a0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006310:	2201      	movs	r2, #1
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	4013      	ands	r3, r2
 8006320:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	429a      	cmp	r2, r3
 8006328:	f040 80b7 	bne.w	800649a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800632c:	4a62      	ldr	r2, [pc, #392]	; (80064b8 <HAL_GPIO_DeInit+0x1c4>)
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	089b      	lsrs	r3, r3, #2
 8006332:	3302      	adds	r3, #2
 8006334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006338:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f003 0303 	and.w	r3, r3, #3
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	220f      	movs	r2, #15
 8006344:	fa02 f303 	lsl.w	r3, r2, r3
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	4013      	ands	r3, r2
 800634c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a5a      	ldr	r2, [pc, #360]	; (80064bc <HAL_GPIO_DeInit+0x1c8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d025      	beq.n	80063a2 <HAL_GPIO_DeInit+0xae>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a59      	ldr	r2, [pc, #356]	; (80064c0 <HAL_GPIO_DeInit+0x1cc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d01f      	beq.n	800639e <HAL_GPIO_DeInit+0xaa>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a58      	ldr	r2, [pc, #352]	; (80064c4 <HAL_GPIO_DeInit+0x1d0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d019      	beq.n	800639a <HAL_GPIO_DeInit+0xa6>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a57      	ldr	r2, [pc, #348]	; (80064c8 <HAL_GPIO_DeInit+0x1d4>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d013      	beq.n	8006396 <HAL_GPIO_DeInit+0xa2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a56      	ldr	r2, [pc, #344]	; (80064cc <HAL_GPIO_DeInit+0x1d8>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d00d      	beq.n	8006392 <HAL_GPIO_DeInit+0x9e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a55      	ldr	r2, [pc, #340]	; (80064d0 <HAL_GPIO_DeInit+0x1dc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d007      	beq.n	800638e <HAL_GPIO_DeInit+0x9a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a54      	ldr	r2, [pc, #336]	; (80064d4 <HAL_GPIO_DeInit+0x1e0>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d101      	bne.n	800638a <HAL_GPIO_DeInit+0x96>
 8006386:	2306      	movs	r3, #6
 8006388:	e00c      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 800638a:	2307      	movs	r3, #7
 800638c:	e00a      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 800638e:	2305      	movs	r3, #5
 8006390:	e008      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 8006392:	2304      	movs	r3, #4
 8006394:	e006      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 8006396:	2303      	movs	r3, #3
 8006398:	e004      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 800639a:	2302      	movs	r3, #2
 800639c:	e002      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 800639e:	2301      	movs	r3, #1
 80063a0:	e000      	b.n	80063a4 <HAL_GPIO_DeInit+0xb0>
 80063a2:	2300      	movs	r3, #0
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	f002 0203 	and.w	r2, r2, #3
 80063aa:	0092      	lsls	r2, r2, #2
 80063ac:	4093      	lsls	r3, r2
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d132      	bne.n	800641a <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80063b4:	4b48      	ldr	r3, [pc, #288]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	43db      	mvns	r3, r3
 80063bc:	4946      	ldr	r1, [pc, #280]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063be:	4013      	ands	r3, r2
 80063c0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80063c2:	4b45      	ldr	r3, [pc, #276]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	43db      	mvns	r3, r3
 80063ca:	4943      	ldr	r1, [pc, #268]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80063d0:	4b41      	ldr	r3, [pc, #260]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	43db      	mvns	r3, r3
 80063d8:	493f      	ldr	r1, [pc, #252]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063da:	4013      	ands	r3, r2
 80063dc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80063de:	4b3e      	ldr	r3, [pc, #248]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063e0:	689a      	ldr	r2, [r3, #8]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	43db      	mvns	r3, r3
 80063e6:	493c      	ldr	r1, [pc, #240]	; (80064d8 <HAL_GPIO_DeInit+0x1e4>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	220f      	movs	r2, #15
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80063fc:	4a2e      	ldr	r2, [pc, #184]	; (80064b8 <HAL_GPIO_DeInit+0x1c4>)
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	089b      	lsrs	r3, r3, #2
 8006402:	3302      	adds	r3, #2
 8006404:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	43da      	mvns	r2, r3
 800640c:	482a      	ldr	r0, [pc, #168]	; (80064b8 <HAL_GPIO_DeInit+0x1c4>)
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	089b      	lsrs	r3, r3, #2
 8006412:	400a      	ands	r2, r1
 8006414:	3302      	adds	r3, #2
 8006416:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	005b      	lsls	r3, r3, #1
 8006422:	2103      	movs	r1, #3
 8006424:	fa01 f303 	lsl.w	r3, r1, r3
 8006428:	43db      	mvns	r3, r3
 800642a:	401a      	ands	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	08da      	lsrs	r2, r3, #3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3208      	adds	r2, #8
 8006438:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	f003 0307 	and.w	r3, r3, #7
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	220f      	movs	r2, #15
 8006446:	fa02 f303 	lsl.w	r3, r2, r3
 800644a:	43db      	mvns	r3, r3
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	08d2      	lsrs	r2, r2, #3
 8006450:	4019      	ands	r1, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	3208      	adds	r2, #8
 8006456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	2103      	movs	r1, #3
 8006464:	fa01 f303 	lsl.w	r3, r1, r3
 8006468:	43db      	mvns	r3, r3
 800646a:	401a      	ands	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	2101      	movs	r1, #1
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	fa01 f303 	lsl.w	r3, r1, r3
 800647c:	43db      	mvns	r3, r3
 800647e:	401a      	ands	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689a      	ldr	r2, [r3, #8]
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	005b      	lsls	r3, r3, #1
 800648c:	2103      	movs	r1, #3
 800648e:	fa01 f303 	lsl.w	r3, r1, r3
 8006492:	43db      	mvns	r3, r3
 8006494:	401a      	ands	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	3301      	adds	r3, #1
 800649e:	617b      	str	r3, [r7, #20]
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	2b0f      	cmp	r3, #15
 80064a4:	f67f af34 	bls.w	8006310 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80064a8:	bf00      	nop
 80064aa:	bf00      	nop
 80064ac:	371c      	adds	r7, #28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40013800 	.word	0x40013800
 80064bc:	40020000 	.word	0x40020000
 80064c0:	40020400 	.word	0x40020400
 80064c4:	40020800 	.word	0x40020800
 80064c8:	40020c00 	.word	0x40020c00
 80064cc:	40021000 	.word	0x40021000
 80064d0:	40021400 	.word	0x40021400
 80064d4:	40021800 	.word	0x40021800
 80064d8:	40013c00 	.word	0x40013c00

080064dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	460b      	mov	r3, r1
 80064e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691a      	ldr	r2, [r3, #16]
 80064ec:	887b      	ldrh	r3, [r7, #2]
 80064ee:	4013      	ands	r3, r2
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064f4:	2301      	movs	r3, #1
 80064f6:	73fb      	strb	r3, [r7, #15]
 80064f8:	e001      	b.n	80064fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064fa:	2300      	movs	r3, #0
 80064fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006500:	4618      	mov	r0, r3
 8006502:	3714      	adds	r7, #20
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	807b      	strh	r3, [r7, #2]
 8006518:	4613      	mov	r3, r2
 800651a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800651c:	787b      	ldrb	r3, [r7, #1]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006522:	887a      	ldrh	r2, [r7, #2]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006528:	e003      	b.n	8006532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800652a:	887b      	ldrh	r3, [r7, #2]
 800652c:	041a      	lsls	r2, r3, #16
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	619a      	str	r2, [r3, #24]
}
 8006532:	bf00      	nop
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800653e:	b480      	push	{r7}
 8006540:	b085      	sub	sp, #20
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
 8006546:	460b      	mov	r3, r1
 8006548:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006550:	887a      	ldrh	r2, [r7, #2]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4013      	ands	r3, r2
 8006556:	041a      	lsls	r2, r3, #16
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	43d9      	mvns	r1, r3
 800655c:	887b      	ldrh	r3, [r7, #2]
 800655e:	400b      	ands	r3, r1
 8006560:	431a      	orrs	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	619a      	str	r2, [r3, #24]
}
 8006566:	bf00      	nop
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
	...

08006574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	4603      	mov	r3, r0
 800657c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800657e:	4b08      	ldr	r3, [pc, #32]	; (80065a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006580:	695a      	ldr	r2, [r3, #20]
 8006582:	88fb      	ldrh	r3, [r7, #6]
 8006584:	4013      	ands	r3, r2
 8006586:	2b00      	cmp	r3, #0
 8006588:	d006      	beq.n	8006598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800658a:	4a05      	ldr	r2, [pc, #20]	; (80065a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800658c:	88fb      	ldrh	r3, [r7, #6]
 800658e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006590:	88fb      	ldrh	r3, [r7, #6]
 8006592:	4618      	mov	r0, r3
 8006594:	f7fc fd18 	bl	8002fc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006598:	bf00      	nop
 800659a:	3708      	adds	r7, #8
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	40013c00 	.word	0x40013c00

080065a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e12b      	b.n	800680e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d106      	bne.n	80065d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fd f99c 	bl	8003908 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2224      	movs	r2, #36	; 0x24
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 0201 	bic.w	r2, r2, #1
 80065e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006606:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006608:	f002 f9d2 	bl	80089b0 <HAL_RCC_GetPCLK1Freq>
 800660c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	4a81      	ldr	r2, [pc, #516]	; (8006818 <HAL_I2C_Init+0x274>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d807      	bhi.n	8006628 <HAL_I2C_Init+0x84>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	4a80      	ldr	r2, [pc, #512]	; (800681c <HAL_I2C_Init+0x278>)
 800661c:	4293      	cmp	r3, r2
 800661e:	bf94      	ite	ls
 8006620:	2301      	movls	r3, #1
 8006622:	2300      	movhi	r3, #0
 8006624:	b2db      	uxtb	r3, r3
 8006626:	e006      	b.n	8006636 <HAL_I2C_Init+0x92>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	4a7d      	ldr	r2, [pc, #500]	; (8006820 <HAL_I2C_Init+0x27c>)
 800662c:	4293      	cmp	r3, r2
 800662e:	bf94      	ite	ls
 8006630:	2301      	movls	r3, #1
 8006632:	2300      	movhi	r3, #0
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e0e7      	b.n	800680e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	4a78      	ldr	r2, [pc, #480]	; (8006824 <HAL_I2C_Init+0x280>)
 8006642:	fba2 2303 	umull	r2, r3, r2, r3
 8006646:	0c9b      	lsrs	r3, r3, #18
 8006648:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	430a      	orrs	r2, r1
 800665c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	4a6a      	ldr	r2, [pc, #424]	; (8006818 <HAL_I2C_Init+0x274>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d802      	bhi.n	8006678 <HAL_I2C_Init+0xd4>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	3301      	adds	r3, #1
 8006676:	e009      	b.n	800668c <HAL_I2C_Init+0xe8>
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800667e:	fb02 f303 	mul.w	r3, r2, r3
 8006682:	4a69      	ldr	r2, [pc, #420]	; (8006828 <HAL_I2C_Init+0x284>)
 8006684:	fba2 2303 	umull	r2, r3, r2, r3
 8006688:	099b      	lsrs	r3, r3, #6
 800668a:	3301      	adds	r3, #1
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6812      	ldr	r2, [r2, #0]
 8006690:	430b      	orrs	r3, r1
 8006692:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800669e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	495c      	ldr	r1, [pc, #368]	; (8006818 <HAL_I2C_Init+0x274>)
 80066a8:	428b      	cmp	r3, r1
 80066aa:	d819      	bhi.n	80066e0 <HAL_I2C_Init+0x13c>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	1e59      	subs	r1, r3, #1
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	005b      	lsls	r3, r3, #1
 80066b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80066ba:	1c59      	adds	r1, r3, #1
 80066bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80066c0:	400b      	ands	r3, r1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00a      	beq.n	80066dc <HAL_I2C_Init+0x138>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	1e59      	subs	r1, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	005b      	lsls	r3, r3, #1
 80066d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80066d4:	3301      	adds	r3, #1
 80066d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066da:	e051      	b.n	8006780 <HAL_I2C_Init+0x1dc>
 80066dc:	2304      	movs	r3, #4
 80066de:	e04f      	b.n	8006780 <HAL_I2C_Init+0x1dc>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d111      	bne.n	800670c <HAL_I2C_Init+0x168>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	1e58      	subs	r0, r3, #1
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6859      	ldr	r1, [r3, #4]
 80066f0:	460b      	mov	r3, r1
 80066f2:	005b      	lsls	r3, r3, #1
 80066f4:	440b      	add	r3, r1
 80066f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80066fa:	3301      	adds	r3, #1
 80066fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006700:	2b00      	cmp	r3, #0
 8006702:	bf0c      	ite	eq
 8006704:	2301      	moveq	r3, #1
 8006706:	2300      	movne	r3, #0
 8006708:	b2db      	uxtb	r3, r3
 800670a:	e012      	b.n	8006732 <HAL_I2C_Init+0x18e>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	1e58      	subs	r0, r3, #1
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6859      	ldr	r1, [r3, #4]
 8006714:	460b      	mov	r3, r1
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	440b      	add	r3, r1
 800671a:	0099      	lsls	r1, r3, #2
 800671c:	440b      	add	r3, r1
 800671e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006722:	3301      	adds	r3, #1
 8006724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006728:	2b00      	cmp	r3, #0
 800672a:	bf0c      	ite	eq
 800672c:	2301      	moveq	r3, #1
 800672e:	2300      	movne	r3, #0
 8006730:	b2db      	uxtb	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <HAL_I2C_Init+0x196>
 8006736:	2301      	movs	r3, #1
 8006738:	e022      	b.n	8006780 <HAL_I2C_Init+0x1dc>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d10e      	bne.n	8006760 <HAL_I2C_Init+0x1bc>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	1e58      	subs	r0, r3, #1
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6859      	ldr	r1, [r3, #4]
 800674a:	460b      	mov	r3, r1
 800674c:	005b      	lsls	r3, r3, #1
 800674e:	440b      	add	r3, r1
 8006750:	fbb0 f3f3 	udiv	r3, r0, r3
 8006754:	3301      	adds	r3, #1
 8006756:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800675a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800675e:	e00f      	b.n	8006780 <HAL_I2C_Init+0x1dc>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	1e58      	subs	r0, r3, #1
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6859      	ldr	r1, [r3, #4]
 8006768:	460b      	mov	r3, r1
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	440b      	add	r3, r1
 800676e:	0099      	lsls	r1, r3, #2
 8006770:	440b      	add	r3, r1
 8006772:	fbb0 f3f3 	udiv	r3, r0, r3
 8006776:	3301      	adds	r3, #1
 8006778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800677c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006780:	6879      	ldr	r1, [r7, #4]
 8006782:	6809      	ldr	r1, [r1, #0]
 8006784:	4313      	orrs	r3, r2
 8006786:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	69da      	ldr	r2, [r3, #28]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	431a      	orrs	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	430a      	orrs	r2, r1
 80067a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80067ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	6911      	ldr	r1, [r2, #16]
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	68d2      	ldr	r2, [r2, #12]
 80067ba:	4311      	orrs	r1, r2
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	430b      	orrs	r3, r1
 80067c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	695a      	ldr	r2, [r3, #20]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	431a      	orrs	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0201 	orr.w	r2, r2, #1
 80067ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	000186a0 	.word	0x000186a0
 800681c:	001e847f 	.word	0x001e847f
 8006820:	003d08ff 	.word	0x003d08ff
 8006824:	431bde83 	.word	0x431bde83
 8006828:	10624dd3 	.word	0x10624dd3

0800682c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b08c      	sub	sp, #48	; 0x30
 8006830:	af02      	add	r7, sp, #8
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	4608      	mov	r0, r1
 8006836:	4611      	mov	r1, r2
 8006838:	461a      	mov	r2, r3
 800683a:	4603      	mov	r3, r0
 800683c:	817b      	strh	r3, [r7, #10]
 800683e:	460b      	mov	r3, r1
 8006840:	813b      	strh	r3, [r7, #8]
 8006842:	4613      	mov	r3, r2
 8006844:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006846:	f7fd fcad 	bl	80041a4 <HAL_GetTick>
 800684a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006852:	b2db      	uxtb	r3, r3
 8006854:	2b20      	cmp	r3, #32
 8006856:	f040 8208 	bne.w	8006c6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800685a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	2319      	movs	r3, #25
 8006860:	2201      	movs	r2, #1
 8006862:	497b      	ldr	r1, [pc, #492]	; (8006a50 <HAL_I2C_Mem_Read+0x224>)
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f000 faef 	bl	8006e48 <I2C_WaitOnFlagUntilTimeout>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006870:	2302      	movs	r3, #2
 8006872:	e1fb      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800687a:	2b01      	cmp	r3, #1
 800687c:	d101      	bne.n	8006882 <HAL_I2C_Mem_Read+0x56>
 800687e:	2302      	movs	r3, #2
 8006880:	e1f4      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2201      	movs	r2, #1
 8006886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b01      	cmp	r3, #1
 8006896:	d007      	beq.n	80068a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f042 0201 	orr.w	r2, r2, #1
 80068a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2222      	movs	r2, #34	; 0x22
 80068bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2240      	movs	r2, #64	; 0x40
 80068c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80068d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	4a5b      	ldr	r2, [pc, #364]	; (8006a54 <HAL_I2C_Mem_Read+0x228>)
 80068e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068ea:	88f8      	ldrh	r0, [r7, #6]
 80068ec:	893a      	ldrh	r2, [r7, #8]
 80068ee:	8979      	ldrh	r1, [r7, #10]
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	9301      	str	r3, [sp, #4]
 80068f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	4603      	mov	r3, r0
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 f9bc 	bl	8006c78 <I2C_RequestMemoryRead>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e1b0      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800690e:	2b00      	cmp	r3, #0
 8006910:	d113      	bne.n	800693a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006912:	2300      	movs	r3, #0
 8006914:	623b      	str	r3, [r7, #32]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	623b      	str	r3, [r7, #32]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	623b      	str	r3, [r7, #32]
 8006926:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	e184      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693e:	2b01      	cmp	r3, #1
 8006940:	d11b      	bne.n	800697a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006950:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006952:	2300      	movs	r3, #0
 8006954:	61fb      	str	r3, [r7, #28]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	61fb      	str	r3, [r7, #28]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	61fb      	str	r3, [r7, #28]
 8006966:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	e164      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800697e:	2b02      	cmp	r3, #2
 8006980:	d11b      	bne.n	80069ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006990:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069a2:	2300      	movs	r3, #0
 80069a4:	61bb      	str	r3, [r7, #24]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	695b      	ldr	r3, [r3, #20]
 80069ac:	61bb      	str	r3, [r7, #24]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	61bb      	str	r3, [r7, #24]
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	e144      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069ba:	2300      	movs	r3, #0
 80069bc:	617b      	str	r3, [r7, #20]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	617b      	str	r3, [r7, #20]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80069d0:	e138      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	f200 80f1 	bhi.w	8006bbe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d123      	bne.n	8006a2c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069e8:	68f8      	ldr	r0, [r7, #12]
 80069ea:	f000 fb44 	bl	8007076 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d001      	beq.n	80069f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e139      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	691a      	ldr	r2, [r3, #16]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a02:	b2d2      	uxtb	r2, r2
 8006a04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0a:	1c5a      	adds	r2, r3, #1
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a14:	3b01      	subs	r3, #1
 8006a16:	b29a      	uxth	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a2a:	e10b      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d14e      	bne.n	8006ad2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	4906      	ldr	r1, [pc, #24]	; (8006a58 <HAL_I2C_Mem_Read+0x22c>)
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f000 fa02 	bl	8006e48 <I2C_WaitOnFlagUntilTimeout>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d008      	beq.n	8006a5c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e10e      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
 8006a4e:	bf00      	nop
 8006a50:	00100002 	.word	0x00100002
 8006a54:	ffff0000 	.word	0xffff0000
 8006a58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	691a      	ldr	r2, [r3, #16]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	b2d2      	uxtb	r2, r2
 8006a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	3b01      	subs	r3, #1
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	691a      	ldr	r2, [r3, #16]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa8:	b2d2      	uxtb	r2, r2
 8006aaa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab0:	1c5a      	adds	r2, r3, #1
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aba:	3b01      	subs	r3, #1
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ad0:	e0b8      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad4:	9300      	str	r3, [sp, #0]
 8006ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ad8:	2200      	movs	r2, #0
 8006ada:	4966      	ldr	r1, [pc, #408]	; (8006c74 <HAL_I2C_Mem_Read+0x448>)
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 f9b3 	bl	8006e48 <I2C_WaitOnFlagUntilTimeout>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d001      	beq.n	8006aec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e0bf      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006afa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	3b01      	subs	r3, #1
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b34:	2200      	movs	r2, #0
 8006b36:	494f      	ldr	r1, [pc, #316]	; (8006c74 <HAL_I2C_Mem_Read+0x448>)
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f000 f985 	bl	8006e48 <I2C_WaitOnFlagUntilTimeout>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d001      	beq.n	8006b48 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e091      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	691a      	ldr	r2, [r3, #16]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b62:	b2d2      	uxtb	r2, r2
 8006b64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6a:	1c5a      	adds	r2, r3, #1
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	3b01      	subs	r3, #1
 8006b84:	b29a      	uxth	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	691a      	ldr	r2, [r3, #16]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b94:	b2d2      	uxtb	r2, r2
 8006b96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9c:	1c5a      	adds	r2, r3, #1
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	b29a      	uxth	r2, r3
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	b29a      	uxth	r2, r3
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bbc:	e042      	b.n	8006c44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006bc2:	68f8      	ldr	r0, [r7, #12]
 8006bc4:	f000 fa57 	bl	8007076 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d001      	beq.n	8006bd2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e04c      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	691a      	ldr	r2, [r3, #16]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bdc:	b2d2      	uxtb	r2, r2
 8006bde:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be4:	1c5a      	adds	r2, r3, #1
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	f003 0304 	and.w	r3, r3, #4
 8006c0e:	2b04      	cmp	r3, #4
 8006c10:	d118      	bne.n	8006c44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1c:	b2d2      	uxtb	r2, r2
 8006c1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	1c5a      	adds	r2, r3, #1
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f47f aec2 	bne.w	80069d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	e000      	b.n	8006c6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006c6a:	2302      	movs	r3, #2
  }
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3728      	adds	r7, #40	; 0x28
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	00010004 	.word	0x00010004

08006c78 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b088      	sub	sp, #32
 8006c7c:	af02      	add	r7, sp, #8
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	4608      	mov	r0, r1
 8006c82:	4611      	mov	r1, r2
 8006c84:	461a      	mov	r2, r3
 8006c86:	4603      	mov	r3, r0
 8006c88:	817b      	strh	r3, [r7, #10]
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	813b      	strh	r3, [r7, #8]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ca0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	6a3b      	ldr	r3, [r7, #32]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f000 f8c2 	bl	8006e48 <I2C_WaitOnFlagUntilTimeout>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00d      	beq.n	8006ce6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cd8:	d103      	bne.n	8006ce2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ce0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e0aa      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ce6:	897b      	ldrh	r3, [r7, #10]
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	461a      	mov	r2, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006cf4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	6a3a      	ldr	r2, [r7, #32]
 8006cfa:	4952      	ldr	r1, [pc, #328]	; (8006e44 <I2C_RequestMemoryRead+0x1cc>)
 8006cfc:	68f8      	ldr	r0, [r7, #12]
 8006cfe:	f000 f8fa 	bl	8006ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d001      	beq.n	8006d0c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e097      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	617b      	str	r3, [r7, #20]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	617b      	str	r3, [r7, #20]
 8006d20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d24:	6a39      	ldr	r1, [r7, #32]
 8006d26:	68f8      	ldr	r0, [r7, #12]
 8006d28:	f000 f964 	bl	8006ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00d      	beq.n	8006d4e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	d107      	bne.n	8006d4a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e076      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d4e:	88fb      	ldrh	r3, [r7, #6]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d105      	bne.n	8006d60 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d54:	893b      	ldrh	r3, [r7, #8]
 8006d56:	b2da      	uxtb	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	611a      	str	r2, [r3, #16]
 8006d5e:	e021      	b.n	8006da4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d60:	893b      	ldrh	r3, [r7, #8]
 8006d62:	0a1b      	lsrs	r3, r3, #8
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	b2da      	uxtb	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d70:	6a39      	ldr	r1, [r7, #32]
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 f93e 	bl	8006ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00d      	beq.n	8006d9a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d107      	bne.n	8006d96 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e050      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d9a:	893b      	ldrh	r3, [r7, #8]
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006da6:	6a39      	ldr	r1, [r7, #32]
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f000 f923 	bl	8006ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d00d      	beq.n	8006dd0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	d107      	bne.n	8006dcc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e035      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dde:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de2:	9300      	str	r3, [sp, #0]
 8006de4:	6a3b      	ldr	r3, [r7, #32]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 f82b 	bl	8006e48 <I2C_WaitOnFlagUntilTimeout>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00d      	beq.n	8006e14 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e06:	d103      	bne.n	8006e10 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e013      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e14:	897b      	ldrh	r3, [r7, #10]
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	f043 0301 	orr.w	r3, r3, #1
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e26:	6a3a      	ldr	r2, [r7, #32]
 8006e28:	4906      	ldr	r1, [pc, #24]	; (8006e44 <I2C_RequestMemoryRead+0x1cc>)
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	f000 f863 	bl	8006ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e000      	b.n	8006e3c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e3a:	2300      	movs	r3, #0
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3718      	adds	r7, #24
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	00010002 	.word	0x00010002

08006e48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	603b      	str	r3, [r7, #0]
 8006e54:	4613      	mov	r3, r2
 8006e56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e58:	e025      	b.n	8006ea6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e60:	d021      	beq.n	8006ea6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e62:	f7fd f99f 	bl	80041a4 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	683a      	ldr	r2, [r7, #0]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d302      	bcc.n	8006e78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d116      	bne.n	8006ea6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e92:	f043 0220 	orr.w	r2, r3, #32
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e023      	b.n	8006eee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	0c1b      	lsrs	r3, r3, #16
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d10d      	bne.n	8006ecc <I2C_WaitOnFlagUntilTimeout+0x84>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	43da      	mvns	r2, r3
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	4013      	ands	r3, r2
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	bf0c      	ite	eq
 8006ec2:	2301      	moveq	r3, #1
 8006ec4:	2300      	movne	r3, #0
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	461a      	mov	r2, r3
 8006eca:	e00c      	b.n	8006ee6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	43da      	mvns	r2, r3
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	4013      	ands	r3, r2
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	bf0c      	ite	eq
 8006ede:	2301      	moveq	r3, #1
 8006ee0:	2300      	movne	r3, #0
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	79fb      	ldrb	r3, [r7, #7]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d0b6      	beq.n	8006e5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b084      	sub	sp, #16
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	60f8      	str	r0, [r7, #12]
 8006efe:	60b9      	str	r1, [r7, #8]
 8006f00:	607a      	str	r2, [r7, #4]
 8006f02:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f04:	e051      	b.n	8006faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f14:	d123      	bne.n	8006f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f24:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f2e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2220      	movs	r2, #32
 8006f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	f043 0204 	orr.w	r2, r3, #4
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e046      	b.n	8006fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f64:	d021      	beq.n	8006faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f66:	f7fd f91d 	bl	80041a4 <HAL_GetTick>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d302      	bcc.n	8006f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d116      	bne.n	8006faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2220      	movs	r2, #32
 8006f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f96:	f043 0220 	orr.w	r2, r3, #32
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e020      	b.n	8006fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	0c1b      	lsrs	r3, r3, #16
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d10c      	bne.n	8006fce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	43da      	mvns	r2, r3
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	bf14      	ite	ne
 8006fc6:	2301      	movne	r3, #1
 8006fc8:	2300      	moveq	r3, #0
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	e00b      	b.n	8006fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	43da      	mvns	r2, r3
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	4013      	ands	r3, r2
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	bf14      	ite	ne
 8006fe0:	2301      	movne	r3, #1
 8006fe2:	2300      	moveq	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d18d      	bne.n	8006f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	60f8      	str	r0, [r7, #12]
 8006ffc:	60b9      	str	r1, [r7, #8]
 8006ffe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007000:	e02d      	b.n	800705e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f000 f88d 	bl	8007122 <I2C_IsAcknowledgeFailed>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d001      	beq.n	8007012 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e02d      	b.n	800706e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007018:	d021      	beq.n	800705e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800701a:	f7fd f8c3 	bl	80041a4 <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	429a      	cmp	r2, r3
 8007028:	d302      	bcc.n	8007030 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d116      	bne.n	800705e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2220      	movs	r2, #32
 800703a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704a:	f043 0220 	orr.w	r2, r3, #32
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e007      	b.n	800706e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007068:	2b80      	cmp	r3, #128	; 0x80
 800706a:	d1ca      	bne.n	8007002 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b084      	sub	sp, #16
 800707a:	af00      	add	r7, sp, #0
 800707c:	60f8      	str	r0, [r7, #12]
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007082:	e042      	b.n	800710a <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	695b      	ldr	r3, [r3, #20]
 800708a:	f003 0310 	and.w	r3, r3, #16
 800708e:	2b10      	cmp	r3, #16
 8007090:	d119      	bne.n	80070c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f06f 0210 	mvn.w	r2, #16
 800709a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2220      	movs	r2, #32
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e029      	b.n	800711a <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070c6:	f7fd f86d 	bl	80041a4 <HAL_GetTick>
 80070ca:	4602      	mov	r2, r0
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d302      	bcc.n	80070dc <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d116      	bne.n	800710a <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2220      	movs	r2, #32
 80070e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f6:	f043 0220 	orr.w	r2, r3, #32
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e007      	b.n	800711a <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007114:	2b40      	cmp	r3, #64	; 0x40
 8007116:	d1b5      	bne.n	8007084 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007118:	2300      	movs	r3, #0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007122:	b480      	push	{r7}
 8007124:	b083      	sub	sp, #12
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007138:	d11b      	bne.n	8007172 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007142:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2220      	movs	r2, #32
 800714e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715e:	f043 0204 	orr.w	r2, r3, #4
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e000      	b.n	8007174 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007182:	b08f      	sub	sp, #60	; 0x3c
 8007184:	af0a      	add	r7, sp, #40	; 0x28
 8007186:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e116      	b.n	80073c0 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d106      	bne.n	80071b2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f008 f91f 	bl	800f3f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2203      	movs	r2, #3
 80071b6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d102      	bne.n	80071cc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4618      	mov	r0, r3
 80071d2:	f004 fc2e 	bl	800ba32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	603b      	str	r3, [r7, #0]
 80071dc:	687e      	ldr	r6, [r7, #4]
 80071de:	466d      	mov	r5, sp
 80071e0:	f106 0410 	add.w	r4, r6, #16
 80071e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80071e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80071ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80071f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80071f4:	1d33      	adds	r3, r6, #4
 80071f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80071f8:	6838      	ldr	r0, [r7, #0]
 80071fa:	f004 fb05 	bl	800b808 <USB_CoreInit>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d005      	beq.n	8007210 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e0d7      	b.n	80073c0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2100      	movs	r1, #0
 8007216:	4618      	mov	r0, r3
 8007218:	f004 fc1c 	bl	800ba54 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800721c:	2300      	movs	r3, #0
 800721e:	73fb      	strb	r3, [r7, #15]
 8007220:	e04a      	b.n	80072b8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007222:	7bfa      	ldrb	r2, [r7, #15]
 8007224:	6879      	ldr	r1, [r7, #4]
 8007226:	4613      	mov	r3, r2
 8007228:	00db      	lsls	r3, r3, #3
 800722a:	4413      	add	r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	440b      	add	r3, r1
 8007230:	333d      	adds	r3, #61	; 0x3d
 8007232:	2201      	movs	r2, #1
 8007234:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007236:	7bfa      	ldrb	r2, [r7, #15]
 8007238:	6879      	ldr	r1, [r7, #4]
 800723a:	4613      	mov	r3, r2
 800723c:	00db      	lsls	r3, r3, #3
 800723e:	4413      	add	r3, r2
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	440b      	add	r3, r1
 8007244:	333c      	adds	r3, #60	; 0x3c
 8007246:	7bfa      	ldrb	r2, [r7, #15]
 8007248:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800724a:	7bfa      	ldrb	r2, [r7, #15]
 800724c:	7bfb      	ldrb	r3, [r7, #15]
 800724e:	b298      	uxth	r0, r3
 8007250:	6879      	ldr	r1, [r7, #4]
 8007252:	4613      	mov	r3, r2
 8007254:	00db      	lsls	r3, r3, #3
 8007256:	4413      	add	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	440b      	add	r3, r1
 800725c:	3344      	adds	r3, #68	; 0x44
 800725e:	4602      	mov	r2, r0
 8007260:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007262:	7bfa      	ldrb	r2, [r7, #15]
 8007264:	6879      	ldr	r1, [r7, #4]
 8007266:	4613      	mov	r3, r2
 8007268:	00db      	lsls	r3, r3, #3
 800726a:	4413      	add	r3, r2
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	440b      	add	r3, r1
 8007270:	3340      	adds	r3, #64	; 0x40
 8007272:	2200      	movs	r2, #0
 8007274:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007276:	7bfa      	ldrb	r2, [r7, #15]
 8007278:	6879      	ldr	r1, [r7, #4]
 800727a:	4613      	mov	r3, r2
 800727c:	00db      	lsls	r3, r3, #3
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	440b      	add	r3, r1
 8007284:	3348      	adds	r3, #72	; 0x48
 8007286:	2200      	movs	r2, #0
 8007288:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800728a:	7bfa      	ldrb	r2, [r7, #15]
 800728c:	6879      	ldr	r1, [r7, #4]
 800728e:	4613      	mov	r3, r2
 8007290:	00db      	lsls	r3, r3, #3
 8007292:	4413      	add	r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	440b      	add	r3, r1
 8007298:	334c      	adds	r3, #76	; 0x4c
 800729a:	2200      	movs	r2, #0
 800729c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800729e:	7bfa      	ldrb	r2, [r7, #15]
 80072a0:	6879      	ldr	r1, [r7, #4]
 80072a2:	4613      	mov	r3, r2
 80072a4:	00db      	lsls	r3, r3, #3
 80072a6:	4413      	add	r3, r2
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	440b      	add	r3, r1
 80072ac:	3354      	adds	r3, #84	; 0x54
 80072ae:	2200      	movs	r2, #0
 80072b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072b2:	7bfb      	ldrb	r3, [r7, #15]
 80072b4:	3301      	adds	r3, #1
 80072b6:	73fb      	strb	r3, [r7, #15]
 80072b8:	7bfa      	ldrb	r2, [r7, #15]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d3af      	bcc.n	8007222 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072c2:	2300      	movs	r3, #0
 80072c4:	73fb      	strb	r3, [r7, #15]
 80072c6:	e044      	b.n	8007352 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80072c8:	7bfa      	ldrb	r2, [r7, #15]
 80072ca:	6879      	ldr	r1, [r7, #4]
 80072cc:	4613      	mov	r3, r2
 80072ce:	00db      	lsls	r3, r3, #3
 80072d0:	4413      	add	r3, r2
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	440b      	add	r3, r1
 80072d6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80072de:	7bfa      	ldrb	r2, [r7, #15]
 80072e0:	6879      	ldr	r1, [r7, #4]
 80072e2:	4613      	mov	r3, r2
 80072e4:	00db      	lsls	r3, r3, #3
 80072e6:	4413      	add	r3, r2
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	440b      	add	r3, r1
 80072ec:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80072f0:	7bfa      	ldrb	r2, [r7, #15]
 80072f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80072f4:	7bfa      	ldrb	r2, [r7, #15]
 80072f6:	6879      	ldr	r1, [r7, #4]
 80072f8:	4613      	mov	r3, r2
 80072fa:	00db      	lsls	r3, r3, #3
 80072fc:	4413      	add	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	440b      	add	r3, r1
 8007302:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007306:	2200      	movs	r2, #0
 8007308:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800730a:	7bfa      	ldrb	r2, [r7, #15]
 800730c:	6879      	ldr	r1, [r7, #4]
 800730e:	4613      	mov	r3, r2
 8007310:	00db      	lsls	r3, r3, #3
 8007312:	4413      	add	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	440b      	add	r3, r1
 8007318:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800731c:	2200      	movs	r2, #0
 800731e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007320:	7bfa      	ldrb	r2, [r7, #15]
 8007322:	6879      	ldr	r1, [r7, #4]
 8007324:	4613      	mov	r3, r2
 8007326:	00db      	lsls	r3, r3, #3
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	440b      	add	r3, r1
 800732e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007336:	7bfa      	ldrb	r2, [r7, #15]
 8007338:	6879      	ldr	r1, [r7, #4]
 800733a:	4613      	mov	r3, r2
 800733c:	00db      	lsls	r3, r3, #3
 800733e:	4413      	add	r3, r2
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	440b      	add	r3, r1
 8007344:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007348:	2200      	movs	r2, #0
 800734a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800734c:	7bfb      	ldrb	r3, [r7, #15]
 800734e:	3301      	adds	r3, #1
 8007350:	73fb      	strb	r3, [r7, #15]
 8007352:	7bfa      	ldrb	r2, [r7, #15]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	429a      	cmp	r2, r3
 800735a:	d3b5      	bcc.n	80072c8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	603b      	str	r3, [r7, #0]
 8007362:	687e      	ldr	r6, [r7, #4]
 8007364:	466d      	mov	r5, sp
 8007366:	f106 0410 	add.w	r4, r6, #16
 800736a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800736c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800736e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007370:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007372:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007376:	e885 0003 	stmia.w	r5, {r0, r1}
 800737a:	1d33      	adds	r3, r6, #4
 800737c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800737e:	6838      	ldr	r0, [r7, #0]
 8007380:	f004 fbb4 	bl	800baec <USB_DevInit>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d005      	beq.n	8007396 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e014      	b.n	80073c0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d102      	bne.n	80073b4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f001 f98c 	bl	80086cc <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f005 fcf6 	bl	800cdaa <USB_DevDisconnect>

  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080073c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_PCD_Start+0x1c>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e020      	b.n	8007426 <HAL_PCD_Start+0x5e>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d109      	bne.n	8007408 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d005      	beq.n	8007408 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007400:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4618      	mov	r0, r3
 800740e:	f004 faff 	bl	800ba10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4618      	mov	r0, r3
 8007418:	f005 fca6 	bl	800cd68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3710      	adds	r7, #16
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800742e:	b590      	push	{r4, r7, lr}
 8007430:	b08d      	sub	sp, #52	; 0x34
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4618      	mov	r0, r3
 8007446:	f005 fd64 	bl	800cf12 <USB_GetMode>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	f040 84b7 	bne.w	8007dc0 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4618      	mov	r0, r3
 8007458:	f005 fcc8 	bl	800cdec <USB_ReadInterrupts>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 84ad 	beq.w	8007dbe <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	0a1b      	lsrs	r3, r3, #8
 800746e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4618      	mov	r0, r3
 800747e:	f005 fcb5 	bl	800cdec <USB_ReadInterrupts>
 8007482:	4603      	mov	r3, r0
 8007484:	f003 0302 	and.w	r3, r3, #2
 8007488:	2b02      	cmp	r3, #2
 800748a:	d107      	bne.n	800749c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	695a      	ldr	r2, [r3, #20]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f002 0202 	and.w	r2, r2, #2
 800749a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4618      	mov	r0, r3
 80074a2:	f005 fca3 	bl	800cdec <USB_ReadInterrupts>
 80074a6:	4603      	mov	r3, r0
 80074a8:	f003 0310 	and.w	r3, r3, #16
 80074ac:	2b10      	cmp	r3, #16
 80074ae:	d161      	bne.n	8007574 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	699a      	ldr	r2, [r3, #24]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f022 0210 	bic.w	r2, r2, #16
 80074be:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	6a1b      	ldr	r3, [r3, #32]
 80074c4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	f003 020f 	and.w	r2, r3, #15
 80074cc:	4613      	mov	r3, r2
 80074ce:	00db      	lsls	r3, r3, #3
 80074d0:	4413      	add	r3, r2
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	4413      	add	r3, r2
 80074dc:	3304      	adds	r3, #4
 80074de:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	0c5b      	lsrs	r3, r3, #17
 80074e4:	f003 030f 	and.w	r3, r3, #15
 80074e8:	2b02      	cmp	r3, #2
 80074ea:	d124      	bne.n	8007536 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80074ec:	69ba      	ldr	r2, [r7, #24]
 80074ee:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80074f2:	4013      	ands	r3, r2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d035      	beq.n	8007564 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80074fc:	69bb      	ldr	r3, [r7, #24]
 80074fe:	091b      	lsrs	r3, r3, #4
 8007500:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007502:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007506:	b29b      	uxth	r3, r3
 8007508:	461a      	mov	r2, r3
 800750a:	6a38      	ldr	r0, [r7, #32]
 800750c:	f005 fada 	bl	800cac4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	691a      	ldr	r2, [r3, #16]
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	091b      	lsrs	r3, r3, #4
 8007518:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800751c:	441a      	add	r2, r3
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	6a1a      	ldr	r2, [r3, #32]
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	091b      	lsrs	r3, r3, #4
 800752a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800752e:	441a      	add	r2, r3
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	621a      	str	r2, [r3, #32]
 8007534:	e016      	b.n	8007564 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	0c5b      	lsrs	r3, r3, #17
 800753a:	f003 030f 	and.w	r3, r3, #15
 800753e:	2b06      	cmp	r3, #6
 8007540:	d110      	bne.n	8007564 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007548:	2208      	movs	r2, #8
 800754a:	4619      	mov	r1, r3
 800754c:	6a38      	ldr	r0, [r7, #32]
 800754e:	f005 fab9 	bl	800cac4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	6a1a      	ldr	r2, [r3, #32]
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	091b      	lsrs	r3, r3, #4
 800755a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800755e:	441a      	add	r2, r3
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	699a      	ldr	r2, [r3, #24]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f042 0210 	orr.w	r2, r2, #16
 8007572:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4618      	mov	r0, r3
 800757a:	f005 fc37 	bl	800cdec <USB_ReadInterrupts>
 800757e:	4603      	mov	r3, r0
 8007580:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007584:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007588:	f040 80a7 	bne.w	80076da <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800758c:	2300      	movs	r3, #0
 800758e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4618      	mov	r0, r3
 8007596:	f005 fc3c 	bl	800ce12 <USB_ReadDevAllOutEpInterrupt>
 800759a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800759c:	e099      	b.n	80076d2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800759e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a0:	f003 0301 	and.w	r3, r3, #1
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 808e 	beq.w	80076c6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b0:	b2d2      	uxtb	r2, r2
 80075b2:	4611      	mov	r1, r2
 80075b4:	4618      	mov	r0, r3
 80075b6:	f005 fc60 	bl	800ce7a <USB_ReadDevOutEPInterrupt>
 80075ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00c      	beq.n	80075e0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80075c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c8:	015a      	lsls	r2, r3, #5
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	4413      	add	r3, r2
 80075ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d2:	461a      	mov	r2, r3
 80075d4:	2301      	movs	r3, #1
 80075d6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80075d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 fef0 	bl	80083c0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	f003 0308 	and.w	r3, r3, #8
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00c      	beq.n	8007604 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80075ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ec:	015a      	lsls	r2, r3, #5
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	4413      	add	r3, r2
 80075f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f6:	461a      	mov	r2, r3
 80075f8:	2308      	movs	r3, #8
 80075fa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80075fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 ffc6 	bl	8008590 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	f003 0310 	and.w	r3, r3, #16
 800760a:	2b00      	cmp	r3, #0
 800760c:	d008      	beq.n	8007620 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800760e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007610:	015a      	lsls	r2, r3, #5
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	4413      	add	r3, r2
 8007616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800761a:	461a      	mov	r2, r3
 800761c:	2310      	movs	r3, #16
 800761e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d030      	beq.n	800768c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	695b      	ldr	r3, [r3, #20]
 800762e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007632:	2b80      	cmp	r3, #128	; 0x80
 8007634:	d109      	bne.n	800764a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	69fa      	ldr	r2, [r7, #28]
 8007640:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007644:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007648:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800764a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800764c:	4613      	mov	r3, r2
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	4413      	add	r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	4413      	add	r3, r2
 800765c:	3304      	adds	r3, #4
 800765e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	78db      	ldrb	r3, [r3, #3]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d108      	bne.n	800767a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	2200      	movs	r2, #0
 800766c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	b2db      	uxtb	r3, r3
 8007672:	4619      	mov	r1, r3
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f007 ffef 	bl	800f658 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800767a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	4413      	add	r3, r2
 8007682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007686:	461a      	mov	r2, r3
 8007688:	2302      	movs	r3, #2
 800768a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	f003 0320 	and.w	r3, r3, #32
 8007692:	2b00      	cmp	r3, #0
 8007694:	d008      	beq.n	80076a8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007698:	015a      	lsls	r2, r3, #5
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	4413      	add	r3, r2
 800769e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076a2:	461a      	mov	r2, r3
 80076a4:	2320      	movs	r3, #32
 80076a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d009      	beq.n	80076c6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80076b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b4:	015a      	lsls	r2, r3, #5
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	4413      	add	r3, r2
 80076ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076be:	461a      	mov	r2, r3
 80076c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80076c4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80076c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c8:	3301      	adds	r3, #1
 80076ca:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80076cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ce:	085b      	lsrs	r3, r3, #1
 80076d0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80076d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f47f af62 	bne.w	800759e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4618      	mov	r0, r3
 80076e0:	f005 fb84 	bl	800cdec <USB_ReadInterrupts>
 80076e4:	4603      	mov	r3, r0
 80076e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80076ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80076ee:	f040 80db 	bne.w	80078a8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4618      	mov	r0, r3
 80076f8:	f005 fba5 	bl	800ce46 <USB_ReadDevAllInEpInterrupt>
 80076fc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80076fe:	2300      	movs	r3, #0
 8007700:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007702:	e0cd      	b.n	80078a0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 80c2 	beq.w	8007894 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007716:	b2d2      	uxtb	r2, r2
 8007718:	4611      	mov	r1, r2
 800771a:	4618      	mov	r0, r3
 800771c:	f005 fbcb 	bl	800ceb6 <USB_ReadDevInEPInterrupt>
 8007720:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b00      	cmp	r3, #0
 800772a:	d057      	beq.n	80077dc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	f003 030f 	and.w	r3, r3, #15
 8007732:	2201      	movs	r2, #1
 8007734:	fa02 f303 	lsl.w	r3, r2, r3
 8007738:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007740:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	43db      	mvns	r3, r3
 8007746:	69f9      	ldr	r1, [r7, #28]
 8007748:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800774c:	4013      	ands	r3, r2
 800774e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	4413      	add	r3, r2
 8007758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800775c:	461a      	mov	r2, r3
 800775e:	2301      	movs	r3, #1
 8007760:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d132      	bne.n	80077d0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800776a:	6879      	ldr	r1, [r7, #4]
 800776c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800776e:	4613      	mov	r3, r2
 8007770:	00db      	lsls	r3, r3, #3
 8007772:	4413      	add	r3, r2
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	440b      	add	r3, r1
 8007778:	334c      	adds	r3, #76	; 0x4c
 800777a:	6819      	ldr	r1, [r3, #0]
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007780:	4613      	mov	r3, r2
 8007782:	00db      	lsls	r3, r3, #3
 8007784:	4413      	add	r3, r2
 8007786:	009b      	lsls	r3, r3, #2
 8007788:	4403      	add	r3, r0
 800778a:	3348      	adds	r3, #72	; 0x48
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4419      	add	r1, r3
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007794:	4613      	mov	r3, r2
 8007796:	00db      	lsls	r3, r3, #3
 8007798:	4413      	add	r3, r2
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4403      	add	r3, r0
 800779e:	334c      	adds	r3, #76	; 0x4c
 80077a0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80077a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d113      	bne.n	80077d0 <HAL_PCD_IRQHandler+0x3a2>
 80077a8:	6879      	ldr	r1, [r7, #4]
 80077aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ac:	4613      	mov	r3, r2
 80077ae:	00db      	lsls	r3, r3, #3
 80077b0:	4413      	add	r3, r2
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	440b      	add	r3, r1
 80077b6:	3354      	adds	r3, #84	; 0x54
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d108      	bne.n	80077d0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6818      	ldr	r0, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80077c8:	461a      	mov	r2, r3
 80077ca:	2101      	movs	r1, #1
 80077cc:	f005 fbd2 	bl	800cf74 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	4619      	mov	r1, r3
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f007 feb9 	bl	800f54e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	f003 0308 	and.w	r3, r3, #8
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d008      	beq.n	80077f8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80077e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e8:	015a      	lsls	r2, r3, #5
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077f2:	461a      	mov	r2, r3
 80077f4:	2308      	movs	r3, #8
 80077f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f003 0310 	and.w	r3, r3, #16
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d008      	beq.n	8007814 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007804:	015a      	lsls	r2, r3, #5
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	4413      	add	r3, r2
 800780a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800780e:	461a      	mov	r2, r3
 8007810:	2310      	movs	r3, #16
 8007812:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781a:	2b00      	cmp	r3, #0
 800781c:	d008      	beq.n	8007830 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800781e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007820:	015a      	lsls	r2, r3, #5
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	4413      	add	r3, r2
 8007826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800782a:	461a      	mov	r2, r3
 800782c:	2340      	movs	r3, #64	; 0x40
 800782e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f003 0302 	and.w	r3, r3, #2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d023      	beq.n	8007882 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800783a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800783c:	6a38      	ldr	r0, [r7, #32]
 800783e:	f004 fab3 	bl	800bda8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007844:	4613      	mov	r3, r2
 8007846:	00db      	lsls	r3, r3, #3
 8007848:	4413      	add	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	3338      	adds	r3, #56	; 0x38
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	4413      	add	r3, r2
 8007852:	3304      	adds	r3, #4
 8007854:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	78db      	ldrb	r3, [r3, #3]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d108      	bne.n	8007870 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	2200      	movs	r2, #0
 8007862:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	b2db      	uxtb	r3, r3
 8007868:	4619      	mov	r1, r3
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f007 ff06 	bl	800f67c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007872:	015a      	lsls	r2, r3, #5
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	4413      	add	r3, r2
 8007878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800787c:	461a      	mov	r2, r3
 800787e:	2302      	movs	r3, #2
 8007880:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800788c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fd08 	bl	80082a4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007896:	3301      	adds	r3, #1
 8007898:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800789a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789c:	085b      	lsrs	r3, r3, #1
 800789e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80078a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f47f af2e 	bne.w	8007704 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4618      	mov	r0, r3
 80078ae:	f005 fa9d 	bl	800cdec <USB_ReadInterrupts>
 80078b2:	4603      	mov	r3, r0
 80078b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80078b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078bc:	d122      	bne.n	8007904 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	69fa      	ldr	r2, [r7, #28]
 80078c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80078cc:	f023 0301 	bic.w	r3, r3, #1
 80078d0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d108      	bne.n	80078ee <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80078e4:	2100      	movs	r1, #0
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 ff14 	bl	8008714 <HAL_PCDEx_LPM_Callback>
 80078ec:	e002      	b.n	80078f4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f007 fea4 	bl	800f63c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695a      	ldr	r2, [r3, #20]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007902:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4618      	mov	r0, r3
 800790a:	f005 fa6f 	bl	800cdec <USB_ReadInterrupts>
 800790e:	4603      	mov	r3, r0
 8007910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007914:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007918:	d112      	bne.n	8007940 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 0301 	and.w	r3, r3, #1
 8007926:	2b01      	cmp	r3, #1
 8007928:	d102      	bne.n	8007930 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f007 fe60 	bl	800f5f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695a      	ldr	r2, [r3, #20]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800793e:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4618      	mov	r0, r3
 8007946:	f005 fa51 	bl	800cdec <USB_ReadInterrupts>
 800794a:	4603      	mov	r3, r0
 800794c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007950:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007954:	d121      	bne.n	800799a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	695a      	ldr	r2, [r3, #20]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8007964:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800796c:	2b00      	cmp	r3, #0
 800796e:	d111      	bne.n	8007994 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800797e:	089b      	lsrs	r3, r3, #2
 8007980:	f003 020f 	and.w	r2, r3, #15
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800798a:	2101      	movs	r1, #1
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 fec1 	bl	8008714 <HAL_PCDEx_LPM_Callback>
 8007992:	e002      	b.n	800799a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f007 fe2b 	bl	800f5f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4618      	mov	r0, r3
 80079a0:	f005 fa24 	bl	800cdec <USB_ReadInterrupts>
 80079a4:	4603      	mov	r3, r0
 80079a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80079aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ae:	f040 80b7 	bne.w	8007b20 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	69fa      	ldr	r2, [r7, #28]
 80079bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079c0:	f023 0301 	bic.w	r3, r3, #1
 80079c4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2110      	movs	r1, #16
 80079cc:	4618      	mov	r0, r3
 80079ce:	f004 f9eb 	bl	800bda8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079d2:	2300      	movs	r3, #0
 80079d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079d6:	e046      	b.n	8007a66 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80079d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079da:	015a      	lsls	r2, r3, #5
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	4413      	add	r3, r2
 80079e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e4:	461a      	mov	r2, r3
 80079e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80079ea:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80079ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ee:	015a      	lsls	r2, r3, #5
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	4413      	add	r3, r2
 80079f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079fc:	0151      	lsls	r1, r2, #5
 80079fe:	69fa      	ldr	r2, [r7, #28]
 8007a00:	440a      	add	r2, r1
 8007a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a0e:	015a      	lsls	r2, r3, #5
 8007a10:	69fb      	ldr	r3, [r7, #28]
 8007a12:	4413      	add	r3, r2
 8007a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a18:	461a      	mov	r2, r3
 8007a1a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a1e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a22:	015a      	lsls	r2, r3, #5
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	4413      	add	r3, r2
 8007a28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a30:	0151      	lsls	r1, r2, #5
 8007a32:	69fa      	ldr	r2, [r7, #28]
 8007a34:	440a      	add	r2, r1
 8007a36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a3e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a42:	015a      	lsls	r2, r3, #5
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	4413      	add	r3, r2
 8007a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a50:	0151      	lsls	r1, r2, #5
 8007a52:	69fa      	ldr	r2, [r7, #28]
 8007a54:	440a      	add	r2, r1
 8007a56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007a5e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a62:	3301      	adds	r3, #1
 8007a64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d3b3      	bcc.n	80079d8 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a76:	69db      	ldr	r3, [r3, #28]
 8007a78:	69fa      	ldr	r2, [r7, #28]
 8007a7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a7e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007a82:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d016      	beq.n	8007aba <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a96:	69fa      	ldr	r2, [r7, #28]
 8007a98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a9c:	f043 030b 	orr.w	r3, r3, #11
 8007aa0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aac:	69fa      	ldr	r2, [r7, #28]
 8007aae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ab2:	f043 030b 	orr.w	r3, r3, #11
 8007ab6:	6453      	str	r3, [r2, #68]	; 0x44
 8007ab8:	e015      	b.n	8007ae6 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ac0:	695b      	ldr	r3, [r3, #20]
 8007ac2:	69fa      	ldr	r2, [r7, #28]
 8007ac4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ac8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007acc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007ad0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	69fa      	ldr	r2, [r7, #28]
 8007adc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ae0:	f043 030b 	orr.w	r3, r3, #11
 8007ae4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007af4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007af8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6818      	ldr	r0, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	691b      	ldr	r3, [r3, #16]
 8007b02:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	f005 fa32 	bl	800cf74 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	695a      	ldr	r2, [r3, #20]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007b1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4618      	mov	r0, r3
 8007b26:	f005 f961 	bl	800cdec <USB_ReadInterrupts>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b34:	d124      	bne.n	8007b80 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f005 f9f7 	bl	800cf2e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4618      	mov	r0, r3
 8007b46:	f004 f9ac 	bl	800bea2 <USB_GetDevSpeed>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681c      	ldr	r4, [r3, #0]
 8007b56:	f000 ff1f 	bl	8008998 <HAL_RCC_GetHCLKFreq>
 8007b5a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	461a      	mov	r2, r3
 8007b64:	4620      	mov	r0, r4
 8007b66:	f003 feb1 	bl	800b8cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f007 fd17 	bl	800f59e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	695a      	ldr	r2, [r3, #20]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007b7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4618      	mov	r0, r3
 8007b86:	f005 f931 	bl	800cdec <USB_ReadInterrupts>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	f003 0308 	and.w	r3, r3, #8
 8007b90:	2b08      	cmp	r3, #8
 8007b92:	d10a      	bne.n	8007baa <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f007 fcf4 	bl	800f582 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	695a      	ldr	r2, [r3, #20]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f002 0208 	and.w	r2, r2, #8
 8007ba8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f005 f91c 	bl	800cdec <USB_ReadInterrupts>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bba:	2b80      	cmp	r3, #128	; 0x80
 8007bbc:	d122      	bne.n	8007c04 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007bbe:	6a3b      	ldr	r3, [r7, #32]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bc6:	6a3b      	ldr	r3, [r7, #32]
 8007bc8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007bca:	2301      	movs	r3, #1
 8007bcc:	627b      	str	r3, [r7, #36]	; 0x24
 8007bce:	e014      	b.n	8007bfa <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007bd0:	6879      	ldr	r1, [r7, #4]
 8007bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bd4:	4613      	mov	r3, r2
 8007bd6:	00db      	lsls	r3, r3, #3
 8007bd8:	4413      	add	r3, r2
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	440b      	add	r3, r1
 8007bde:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d105      	bne.n	8007bf4 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	4619      	mov	r1, r3
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fb27 	bl	8008242 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d3e5      	bcc.n	8007bd0 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f005 f8ef 	bl	800cdec <USB_ReadInterrupts>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c18:	d13b      	bne.n	8007c92 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c1e:	e02b      	b.n	8007c78 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	015a      	lsls	r2, r3, #5
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	4413      	add	r3, r2
 8007c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007c30:	6879      	ldr	r1, [r7, #4]
 8007c32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c34:	4613      	mov	r3, r2
 8007c36:	00db      	lsls	r3, r3, #3
 8007c38:	4413      	add	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	440b      	add	r3, r1
 8007c3e:	3340      	adds	r3, #64	; 0x40
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d115      	bne.n	8007c72 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007c46:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	da12      	bge.n	8007c72 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007c4c:	6879      	ldr	r1, [r7, #4]
 8007c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c50:	4613      	mov	r3, r2
 8007c52:	00db      	lsls	r3, r3, #3
 8007c54:	4413      	add	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	440b      	add	r3, r1
 8007c5a:	333f      	adds	r3, #63	; 0x3f
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 fae8 	bl	8008242 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c74:	3301      	adds	r3, #1
 8007c76:	627b      	str	r3, [r7, #36]	; 0x24
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d3ce      	bcc.n	8007c20 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	695a      	ldr	r2, [r3, #20]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4618      	mov	r0, r3
 8007c98:	f005 f8a8 	bl	800cdec <USB_ReadInterrupts>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ca2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ca6:	d155      	bne.n	8007d54 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007ca8:	2301      	movs	r3, #1
 8007caa:	627b      	str	r3, [r7, #36]	; 0x24
 8007cac:	e045      	b.n	8007d3a <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb0:	015a      	lsls	r2, r3, #5
 8007cb2:	69fb      	ldr	r3, [r7, #28]
 8007cb4:	4413      	add	r3, r2
 8007cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007cbe:	6879      	ldr	r1, [r7, #4]
 8007cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	4413      	add	r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	440b      	add	r3, r1
 8007ccc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d12e      	bne.n	8007d34 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007cd6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	da2b      	bge.n	8007d34 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007cdc:	69bb      	ldr	r3, [r7, #24]
 8007cde:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8007ce8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d121      	bne.n	8007d34 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007cf0:	6879      	ldr	r1, [r7, #4]
 8007cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	00db      	lsls	r3, r3, #3
 8007cf8:	4413      	add	r3, r2
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	440b      	add	r3, r1
 8007cfe:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007d02:	2201      	movs	r2, #1
 8007d04:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007d06:	6a3b      	ldr	r3, [r7, #32]
 8007d08:	699b      	ldr	r3, [r3, #24]
 8007d0a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007d0e:	6a3b      	ldr	r3, [r7, #32]
 8007d10:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007d12:	6a3b      	ldr	r3, [r7, #32]
 8007d14:	695b      	ldr	r3, [r3, #20]
 8007d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d10a      	bne.n	8007d34 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	69fa      	ldr	r2, [r7, #28]
 8007d28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d30:	6053      	str	r3, [r2, #4]
            break;
 8007d32:	e007      	b.n	8007d44 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d36:	3301      	adds	r3, #1
 8007d38:	627b      	str	r3, [r7, #36]	; 0x24
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d3b4      	bcc.n	8007cae <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	695a      	ldr	r2, [r3, #20]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007d52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f005 f847 	bl	800cdec <USB_ReadInterrupts>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d68:	d10a      	bne.n	8007d80 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f007 fc98 	bl	800f6a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695a      	ldr	r2, [r3, #20]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007d7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4618      	mov	r0, r3
 8007d86:	f005 f831 	bl	800cdec <USB_ReadInterrupts>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	f003 0304 	and.w	r3, r3, #4
 8007d90:	2b04      	cmp	r3, #4
 8007d92:	d115      	bne.n	8007dc0 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007d9c:	69bb      	ldr	r3, [r7, #24]
 8007d9e:	f003 0304 	and.w	r3, r3, #4
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d002      	beq.n	8007dac <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f007 fc88 	bl	800f6bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	6859      	ldr	r1, [r3, #4]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	69ba      	ldr	r2, [r7, #24]
 8007db8:	430a      	orrs	r2, r1
 8007dba:	605a      	str	r2, [r3, #4]
 8007dbc:	e000      	b.n	8007dc0 <HAL_PCD_IRQHandler+0x992>
      return;
 8007dbe:	bf00      	nop
    }
  }
}
 8007dc0:	3734      	adds	r7, #52	; 0x34
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd90      	pop	{r4, r7, pc}

08007dc6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b082      	sub	sp, #8
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
 8007dce:	460b      	mov	r3, r1
 8007dd0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d101      	bne.n	8007de0 <HAL_PCD_SetAddress+0x1a>
 8007ddc:	2302      	movs	r3, #2
 8007dde:	e013      	b.n	8007e08 <HAL_PCD_SetAddress+0x42>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	78fa      	ldrb	r2, [r7, #3]
 8007dec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	78fa      	ldrb	r2, [r7, #3]
 8007df6:	4611      	mov	r1, r2
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f004 ff8f 	bl	800cd1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	4608      	mov	r0, r1
 8007e1a:	4611      	mov	r1, r2
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	4603      	mov	r3, r0
 8007e20:	70fb      	strb	r3, [r7, #3]
 8007e22:	460b      	mov	r3, r1
 8007e24:	803b      	strh	r3, [r7, #0]
 8007e26:	4613      	mov	r3, r2
 8007e28:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007e2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	da0f      	bge.n	8007e56 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e36:	78fb      	ldrb	r3, [r7, #3]
 8007e38:	f003 020f 	and.w	r2, r3, #15
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	00db      	lsls	r3, r3, #3
 8007e40:	4413      	add	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	3338      	adds	r3, #56	; 0x38
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	4413      	add	r3, r2
 8007e4a:	3304      	adds	r3, #4
 8007e4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2201      	movs	r2, #1
 8007e52:	705a      	strb	r2, [r3, #1]
 8007e54:	e00f      	b.n	8007e76 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e56:	78fb      	ldrb	r3, [r7, #3]
 8007e58:	f003 020f 	and.w	r2, r3, #15
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	00db      	lsls	r3, r3, #3
 8007e60:	4413      	add	r3, r2
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007e76:	78fb      	ldrb	r3, [r7, #3]
 8007e78:	f003 030f 	and.w	r3, r3, #15
 8007e7c:	b2da      	uxtb	r2, r3
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007e82:	883a      	ldrh	r2, [r7, #0]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	78ba      	ldrb	r2, [r7, #2]
 8007e8c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	785b      	ldrb	r3, [r3, #1]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d004      	beq.n	8007ea0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007ea0:	78bb      	ldrb	r3, [r7, #2]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d102      	bne.n	8007eac <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d101      	bne.n	8007eba <HAL_PCD_EP_Open+0xaa>
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	e00e      	b.n	8007ed8 <HAL_PCD_EP_Open+0xc8>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68f9      	ldr	r1, [r7, #12]
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f004 f80f 	bl	800beec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8007ed6:	7afb      	ldrb	r3, [r7, #11]
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3710      	adds	r7, #16
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b084      	sub	sp, #16
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	460b      	mov	r3, r1
 8007eea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007eec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	da0f      	bge.n	8007f14 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ef4:	78fb      	ldrb	r3, [r7, #3]
 8007ef6:	f003 020f 	and.w	r2, r3, #15
 8007efa:	4613      	mov	r3, r2
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	4413      	add	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	3338      	adds	r3, #56	; 0x38
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	4413      	add	r3, r2
 8007f08:	3304      	adds	r3, #4
 8007f0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	705a      	strb	r2, [r3, #1]
 8007f12:	e00f      	b.n	8007f34 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f14:	78fb      	ldrb	r3, [r7, #3]
 8007f16:	f003 020f 	and.w	r2, r3, #15
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	00db      	lsls	r3, r3, #3
 8007f1e:	4413      	add	r3, r2
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	4413      	add	r3, r2
 8007f2a:	3304      	adds	r3, #4
 8007f2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007f34:	78fb      	ldrb	r3, [r7, #3]
 8007f36:	f003 030f 	and.w	r3, r3, #15
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d101      	bne.n	8007f4e <HAL_PCD_EP_Close+0x6e>
 8007f4a:	2302      	movs	r3, #2
 8007f4c:	e00e      	b.n	8007f6c <HAL_PCD_EP_Close+0x8c>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68f9      	ldr	r1, [r7, #12]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f004 f84d 	bl	800bffc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2200      	movs	r2, #0
 8007f66:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	607a      	str	r2, [r7, #4]
 8007f7e:	603b      	str	r3, [r7, #0]
 8007f80:	460b      	mov	r3, r1
 8007f82:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f84:	7afb      	ldrb	r3, [r7, #11]
 8007f86:	f003 020f 	and.w	r2, r3, #15
 8007f8a:	4613      	mov	r3, r2
 8007f8c:	00db      	lsls	r3, r3, #3
 8007f8e:	4413      	add	r3, r2
 8007f90:	009b      	lsls	r3, r3, #2
 8007f92:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	4413      	add	r3, r2
 8007f9a:	3304      	adds	r3, #4
 8007f9c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	2200      	movs	r2, #0
 8007fae:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007fb6:	7afb      	ldrb	r3, [r7, #11]
 8007fb8:	f003 030f 	and.w	r3, r3, #15
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d102      	bne.n	8007fd0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007fd0:	7afb      	ldrb	r3, [r7, #11]
 8007fd2:	f003 030f 	and.w	r3, r3, #15
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d109      	bne.n	8007fee <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6818      	ldr	r0, [r3, #0]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6979      	ldr	r1, [r7, #20]
 8007fe8:	f004 fb2c 	bl	800c644 <USB_EP0StartXfer>
 8007fec:	e008      	b.n	8008000 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6818      	ldr	r0, [r3, #0]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	6979      	ldr	r1, [r7, #20]
 8007ffc:	f004 f8da 	bl	800c1b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3718      	adds	r7, #24
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800800a:	b480      	push	{r7}
 800800c:	b083      	sub	sp, #12
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
 8008012:	460b      	mov	r3, r1
 8008014:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008016:	78fb      	ldrb	r3, [r7, #3]
 8008018:	f003 020f 	and.w	r2, r3, #15
 800801c:	6879      	ldr	r1, [r7, #4]
 800801e:	4613      	mov	r3, r2
 8008020:	00db      	lsls	r3, r3, #3
 8008022:	4413      	add	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	440b      	add	r3, r1
 8008028:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800802c:	681b      	ldr	r3, [r3, #0]
}
 800802e:	4618      	mov	r0, r3
 8008030:	370c      	adds	r7, #12
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b086      	sub	sp, #24
 800803e:	af00      	add	r7, sp, #0
 8008040:	60f8      	str	r0, [r7, #12]
 8008042:	607a      	str	r2, [r7, #4]
 8008044:	603b      	str	r3, [r7, #0]
 8008046:	460b      	mov	r3, r1
 8008048:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800804a:	7afb      	ldrb	r3, [r7, #11]
 800804c:	f003 020f 	and.w	r2, r3, #15
 8008050:	4613      	mov	r3, r2
 8008052:	00db      	lsls	r3, r3, #3
 8008054:	4413      	add	r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	3338      	adds	r3, #56	; 0x38
 800805a:	68fa      	ldr	r2, [r7, #12]
 800805c:	4413      	add	r3, r2
 800805e:	3304      	adds	r3, #4
 8008060:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	683a      	ldr	r2, [r7, #0]
 800806c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	2200      	movs	r2, #0
 8008072:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	2201      	movs	r2, #1
 8008078:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800807a:	7afb      	ldrb	r3, [r7, #11]
 800807c:	f003 030f 	and.w	r3, r3, #15
 8008080:	b2da      	uxtb	r2, r3
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	2b01      	cmp	r3, #1
 800808c:	d102      	bne.n	8008094 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008094:	7afb      	ldrb	r3, [r7, #11]
 8008096:	f003 030f 	and.w	r3, r3, #15
 800809a:	2b00      	cmp	r3, #0
 800809c:	d109      	bne.n	80080b2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6818      	ldr	r0, [r3, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	461a      	mov	r2, r3
 80080aa:	6979      	ldr	r1, [r7, #20]
 80080ac:	f004 faca 	bl	800c644 <USB_EP0StartXfer>
 80080b0:	e008      	b.n	80080c4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6818      	ldr	r0, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	461a      	mov	r2, r3
 80080be:	6979      	ldr	r1, [r7, #20]
 80080c0:	f004 f878 	bl	800c1b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3718      	adds	r7, #24
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b084      	sub	sp, #16
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
 80080d6:	460b      	mov	r3, r1
 80080d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80080da:	78fb      	ldrb	r3, [r7, #3]
 80080dc:	f003 020f 	and.w	r2, r3, #15
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d901      	bls.n	80080ec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e050      	b.n	800818e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80080ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	da0f      	bge.n	8008114 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080f4:	78fb      	ldrb	r3, [r7, #3]
 80080f6:	f003 020f 	and.w	r2, r3, #15
 80080fa:	4613      	mov	r3, r2
 80080fc:	00db      	lsls	r3, r3, #3
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	3338      	adds	r3, #56	; 0x38
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	4413      	add	r3, r2
 8008108:	3304      	adds	r3, #4
 800810a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	705a      	strb	r2, [r3, #1]
 8008112:	e00d      	b.n	8008130 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008114:	78fa      	ldrb	r2, [r7, #3]
 8008116:	4613      	mov	r3, r2
 8008118:	00db      	lsls	r3, r3, #3
 800811a:	4413      	add	r3, r2
 800811c:	009b      	lsls	r3, r3, #2
 800811e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	4413      	add	r3, r2
 8008126:	3304      	adds	r3, #4
 8008128:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2200      	movs	r2, #0
 800812e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2201      	movs	r2, #1
 8008134:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008136:	78fb      	ldrb	r3, [r7, #3]
 8008138:	f003 030f 	and.w	r3, r3, #15
 800813c:	b2da      	uxtb	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008148:	2b01      	cmp	r3, #1
 800814a:	d101      	bne.n	8008150 <HAL_PCD_EP_SetStall+0x82>
 800814c:	2302      	movs	r3, #2
 800814e:	e01e      	b.n	800818e <HAL_PCD_EP_SetStall+0xc0>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68f9      	ldr	r1, [r7, #12]
 800815e:	4618      	mov	r0, r3
 8008160:	f004 fd08 	bl	800cb74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008164:	78fb      	ldrb	r3, [r7, #3]
 8008166:	f003 030f 	and.w	r3, r3, #15
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10a      	bne.n	8008184 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6818      	ldr	r0, [r3, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	b2d9      	uxtb	r1, r3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800817e:	461a      	mov	r2, r3
 8008180:	f004 fef8 	bl	800cf74 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b084      	sub	sp, #16
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
 800819e:	460b      	mov	r3, r1
 80081a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80081a2:	78fb      	ldrb	r3, [r7, #3]
 80081a4:	f003 020f 	and.w	r2, r3, #15
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d901      	bls.n	80081b4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80081b0:	2301      	movs	r3, #1
 80081b2:	e042      	b.n	800823a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80081b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	da0f      	bge.n	80081dc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081bc:	78fb      	ldrb	r3, [r7, #3]
 80081be:	f003 020f 	and.w	r2, r3, #15
 80081c2:	4613      	mov	r3, r2
 80081c4:	00db      	lsls	r3, r3, #3
 80081c6:	4413      	add	r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	3338      	adds	r3, #56	; 0x38
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	4413      	add	r3, r2
 80081d0:	3304      	adds	r3, #4
 80081d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2201      	movs	r2, #1
 80081d8:	705a      	strb	r2, [r3, #1]
 80081da:	e00f      	b.n	80081fc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80081dc:	78fb      	ldrb	r3, [r7, #3]
 80081de:	f003 020f 	and.w	r2, r3, #15
 80081e2:	4613      	mov	r3, r2
 80081e4:	00db      	lsls	r3, r3, #3
 80081e6:	4413      	add	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	4413      	add	r3, r2
 80081f2:	3304      	adds	r3, #4
 80081f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2200      	movs	r2, #0
 8008200:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008202:	78fb      	ldrb	r3, [r7, #3]
 8008204:	f003 030f 	and.w	r3, r3, #15
 8008208:	b2da      	uxtb	r2, r3
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008214:	2b01      	cmp	r3, #1
 8008216:	d101      	bne.n	800821c <HAL_PCD_EP_ClrStall+0x86>
 8008218:	2302      	movs	r3, #2
 800821a:	e00e      	b.n	800823a <HAL_PCD_EP_ClrStall+0xa4>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68f9      	ldr	r1, [r7, #12]
 800822a:	4618      	mov	r0, r3
 800822c:	f004 fd10 	bl	800cc50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}

08008242 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008242:	b580      	push	{r7, lr}
 8008244:	b084      	sub	sp, #16
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
 800824a:	460b      	mov	r3, r1
 800824c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800824e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008252:	2b00      	cmp	r3, #0
 8008254:	da0c      	bge.n	8008270 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008256:	78fb      	ldrb	r3, [r7, #3]
 8008258:	f003 020f 	and.w	r2, r3, #15
 800825c:	4613      	mov	r3, r2
 800825e:	00db      	lsls	r3, r3, #3
 8008260:	4413      	add	r3, r2
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	3338      	adds	r3, #56	; 0x38
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	4413      	add	r3, r2
 800826a:	3304      	adds	r3, #4
 800826c:	60fb      	str	r3, [r7, #12]
 800826e:	e00c      	b.n	800828a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008270:	78fb      	ldrb	r3, [r7, #3]
 8008272:	f003 020f 	and.w	r2, r3, #15
 8008276:	4613      	mov	r3, r2
 8008278:	00db      	lsls	r3, r3, #3
 800827a:	4413      	add	r3, r2
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	4413      	add	r3, r2
 8008286:	3304      	adds	r3, #4
 8008288:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68f9      	ldr	r1, [r7, #12]
 8008290:	4618      	mov	r0, r3
 8008292:	f004 fb2f 	bl	800c8f4 <USB_EPStopXfer>
 8008296:	4603      	mov	r3, r0
 8008298:	72fb      	strb	r3, [r7, #11]

  return ret;
 800829a:	7afb      	ldrb	r3, [r7, #11]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b08a      	sub	sp, #40	; 0x28
 80082a8:	af02      	add	r7, sp, #8
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80082b8:	683a      	ldr	r2, [r7, #0]
 80082ba:	4613      	mov	r3, r2
 80082bc:	00db      	lsls	r3, r3, #3
 80082be:	4413      	add	r3, r2
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	3338      	adds	r3, #56	; 0x38
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	4413      	add	r3, r2
 80082c8:	3304      	adds	r3, #4
 80082ca:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a1a      	ldr	r2, [r3, #32]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	699b      	ldr	r3, [r3, #24]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d901      	bls.n	80082dc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e06c      	b.n	80083b6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	699a      	ldr	r2, [r3, #24]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6a1b      	ldr	r3, [r3, #32]
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	69fa      	ldr	r2, [r7, #28]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d902      	bls.n	80082f8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	3303      	adds	r3, #3
 80082fc:	089b      	lsrs	r3, r3, #2
 80082fe:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008300:	e02b      	b.n	800835a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	699a      	ldr	r2, [r3, #24]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6a1b      	ldr	r3, [r3, #32]
 800830a:	1ad3      	subs	r3, r2, r3
 800830c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	68db      	ldr	r3, [r3, #12]
 8008312:	69fa      	ldr	r2, [r7, #28]
 8008314:	429a      	cmp	r2, r3
 8008316:	d902      	bls.n	800831e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	3303      	adds	r3, #3
 8008322:	089b      	lsrs	r3, r3, #2
 8008324:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6919      	ldr	r1, [r3, #16]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	b2da      	uxtb	r2, r3
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008336:	b2db      	uxtb	r3, r3
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	4603      	mov	r3, r0
 800833c:	6978      	ldr	r0, [r7, #20]
 800833e:	f004 fb83 	bl	800ca48 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	691a      	ldr	r2, [r3, #16]
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	441a      	add	r2, r3
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6a1a      	ldr	r2, [r3, #32]
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	441a      	add	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	015a      	lsls	r2, r3, #5
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	4413      	add	r3, r2
 8008362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008366:	699b      	ldr	r3, [r3, #24]
 8008368:	b29b      	uxth	r3, r3
 800836a:	69ba      	ldr	r2, [r7, #24]
 800836c:	429a      	cmp	r2, r3
 800836e:	d809      	bhi.n	8008384 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6a1a      	ldr	r2, [r3, #32]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008378:	429a      	cmp	r2, r3
 800837a:	d203      	bcs.n	8008384 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1be      	bne.n	8008302 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	699a      	ldr	r2, [r3, #24]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6a1b      	ldr	r3, [r3, #32]
 800838c:	429a      	cmp	r2, r3
 800838e:	d811      	bhi.n	80083b4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	2201      	movs	r2, #1
 8008398:	fa02 f303 	lsl.w	r3, r2, r3
 800839c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	43db      	mvns	r3, r3
 80083aa:	6939      	ldr	r1, [r7, #16]
 80083ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083b0:	4013      	ands	r3, r2
 80083b2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3720      	adds	r7, #32
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
	...

080083c0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b088      	sub	sp, #32
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	333c      	adds	r3, #60	; 0x3c
 80083d8:	3304      	adds	r3, #4
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	015a      	lsls	r2, r3, #5
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d17b      	bne.n	80084ee <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	f003 0308 	and.w	r3, r3, #8
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d015      	beq.n	800842c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	4a61      	ldr	r2, [pc, #388]	; (8008588 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008404:	4293      	cmp	r3, r2
 8008406:	f240 80b9 	bls.w	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 80b3 	beq.w	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	015a      	lsls	r2, r3, #5
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	4413      	add	r3, r2
 800841e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008422:	461a      	mov	r2, r3
 8008424:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008428:	6093      	str	r3, [r2, #8]
 800842a:	e0a7      	b.n	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	f003 0320 	and.w	r3, r3, #32
 8008432:	2b00      	cmp	r3, #0
 8008434:	d009      	beq.n	800844a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	4413      	add	r3, r2
 800843e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008442:	461a      	mov	r2, r3
 8008444:	2320      	movs	r3, #32
 8008446:	6093      	str	r3, [r2, #8]
 8008448:	e098      	b.n	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008450:	2b00      	cmp	r3, #0
 8008452:	f040 8093 	bne.w	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	4a4b      	ldr	r2, [pc, #300]	; (8008588 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d90f      	bls.n	800847e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008464:	2b00      	cmp	r3, #0
 8008466:	d00a      	beq.n	800847e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	015a      	lsls	r2, r3, #5
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	4413      	add	r3, r2
 8008470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008474:	461a      	mov	r2, r3
 8008476:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800847a:	6093      	str	r3, [r2, #8]
 800847c:	e07e      	b.n	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800847e:	683a      	ldr	r2, [r7, #0]
 8008480:	4613      	mov	r3, r2
 8008482:	00db      	lsls	r3, r3, #3
 8008484:	4413      	add	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	4413      	add	r3, r2
 8008490:	3304      	adds	r3, #4
 8008492:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	69da      	ldr	r2, [r3, #28]
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	0159      	lsls	r1, r3, #5
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	440b      	add	r3, r1
 80084a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084aa:	1ad2      	subs	r2, r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d114      	bne.n	80084e0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	699b      	ldr	r3, [r3, #24]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d109      	bne.n	80084d2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6818      	ldr	r0, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80084c8:	461a      	mov	r2, r3
 80084ca:	2101      	movs	r1, #1
 80084cc:	f004 fd52 	bl	800cf74 <USB_EP0_OutStart>
 80084d0:	e006      	b.n	80084e0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	691a      	ldr	r2, [r3, #16]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6a1b      	ldr	r3, [r3, #32]
 80084da:	441a      	add	r2, r3
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	4619      	mov	r1, r3
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f007 f816 	bl	800f518 <HAL_PCD_DataOutStageCallback>
 80084ec:	e046      	b.n	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	4a26      	ldr	r2, [pc, #152]	; (800858c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d124      	bne.n	8008540 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00a      	beq.n	8008516 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	69bb      	ldr	r3, [r7, #24]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800850c:	461a      	mov	r2, r3
 800850e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008512:	6093      	str	r3, [r2, #8]
 8008514:	e032      	b.n	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	f003 0320 	and.w	r3, r3, #32
 800851c:	2b00      	cmp	r3, #0
 800851e:	d008      	beq.n	8008532 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800852c:	461a      	mov	r2, r3
 800852e:	2320      	movs	r3, #32
 8008530:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	b2db      	uxtb	r3, r3
 8008536:	4619      	mov	r1, r3
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f006 ffed 	bl	800f518 <HAL_PCD_DataOutStageCallback>
 800853e:	e01d      	b.n	800857c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d114      	bne.n	8008570 <PCD_EP_OutXfrComplete_int+0x1b0>
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	683a      	ldr	r2, [r7, #0]
 800854a:	4613      	mov	r3, r2
 800854c:	00db      	lsls	r3, r3, #3
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	440b      	add	r3, r1
 8008554:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d108      	bne.n	8008570 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6818      	ldr	r0, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008568:	461a      	mov	r2, r3
 800856a:	2100      	movs	r1, #0
 800856c:	f004 fd02 	bl	800cf74 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	b2db      	uxtb	r3, r3
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f006 ffce 	bl	800f518 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3720      	adds	r7, #32
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	4f54300a 	.word	0x4f54300a
 800858c:	4f54310a 	.word	0x4f54310a

08008590 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b086      	sub	sp, #24
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	333c      	adds	r3, #60	; 0x3c
 80085a8:	3304      	adds	r3, #4
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	015a      	lsls	r2, r3, #5
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	4413      	add	r3, r2
 80085b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	4a15      	ldr	r2, [pc, #84]	; (8008618 <PCD_EP_OutSetupPacket_int+0x88>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d90e      	bls.n	80085e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d009      	beq.n	80085e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	015a      	lsls	r2, r3, #5
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	4413      	add	r3, r2
 80085d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085dc:	461a      	mov	r2, r3
 80085de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f006 ff85 	bl	800f4f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	4a0a      	ldr	r2, [pc, #40]	; (8008618 <PCD_EP_OutSetupPacket_int+0x88>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d90c      	bls.n	800860c <PCD_EP_OutSetupPacket_int+0x7c>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d108      	bne.n	800860c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6818      	ldr	r0, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008604:	461a      	mov	r2, r3
 8008606:	2101      	movs	r1, #1
 8008608:	f004 fcb4 	bl	800cf74 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	4f54300a 	.word	0x4f54300a

0800861c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	460b      	mov	r3, r1
 8008626:	70fb      	strb	r3, [r7, #3]
 8008628:	4613      	mov	r3, r2
 800862a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008632:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008634:	78fb      	ldrb	r3, [r7, #3]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d107      	bne.n	800864a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800863a:	883b      	ldrh	r3, [r7, #0]
 800863c:	0419      	lsls	r1, r3, #16
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	430a      	orrs	r2, r1
 8008646:	629a      	str	r2, [r3, #40]	; 0x28
 8008648:	e028      	b.n	800869c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008650:	0c1b      	lsrs	r3, r3, #16
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	4413      	add	r3, r2
 8008656:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008658:	2300      	movs	r3, #0
 800865a:	73fb      	strb	r3, [r7, #15]
 800865c:	e00d      	b.n	800867a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	7bfb      	ldrb	r3, [r7, #15]
 8008664:	3340      	adds	r3, #64	; 0x40
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	4413      	add	r3, r2
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	0c1b      	lsrs	r3, r3, #16
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	4413      	add	r3, r2
 8008672:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008674:	7bfb      	ldrb	r3, [r7, #15]
 8008676:	3301      	adds	r3, #1
 8008678:	73fb      	strb	r3, [r7, #15]
 800867a:	7bfa      	ldrb	r2, [r7, #15]
 800867c:	78fb      	ldrb	r3, [r7, #3]
 800867e:	3b01      	subs	r3, #1
 8008680:	429a      	cmp	r2, r3
 8008682:	d3ec      	bcc.n	800865e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008684:	883b      	ldrh	r3, [r7, #0]
 8008686:	0418      	lsls	r0, r3, #16
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6819      	ldr	r1, [r3, #0]
 800868c:	78fb      	ldrb	r3, [r7, #3]
 800868e:	3b01      	subs	r3, #1
 8008690:	68ba      	ldr	r2, [r7, #8]
 8008692:	4302      	orrs	r2, r0
 8008694:	3340      	adds	r3, #64	; 0x40
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	440b      	add	r3, r1
 800869a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3714      	adds	r7, #20
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr

080086aa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80086aa:	b480      	push	{r7}
 80086ac:	b083      	sub	sp, #12
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
 80086b2:	460b      	mov	r3, r1
 80086b4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	887a      	ldrh	r2, [r7, #2]
 80086bc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b085      	sub	sp, #20
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086fe:	f043 0303 	orr.w	r3, r3, #3
 8008702:	68fa      	ldr	r2, [r7, #12]
 8008704:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	460b      	mov	r3, r1
 800871e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b082      	sub	sp, #8
 8008730:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008732:	2300      	movs	r3, #0
 8008734:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008736:	2300      	movs	r3, #0
 8008738:	603b      	str	r3, [r7, #0]
 800873a:	4b20      	ldr	r3, [pc, #128]	; (80087bc <HAL_PWREx_EnableOverDrive+0x90>)
 800873c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800873e:	4a1f      	ldr	r2, [pc, #124]	; (80087bc <HAL_PWREx_EnableOverDrive+0x90>)
 8008740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008744:	6413      	str	r3, [r2, #64]	; 0x40
 8008746:	4b1d      	ldr	r3, [pc, #116]	; (80087bc <HAL_PWREx_EnableOverDrive+0x90>)
 8008748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800874e:	603b      	str	r3, [r7, #0]
 8008750:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008752:	4b1b      	ldr	r3, [pc, #108]	; (80087c0 <HAL_PWREx_EnableOverDrive+0x94>)
 8008754:	2201      	movs	r2, #1
 8008756:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008758:	f7fb fd24 	bl	80041a4 <HAL_GetTick>
 800875c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800875e:	e009      	b.n	8008774 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008760:	f7fb fd20 	bl	80041a4 <HAL_GetTick>
 8008764:	4602      	mov	r2, r0
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	1ad3      	subs	r3, r2, r3
 800876a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800876e:	d901      	bls.n	8008774 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008770:	2303      	movs	r3, #3
 8008772:	e01f      	b.n	80087b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008774:	4b13      	ldr	r3, [pc, #76]	; (80087c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800877c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008780:	d1ee      	bne.n	8008760 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008782:	4b11      	ldr	r3, [pc, #68]	; (80087c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008784:	2201      	movs	r2, #1
 8008786:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008788:	f7fb fd0c 	bl	80041a4 <HAL_GetTick>
 800878c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800878e:	e009      	b.n	80087a4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008790:	f7fb fd08 	bl	80041a4 <HAL_GetTick>
 8008794:	4602      	mov	r2, r0
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800879e:	d901      	bls.n	80087a4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80087a0:	2303      	movs	r3, #3
 80087a2:	e007      	b.n	80087b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80087a4:	4b07      	ldr	r3, [pc, #28]	; (80087c4 <HAL_PWREx_EnableOverDrive+0x98>)
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80087b0:	d1ee      	bne.n	8008790 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3708      	adds	r7, #8
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	40023800 	.word	0x40023800
 80087c0:	420e0040 	.word	0x420e0040
 80087c4:	40007000 	.word	0x40007000
 80087c8:	420e0044 	.word	0x420e0044

080087cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d101      	bne.n	80087e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e0cc      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087e0:	4b68      	ldr	r3, [pc, #416]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 030f 	and.w	r3, r3, #15
 80087e8:	683a      	ldr	r2, [r7, #0]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d90c      	bls.n	8008808 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ee:	4b65      	ldr	r3, [pc, #404]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80087f0:	683a      	ldr	r2, [r7, #0]
 80087f2:	b2d2      	uxtb	r2, r2
 80087f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80087f6:	4b63      	ldr	r3, [pc, #396]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 030f 	and.w	r3, r3, #15
 80087fe:	683a      	ldr	r2, [r7, #0]
 8008800:	429a      	cmp	r2, r3
 8008802:	d001      	beq.n	8008808 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e0b8      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0302 	and.w	r3, r3, #2
 8008810:	2b00      	cmp	r3, #0
 8008812:	d020      	beq.n	8008856 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f003 0304 	and.w	r3, r3, #4
 800881c:	2b00      	cmp	r3, #0
 800881e:	d005      	beq.n	800882c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008820:	4b59      	ldr	r3, [pc, #356]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	4a58      	ldr	r2, [pc, #352]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008826:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800882a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 0308 	and.w	r3, r3, #8
 8008834:	2b00      	cmp	r3, #0
 8008836:	d005      	beq.n	8008844 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008838:	4b53      	ldr	r3, [pc, #332]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	4a52      	ldr	r2, [pc, #328]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800883e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008842:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008844:	4b50      	ldr	r3, [pc, #320]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	494d      	ldr	r1, [pc, #308]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008852:	4313      	orrs	r3, r2
 8008854:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f003 0301 	and.w	r3, r3, #1
 800885e:	2b00      	cmp	r3, #0
 8008860:	d044      	beq.n	80088ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d107      	bne.n	800887a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800886a:	4b47      	ldr	r3, [pc, #284]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d119      	bne.n	80088aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e07f      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	2b02      	cmp	r3, #2
 8008880:	d003      	beq.n	800888a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008886:	2b03      	cmp	r3, #3
 8008888:	d107      	bne.n	800889a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800888a:	4b3f      	ldr	r3, [pc, #252]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d109      	bne.n	80088aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e06f      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800889a:	4b3b      	ldr	r3, [pc, #236]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e067      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80088aa:	4b37      	ldr	r3, [pc, #220]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f023 0203 	bic.w	r2, r3, #3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	4934      	ldr	r1, [pc, #208]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 80088b8:	4313      	orrs	r3, r2
 80088ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80088bc:	f7fb fc72 	bl	80041a4 <HAL_GetTick>
 80088c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c2:	e00a      	b.n	80088da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088c4:	f7fb fc6e 	bl	80041a4 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d901      	bls.n	80088da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e04f      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088da:	4b2b      	ldr	r3, [pc, #172]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	f003 020c 	and.w	r2, r3, #12
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d1eb      	bne.n	80088c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80088ec:	4b25      	ldr	r3, [pc, #148]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 030f 	and.w	r3, r3, #15
 80088f4:	683a      	ldr	r2, [r7, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d20c      	bcs.n	8008914 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088fa:	4b22      	ldr	r3, [pc, #136]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80088fc:	683a      	ldr	r2, [r7, #0]
 80088fe:	b2d2      	uxtb	r2, r2
 8008900:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008902:	4b20      	ldr	r3, [pc, #128]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 030f 	and.w	r3, r3, #15
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	429a      	cmp	r2, r3
 800890e:	d001      	beq.n	8008914 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e032      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0304 	and.w	r3, r3, #4
 800891c:	2b00      	cmp	r3, #0
 800891e:	d008      	beq.n	8008932 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008920:	4b19      	ldr	r3, [pc, #100]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	4916      	ldr	r1, [pc, #88]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800892e:	4313      	orrs	r3, r2
 8008930:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f003 0308 	and.w	r3, r3, #8
 800893a:	2b00      	cmp	r3, #0
 800893c:	d009      	beq.n	8008952 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800893e:	4b12      	ldr	r3, [pc, #72]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	00db      	lsls	r3, r3, #3
 800894c:	490e      	ldr	r1, [pc, #56]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800894e:	4313      	orrs	r3, r2
 8008950:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008952:	f000 fb6b 	bl	800902c <HAL_RCC_GetSysClockFreq>
 8008956:	4602      	mov	r2, r0
 8008958:	4b0b      	ldr	r3, [pc, #44]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	091b      	lsrs	r3, r3, #4
 800895e:	f003 030f 	and.w	r3, r3, #15
 8008962:	490a      	ldr	r1, [pc, #40]	; (800898c <HAL_RCC_ClockConfig+0x1c0>)
 8008964:	5ccb      	ldrb	r3, [r1, r3]
 8008966:	fa22 f303 	lsr.w	r3, r2, r3
 800896a:	4a09      	ldr	r2, [pc, #36]	; (8008990 <HAL_RCC_ClockConfig+0x1c4>)
 800896c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800896e:	4b09      	ldr	r3, [pc, #36]	; (8008994 <HAL_RCC_ClockConfig+0x1c8>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4618      	mov	r0, r3
 8008974:	f7fb fbd2 	bl	800411c <HAL_InitTick>

  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	40023c00 	.word	0x40023c00
 8008988:	40023800 	.word	0x40023800
 800898c:	0800fd54 	.word	0x0800fd54
 8008990:	20000000 	.word	0x20000000
 8008994:	20000004 	.word	0x20000004

08008998 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008998:	b480      	push	{r7}
 800899a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800899c:	4b03      	ldr	r3, [pc, #12]	; (80089ac <HAL_RCC_GetHCLKFreq+0x14>)
 800899e:	681b      	ldr	r3, [r3, #0]
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr
 80089aa:	bf00      	nop
 80089ac:	20000000 	.word	0x20000000

080089b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80089b4:	f7ff fff0 	bl	8008998 <HAL_RCC_GetHCLKFreq>
 80089b8:	4602      	mov	r2, r0
 80089ba:	4b05      	ldr	r3, [pc, #20]	; (80089d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	0a9b      	lsrs	r3, r3, #10
 80089c0:	f003 0307 	and.w	r3, r3, #7
 80089c4:	4903      	ldr	r1, [pc, #12]	; (80089d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80089c6:	5ccb      	ldrb	r3, [r1, r3]
 80089c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	40023800 	.word	0x40023800
 80089d4:	0800fd64 	.word	0x0800fd64

080089d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b08c      	sub	sp, #48	; 0x30
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80089e4:	2300      	movs	r3, #0
 80089e6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80089e8:	2300      	movs	r3, #0
 80089ea:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80089ec:	2300      	movs	r3, #0
 80089ee:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80089f0:	2300      	movs	r3, #0
 80089f2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80089f4:	2300      	movs	r3, #0
 80089f6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80089fc:	2300      	movs	r3, #0
 80089fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8008a00:	2300      	movs	r3, #0
 8008a02:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d010      	beq.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8008a10:	4b6f      	ldr	r3, [pc, #444]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a16:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a1e:	496c      	ldr	r1, [pc, #432]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008a20:	4313      	orrs	r3, r2
 8008a22:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d101      	bne.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 0302 	and.w	r3, r3, #2
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d010      	beq.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8008a3e:	4b64      	ldr	r3, [pc, #400]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a44:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a4c:	4960      	ldr	r1, [pc, #384]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d101      	bne.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f003 0304 	and.w	r3, r3, #4
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d017      	beq.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008a6c:	4b58      	ldr	r3, [pc, #352]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a7a:	4955      	ldr	r1, [pc, #340]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a8a:	d101      	bne.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d101      	bne.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 0308 	and.w	r3, r3, #8
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d017      	beq.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008aa8:	4b49      	ldr	r3, [pc, #292]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008aaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008aae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ab6:	4946      	ldr	r1, [pc, #280]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ac2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ac6:	d101      	bne.n	8008acc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d101      	bne.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f003 0320 	and.w	r3, r3, #32
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	f000 808a 	beq.w	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	60bb      	str	r3, [r7, #8]
 8008aea:	4b39      	ldr	r3, [pc, #228]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aee:	4a38      	ldr	r2, [pc, #224]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008af4:	6413      	str	r3, [r2, #64]	; 0x40
 8008af6:	4b36      	ldr	r3, [pc, #216]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008afe:	60bb      	str	r3, [r7, #8]
 8008b00:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008b02:	4b34      	ldr	r3, [pc, #208]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a33      	ldr	r2, [pc, #204]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b0c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008b0e:	f7fb fb49 	bl	80041a4 <HAL_GetTick>
 8008b12:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008b14:	e008      	b.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008b16:	f7fb fb45 	bl	80041a4 <HAL_GetTick>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d901      	bls.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e278      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008b28:	4b2a      	ldr	r3, [pc, #168]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d0f0      	beq.n	8008b16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008b34:	4b26      	ldr	r3, [pc, #152]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b3c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008b3e:	6a3b      	ldr	r3, [r7, #32]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d02f      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b4c:	6a3a      	ldr	r2, [r7, #32]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d028      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b52:	4b1f      	ldr	r3, [pc, #124]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b5a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b5c:	4b1e      	ldr	r3, [pc, #120]	; (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8008b5e:	2201      	movs	r2, #1
 8008b60:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b62:	4b1d      	ldr	r3, [pc, #116]	; (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008b68:	4a19      	ldr	r2, [pc, #100]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008b6e:	4b18      	ldr	r3, [pc, #96]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b72:	f003 0301 	and.w	r3, r3, #1
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d114      	bne.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008b7a:	f7fb fb13 	bl	80041a4 <HAL_GetTick>
 8008b7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b80:	e00a      	b.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008b82:	f7fb fb0f 	bl	80041a4 <HAL_GetTick>
 8008b86:	4602      	mov	r2, r0
 8008b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8a:	1ad3      	subs	r3, r2, r3
 8008b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d901      	bls.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e240      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b98:	4b0d      	ldr	r3, [pc, #52]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b9c:	f003 0302 	and.w	r3, r3, #2
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d0ee      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ba8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bb0:	d114      	bne.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x204>
 8008bb2:	4b07      	ldr	r3, [pc, #28]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bbe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bc6:	4902      	ldr	r1, [pc, #8]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	608b      	str	r3, [r1, #8]
 8008bcc:	e00c      	b.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8008bce:	bf00      	nop
 8008bd0:	40023800 	.word	0x40023800
 8008bd4:	40007000 	.word	0x40007000
 8008bd8:	42470e40 	.word	0x42470e40
 8008bdc:	4b4a      	ldr	r3, [pc, #296]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	4a49      	ldr	r2, [pc, #292]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008be2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008be6:	6093      	str	r3, [r2, #8]
 8008be8:	4b47      	ldr	r3, [pc, #284]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008bea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008bf4:	4944      	ldr	r1, [pc, #272]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f003 0310 	and.w	r3, r3, #16
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d004      	beq.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8008c0c:	4b3f      	ldr	r3, [pc, #252]	; (8008d0c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8008c0e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00a      	beq.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8008c1c:	4b3a      	ldr	r3, [pc, #232]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c22:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c2a:	4937      	ldr	r1, [pc, #220]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00a      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008c3e:	4b32      	ldr	r3, [pc, #200]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c44:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c4c:	492e      	ldr	r1, [pc, #184]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d011      	beq.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008c60:	4b29      	ldr	r3, [pc, #164]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c66:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c6e:	4926      	ldr	r1, [pc, #152]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c70:	4313      	orrs	r3, r2
 8008c72:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008c7e:	d101      	bne.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8008c80:	2301      	movs	r3, #1
 8008c82:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00a      	beq.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008c90:	4b1d      	ldr	r3, [pc, #116]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c96:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c9e:	491a      	ldr	r1, [pc, #104]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d011      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8008cb2:	4b15      	ldr	r3, [pc, #84]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008cb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cb8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cc0:	4911      	ldr	r1, [pc, #68]	; (8008d08 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ccc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008cd0:	d101      	bne.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8008cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d005      	beq.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ce4:	f040 80ff 	bne.w	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008ce8:	4b09      	ldr	r3, [pc, #36]	; (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008cea:	2200      	movs	r2, #0
 8008cec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008cee:	f7fb fa59 	bl	80041a4 <HAL_GetTick>
 8008cf2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008cf4:	e00e      	b.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008cf6:	f7fb fa55 	bl	80041a4 <HAL_GetTick>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	2b02      	cmp	r3, #2
 8008d02:	d907      	bls.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e188      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8008d08:	40023800 	.word	0x40023800
 8008d0c:	424711e0 	.word	0x424711e0
 8008d10:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008d14:	4b7e      	ldr	r3, [pc, #504]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1ea      	bne.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0301 	and.w	r3, r3, #1
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d003      	beq.n	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d009      	beq.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d028      	beq.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d124      	bne.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008d48:	4b71      	ldr	r3, [pc, #452]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008d4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d4e:	0c1b      	lsrs	r3, r3, #16
 8008d50:	f003 0303 	and.w	r3, r3, #3
 8008d54:	3301      	adds	r3, #1
 8008d56:	005b      	lsls	r3, r3, #1
 8008d58:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008d5a:	4b6d      	ldr	r3, [pc, #436]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d60:	0e1b      	lsrs	r3, r3, #24
 8008d62:	f003 030f 	and.w	r3, r3, #15
 8008d66:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	685a      	ldr	r2, [r3, #4]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	689b      	ldr	r3, [r3, #8]
 8008d70:	019b      	lsls	r3, r3, #6
 8008d72:	431a      	orrs	r2, r3
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	085b      	lsrs	r3, r3, #1
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	041b      	lsls	r3, r3, #16
 8008d7c:	431a      	orrs	r2, r3
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	061b      	lsls	r3, r3, #24
 8008d82:	431a      	orrs	r2, r3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	695b      	ldr	r3, [r3, #20]
 8008d88:	071b      	lsls	r3, r3, #28
 8008d8a:	4961      	ldr	r1, [pc, #388]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f003 0304 	and.w	r3, r3, #4
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d004      	beq.n	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008da2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008da6:	d00a      	beq.n	8008dbe <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d035      	beq.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008db8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008dbc:	d130      	bne.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008dbe:	4b54      	ldr	r3, [pc, #336]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008dc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008dc4:	0c1b      	lsrs	r3, r3, #16
 8008dc6:	f003 0303 	and.w	r3, r3, #3
 8008dca:	3301      	adds	r3, #1
 8008dcc:	005b      	lsls	r3, r3, #1
 8008dce:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008dd0:	4b4f      	ldr	r3, [pc, #316]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008dd6:	0f1b      	lsrs	r3, r3, #28
 8008dd8:	f003 0307 	and.w	r3, r3, #7
 8008ddc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	685a      	ldr	r2, [r3, #4]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	019b      	lsls	r3, r3, #6
 8008de8:	431a      	orrs	r2, r3
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	085b      	lsrs	r3, r3, #1
 8008dee:	3b01      	subs	r3, #1
 8008df0:	041b      	lsls	r3, r3, #16
 8008df2:	431a      	orrs	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	061b      	lsls	r3, r3, #24
 8008dfa:	431a      	orrs	r2, r3
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	071b      	lsls	r3, r3, #28
 8008e00:	4943      	ldr	r1, [pc, #268]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008e02:	4313      	orrs	r3, r2
 8008e04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008e08:	4b41      	ldr	r3, [pc, #260]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008e0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e0e:	f023 021f 	bic.w	r2, r3, #31
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e16:	3b01      	subs	r3, #1
 8008e18:	493d      	ldr	r1, [pc, #244]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d029      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e34:	d124      	bne.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008e36:	4b36      	ldr	r3, [pc, #216]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e3c:	0c1b      	lsrs	r3, r3, #16
 8008e3e:	f003 0303 	and.w	r3, r3, #3
 8008e42:	3301      	adds	r3, #1
 8008e44:	005b      	lsls	r3, r3, #1
 8008e46:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008e48:	4b31      	ldr	r3, [pc, #196]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e4e:	0f1b      	lsrs	r3, r3, #28
 8008e50:	f003 0307 	and.w	r3, r3, #7
 8008e54:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	019b      	lsls	r3, r3, #6
 8008e60:	431a      	orrs	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	68db      	ldr	r3, [r3, #12]
 8008e66:	085b      	lsrs	r3, r3, #1
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	041b      	lsls	r3, r3, #16
 8008e6c:	431a      	orrs	r2, r3
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	061b      	lsls	r3, r3, #24
 8008e72:	431a      	orrs	r2, r3
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	071b      	lsls	r3, r3, #28
 8008e78:	4925      	ldr	r1, [pc, #148]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d016      	beq.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685a      	ldr	r2, [r3, #4]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	019b      	lsls	r3, r3, #6
 8008e96:	431a      	orrs	r2, r3
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	085b      	lsrs	r3, r3, #1
 8008e9e:	3b01      	subs	r3, #1
 8008ea0:	041b      	lsls	r3, r3, #16
 8008ea2:	431a      	orrs	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	061b      	lsls	r3, r3, #24
 8008eaa:	431a      	orrs	r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	695b      	ldr	r3, [r3, #20]
 8008eb0:	071b      	lsls	r3, r3, #28
 8008eb2:	4917      	ldr	r1, [pc, #92]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008eba:	4b16      	ldr	r3, [pc, #88]	; (8008f14 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008ec0:	f7fb f970 	bl	80041a4 <HAL_GetTick>
 8008ec4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008ec6:	e008      	b.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008ec8:	f7fb f96c 	bl	80041a4 <HAL_GetTick>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	d901      	bls.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	e09f      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008eda:	4b0d      	ldr	r3, [pc, #52]	; (8008f10 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d0f0      	beq.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8008ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	f040 8095 	bne.w	8009018 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008eee:	4b0a      	ldr	r3, [pc, #40]	; (8008f18 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008ef4:	f7fb f956 	bl	80041a4 <HAL_GetTick>
 8008ef8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008efa:	e00f      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008efc:	f7fb f952 	bl	80041a4 <HAL_GetTick>
 8008f00:	4602      	mov	r2, r0
 8008f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	d908      	bls.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e085      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8008f0e:	bf00      	nop
 8008f10:	40023800 	.word	0x40023800
 8008f14:	42470068 	.word	0x42470068
 8008f18:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008f1c:	4b41      	ldr	r3, [pc, #260]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008f28:	d0e8      	beq.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f003 0304 	and.w	r3, r3, #4
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d003      	beq.n	8008f3e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d009      	beq.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d02b      	beq.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d127      	bne.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8008f52:	4b34      	ldr	r3, [pc, #208]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f58:	0c1b      	lsrs	r3, r3, #16
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	3301      	adds	r3, #1
 8008f60:	005b      	lsls	r3, r3, #1
 8008f62:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	699a      	ldr	r2, [r3, #24]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	69db      	ldr	r3, [r3, #28]
 8008f6c:	019b      	lsls	r3, r3, #6
 8008f6e:	431a      	orrs	r2, r3
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	085b      	lsrs	r3, r3, #1
 8008f74:	3b01      	subs	r3, #1
 8008f76:	041b      	lsls	r3, r3, #16
 8008f78:	431a      	orrs	r2, r3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7e:	061b      	lsls	r3, r3, #24
 8008f80:	4928      	ldr	r1, [pc, #160]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008f82:	4313      	orrs	r3, r2
 8008f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008f88:	4b26      	ldr	r3, [pc, #152]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f8e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f96:	3b01      	subs	r3, #1
 8008f98:	021b      	lsls	r3, r3, #8
 8008f9a:	4922      	ldr	r1, [pc, #136]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d01d      	beq.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x612>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008fb6:	d118      	bne.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008fb8:	4b1a      	ldr	r3, [pc, #104]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fbe:	0e1b      	lsrs	r3, r3, #24
 8008fc0:	f003 030f 	and.w	r3, r3, #15
 8008fc4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	699a      	ldr	r2, [r3, #24]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	69db      	ldr	r3, [r3, #28]
 8008fce:	019b      	lsls	r3, r3, #6
 8008fd0:	431a      	orrs	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6a1b      	ldr	r3, [r3, #32]
 8008fd6:	085b      	lsrs	r3, r3, #1
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	041b      	lsls	r3, r3, #16
 8008fdc:	431a      	orrs	r2, r3
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	061b      	lsls	r3, r3, #24
 8008fe2:	4910      	ldr	r1, [pc, #64]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008fea:	4b0f      	ldr	r3, [pc, #60]	; (8009028 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8008fec:	2201      	movs	r2, #1
 8008fee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008ff0:	f7fb f8d8 	bl	80041a4 <HAL_GetTick>
 8008ff4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008ff6:	e008      	b.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008ff8:	f7fb f8d4 	bl	80041a4 <HAL_GetTick>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	2b02      	cmp	r3, #2
 8009004:	d901      	bls.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e007      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800900a:	4b06      	ldr	r3, [pc, #24]	; (8009024 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009012:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009016:	d1ef      	bne.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8009018:	2300      	movs	r3, #0
}
 800901a:	4618      	mov	r0, r3
 800901c:	3730      	adds	r7, #48	; 0x30
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	40023800 	.word	0x40023800
 8009028:	42470070 	.word	0x42470070

0800902c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800902c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009030:	b0ae      	sub	sp, #184	; 0xb8
 8009032:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009034:	2300      	movs	r3, #0
 8009036:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800903a:	2300      	movs	r3, #0
 800903c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8009040:	2300      	movs	r3, #0
 8009042:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8009046:	2300      	movs	r3, #0
 8009048:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800904c:	2300      	movs	r3, #0
 800904e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009052:	4bcb      	ldr	r3, [pc, #812]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 8009054:	689b      	ldr	r3, [r3, #8]
 8009056:	f003 030c 	and.w	r3, r3, #12
 800905a:	2b0c      	cmp	r3, #12
 800905c:	f200 8206 	bhi.w	800946c <HAL_RCC_GetSysClockFreq+0x440>
 8009060:	a201      	add	r2, pc, #4	; (adr r2, 8009068 <HAL_RCC_GetSysClockFreq+0x3c>)
 8009062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009066:	bf00      	nop
 8009068:	0800909d 	.word	0x0800909d
 800906c:	0800946d 	.word	0x0800946d
 8009070:	0800946d 	.word	0x0800946d
 8009074:	0800946d 	.word	0x0800946d
 8009078:	080090a5 	.word	0x080090a5
 800907c:	0800946d 	.word	0x0800946d
 8009080:	0800946d 	.word	0x0800946d
 8009084:	0800946d 	.word	0x0800946d
 8009088:	080090ad 	.word	0x080090ad
 800908c:	0800946d 	.word	0x0800946d
 8009090:	0800946d 	.word	0x0800946d
 8009094:	0800946d 	.word	0x0800946d
 8009098:	0800929d 	.word	0x0800929d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800909c:	4bb9      	ldr	r3, [pc, #740]	; (8009384 <HAL_RCC_GetSysClockFreq+0x358>)
 800909e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80090a2:	e1e7      	b.n	8009474 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80090a4:	4bb8      	ldr	r3, [pc, #736]	; (8009388 <HAL_RCC_GetSysClockFreq+0x35c>)
 80090a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80090aa:	e1e3      	b.n	8009474 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80090ac:	4bb4      	ldr	r3, [pc, #720]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80090b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80090b8:	4bb1      	ldr	r3, [pc, #708]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d071      	beq.n	80091a8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090c4:	4bae      	ldr	r3, [pc, #696]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	099b      	lsrs	r3, r3, #6
 80090ca:	2200      	movs	r2, #0
 80090cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80090d0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80090d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80090d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80090e0:	2300      	movs	r3, #0
 80090e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80090e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80090ea:	4622      	mov	r2, r4
 80090ec:	462b      	mov	r3, r5
 80090ee:	f04f 0000 	mov.w	r0, #0
 80090f2:	f04f 0100 	mov.w	r1, #0
 80090f6:	0159      	lsls	r1, r3, #5
 80090f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80090fc:	0150      	lsls	r0, r2, #5
 80090fe:	4602      	mov	r2, r0
 8009100:	460b      	mov	r3, r1
 8009102:	4621      	mov	r1, r4
 8009104:	1a51      	subs	r1, r2, r1
 8009106:	6439      	str	r1, [r7, #64]	; 0x40
 8009108:	4629      	mov	r1, r5
 800910a:	eb63 0301 	sbc.w	r3, r3, r1
 800910e:	647b      	str	r3, [r7, #68]	; 0x44
 8009110:	f04f 0200 	mov.w	r2, #0
 8009114:	f04f 0300 	mov.w	r3, #0
 8009118:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800911c:	4649      	mov	r1, r9
 800911e:	018b      	lsls	r3, r1, #6
 8009120:	4641      	mov	r1, r8
 8009122:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009126:	4641      	mov	r1, r8
 8009128:	018a      	lsls	r2, r1, #6
 800912a:	4641      	mov	r1, r8
 800912c:	1a51      	subs	r1, r2, r1
 800912e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009130:	4649      	mov	r1, r9
 8009132:	eb63 0301 	sbc.w	r3, r3, r1
 8009136:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009138:	f04f 0200 	mov.w	r2, #0
 800913c:	f04f 0300 	mov.w	r3, #0
 8009140:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8009144:	4649      	mov	r1, r9
 8009146:	00cb      	lsls	r3, r1, #3
 8009148:	4641      	mov	r1, r8
 800914a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800914e:	4641      	mov	r1, r8
 8009150:	00ca      	lsls	r2, r1, #3
 8009152:	4610      	mov	r0, r2
 8009154:	4619      	mov	r1, r3
 8009156:	4603      	mov	r3, r0
 8009158:	4622      	mov	r2, r4
 800915a:	189b      	adds	r3, r3, r2
 800915c:	633b      	str	r3, [r7, #48]	; 0x30
 800915e:	462b      	mov	r3, r5
 8009160:	460a      	mov	r2, r1
 8009162:	eb42 0303 	adc.w	r3, r2, r3
 8009166:	637b      	str	r3, [r7, #52]	; 0x34
 8009168:	f04f 0200 	mov.w	r2, #0
 800916c:	f04f 0300 	mov.w	r3, #0
 8009170:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009174:	4629      	mov	r1, r5
 8009176:	024b      	lsls	r3, r1, #9
 8009178:	4621      	mov	r1, r4
 800917a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800917e:	4621      	mov	r1, r4
 8009180:	024a      	lsls	r2, r1, #9
 8009182:	4610      	mov	r0, r2
 8009184:	4619      	mov	r1, r3
 8009186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800918a:	2200      	movs	r2, #0
 800918c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009190:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009194:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8009198:	f7f7 f834 	bl	8000204 <__aeabi_uldivmod>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	4613      	mov	r3, r2
 80091a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80091a6:	e067      	b.n	8009278 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80091a8:	4b75      	ldr	r3, [pc, #468]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	099b      	lsrs	r3, r3, #6
 80091ae:	2200      	movs	r2, #0
 80091b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80091b4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80091b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80091bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80091c2:	2300      	movs	r3, #0
 80091c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80091c6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80091ca:	4622      	mov	r2, r4
 80091cc:	462b      	mov	r3, r5
 80091ce:	f04f 0000 	mov.w	r0, #0
 80091d2:	f04f 0100 	mov.w	r1, #0
 80091d6:	0159      	lsls	r1, r3, #5
 80091d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80091dc:	0150      	lsls	r0, r2, #5
 80091de:	4602      	mov	r2, r0
 80091e0:	460b      	mov	r3, r1
 80091e2:	4621      	mov	r1, r4
 80091e4:	1a51      	subs	r1, r2, r1
 80091e6:	62b9      	str	r1, [r7, #40]	; 0x28
 80091e8:	4629      	mov	r1, r5
 80091ea:	eb63 0301 	sbc.w	r3, r3, r1
 80091ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091f0:	f04f 0200 	mov.w	r2, #0
 80091f4:	f04f 0300 	mov.w	r3, #0
 80091f8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80091fc:	4649      	mov	r1, r9
 80091fe:	018b      	lsls	r3, r1, #6
 8009200:	4641      	mov	r1, r8
 8009202:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009206:	4641      	mov	r1, r8
 8009208:	018a      	lsls	r2, r1, #6
 800920a:	4641      	mov	r1, r8
 800920c:	ebb2 0a01 	subs.w	sl, r2, r1
 8009210:	4649      	mov	r1, r9
 8009212:	eb63 0b01 	sbc.w	fp, r3, r1
 8009216:	f04f 0200 	mov.w	r2, #0
 800921a:	f04f 0300 	mov.w	r3, #0
 800921e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009222:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009226:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800922a:	4692      	mov	sl, r2
 800922c:	469b      	mov	fp, r3
 800922e:	4623      	mov	r3, r4
 8009230:	eb1a 0303 	adds.w	r3, sl, r3
 8009234:	623b      	str	r3, [r7, #32]
 8009236:	462b      	mov	r3, r5
 8009238:	eb4b 0303 	adc.w	r3, fp, r3
 800923c:	627b      	str	r3, [r7, #36]	; 0x24
 800923e:	f04f 0200 	mov.w	r2, #0
 8009242:	f04f 0300 	mov.w	r3, #0
 8009246:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800924a:	4629      	mov	r1, r5
 800924c:	028b      	lsls	r3, r1, #10
 800924e:	4621      	mov	r1, r4
 8009250:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009254:	4621      	mov	r1, r4
 8009256:	028a      	lsls	r2, r1, #10
 8009258:	4610      	mov	r0, r2
 800925a:	4619      	mov	r1, r3
 800925c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009260:	2200      	movs	r2, #0
 8009262:	673b      	str	r3, [r7, #112]	; 0x70
 8009264:	677a      	str	r2, [r7, #116]	; 0x74
 8009266:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800926a:	f7f6 ffcb 	bl	8000204 <__aeabi_uldivmod>
 800926e:	4602      	mov	r2, r0
 8009270:	460b      	mov	r3, r1
 8009272:	4613      	mov	r3, r2
 8009274:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009278:	4b41      	ldr	r3, [pc, #260]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	0c1b      	lsrs	r3, r3, #16
 800927e:	f003 0303 	and.w	r3, r3, #3
 8009282:	3301      	adds	r3, #1
 8009284:	005b      	lsls	r3, r3, #1
 8009286:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800928a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800928e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009292:	fbb2 f3f3 	udiv	r3, r2, r3
 8009296:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800929a:	e0eb      	b.n	8009474 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800929c:	4b38      	ldr	r3, [pc, #224]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80092a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80092a8:	4b35      	ldr	r3, [pc, #212]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d06b      	beq.n	800938c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092b4:	4b32      	ldr	r3, [pc, #200]	; (8009380 <HAL_RCC_GetSysClockFreq+0x354>)
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	099b      	lsrs	r3, r3, #6
 80092ba:	2200      	movs	r2, #0
 80092bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80092be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80092c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092c6:	663b      	str	r3, [r7, #96]	; 0x60
 80092c8:	2300      	movs	r3, #0
 80092ca:	667b      	str	r3, [r7, #100]	; 0x64
 80092cc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80092d0:	4622      	mov	r2, r4
 80092d2:	462b      	mov	r3, r5
 80092d4:	f04f 0000 	mov.w	r0, #0
 80092d8:	f04f 0100 	mov.w	r1, #0
 80092dc:	0159      	lsls	r1, r3, #5
 80092de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80092e2:	0150      	lsls	r0, r2, #5
 80092e4:	4602      	mov	r2, r0
 80092e6:	460b      	mov	r3, r1
 80092e8:	4621      	mov	r1, r4
 80092ea:	1a51      	subs	r1, r2, r1
 80092ec:	61b9      	str	r1, [r7, #24]
 80092ee:	4629      	mov	r1, r5
 80092f0:	eb63 0301 	sbc.w	r3, r3, r1
 80092f4:	61fb      	str	r3, [r7, #28]
 80092f6:	f04f 0200 	mov.w	r2, #0
 80092fa:	f04f 0300 	mov.w	r3, #0
 80092fe:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8009302:	4659      	mov	r1, fp
 8009304:	018b      	lsls	r3, r1, #6
 8009306:	4651      	mov	r1, sl
 8009308:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800930c:	4651      	mov	r1, sl
 800930e:	018a      	lsls	r2, r1, #6
 8009310:	4651      	mov	r1, sl
 8009312:	ebb2 0801 	subs.w	r8, r2, r1
 8009316:	4659      	mov	r1, fp
 8009318:	eb63 0901 	sbc.w	r9, r3, r1
 800931c:	f04f 0200 	mov.w	r2, #0
 8009320:	f04f 0300 	mov.w	r3, #0
 8009324:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009328:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800932c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009330:	4690      	mov	r8, r2
 8009332:	4699      	mov	r9, r3
 8009334:	4623      	mov	r3, r4
 8009336:	eb18 0303 	adds.w	r3, r8, r3
 800933a:	613b      	str	r3, [r7, #16]
 800933c:	462b      	mov	r3, r5
 800933e:	eb49 0303 	adc.w	r3, r9, r3
 8009342:	617b      	str	r3, [r7, #20]
 8009344:	f04f 0200 	mov.w	r2, #0
 8009348:	f04f 0300 	mov.w	r3, #0
 800934c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8009350:	4629      	mov	r1, r5
 8009352:	024b      	lsls	r3, r1, #9
 8009354:	4621      	mov	r1, r4
 8009356:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800935a:	4621      	mov	r1, r4
 800935c:	024a      	lsls	r2, r1, #9
 800935e:	4610      	mov	r0, r2
 8009360:	4619      	mov	r1, r3
 8009362:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009366:	2200      	movs	r2, #0
 8009368:	65bb      	str	r3, [r7, #88]	; 0x58
 800936a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800936c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009370:	f7f6 ff48 	bl	8000204 <__aeabi_uldivmod>
 8009374:	4602      	mov	r2, r0
 8009376:	460b      	mov	r3, r1
 8009378:	4613      	mov	r3, r2
 800937a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800937e:	e065      	b.n	800944c <HAL_RCC_GetSysClockFreq+0x420>
 8009380:	40023800 	.word	0x40023800
 8009384:	00f42400 	.word	0x00f42400
 8009388:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800938c:	4b3d      	ldr	r3, [pc, #244]	; (8009484 <HAL_RCC_GetSysClockFreq+0x458>)
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	099b      	lsrs	r3, r3, #6
 8009392:	2200      	movs	r2, #0
 8009394:	4618      	mov	r0, r3
 8009396:	4611      	mov	r1, r2
 8009398:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800939c:	653b      	str	r3, [r7, #80]	; 0x50
 800939e:	2300      	movs	r3, #0
 80093a0:	657b      	str	r3, [r7, #84]	; 0x54
 80093a2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80093a6:	4642      	mov	r2, r8
 80093a8:	464b      	mov	r3, r9
 80093aa:	f04f 0000 	mov.w	r0, #0
 80093ae:	f04f 0100 	mov.w	r1, #0
 80093b2:	0159      	lsls	r1, r3, #5
 80093b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80093b8:	0150      	lsls	r0, r2, #5
 80093ba:	4602      	mov	r2, r0
 80093bc:	460b      	mov	r3, r1
 80093be:	4641      	mov	r1, r8
 80093c0:	1a51      	subs	r1, r2, r1
 80093c2:	60b9      	str	r1, [r7, #8]
 80093c4:	4649      	mov	r1, r9
 80093c6:	eb63 0301 	sbc.w	r3, r3, r1
 80093ca:	60fb      	str	r3, [r7, #12]
 80093cc:	f04f 0200 	mov.w	r2, #0
 80093d0:	f04f 0300 	mov.w	r3, #0
 80093d4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80093d8:	4659      	mov	r1, fp
 80093da:	018b      	lsls	r3, r1, #6
 80093dc:	4651      	mov	r1, sl
 80093de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80093e2:	4651      	mov	r1, sl
 80093e4:	018a      	lsls	r2, r1, #6
 80093e6:	4651      	mov	r1, sl
 80093e8:	1a54      	subs	r4, r2, r1
 80093ea:	4659      	mov	r1, fp
 80093ec:	eb63 0501 	sbc.w	r5, r3, r1
 80093f0:	f04f 0200 	mov.w	r2, #0
 80093f4:	f04f 0300 	mov.w	r3, #0
 80093f8:	00eb      	lsls	r3, r5, #3
 80093fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80093fe:	00e2      	lsls	r2, r4, #3
 8009400:	4614      	mov	r4, r2
 8009402:	461d      	mov	r5, r3
 8009404:	4643      	mov	r3, r8
 8009406:	18e3      	adds	r3, r4, r3
 8009408:	603b      	str	r3, [r7, #0]
 800940a:	464b      	mov	r3, r9
 800940c:	eb45 0303 	adc.w	r3, r5, r3
 8009410:	607b      	str	r3, [r7, #4]
 8009412:	f04f 0200 	mov.w	r2, #0
 8009416:	f04f 0300 	mov.w	r3, #0
 800941a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800941e:	4629      	mov	r1, r5
 8009420:	028b      	lsls	r3, r1, #10
 8009422:	4621      	mov	r1, r4
 8009424:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009428:	4621      	mov	r1, r4
 800942a:	028a      	lsls	r2, r1, #10
 800942c:	4610      	mov	r0, r2
 800942e:	4619      	mov	r1, r3
 8009430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009434:	2200      	movs	r2, #0
 8009436:	64bb      	str	r3, [r7, #72]	; 0x48
 8009438:	64fa      	str	r2, [r7, #76]	; 0x4c
 800943a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800943e:	f7f6 fee1 	bl	8000204 <__aeabi_uldivmod>
 8009442:	4602      	mov	r2, r0
 8009444:	460b      	mov	r3, r1
 8009446:	4613      	mov	r3, r2
 8009448:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800944c:	4b0d      	ldr	r3, [pc, #52]	; (8009484 <HAL_RCC_GetSysClockFreq+0x458>)
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	0f1b      	lsrs	r3, r3, #28
 8009452:	f003 0307 	and.w	r3, r3, #7
 8009456:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800945a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800945e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009462:	fbb2 f3f3 	udiv	r3, r2, r3
 8009466:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800946a:	e003      	b.n	8009474 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800946c:	4b06      	ldr	r3, [pc, #24]	; (8009488 <HAL_RCC_GetSysClockFreq+0x45c>)
 800946e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8009472:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009474:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8009478:	4618      	mov	r0, r3
 800947a:	37b8      	adds	r7, #184	; 0xb8
 800947c:	46bd      	mov	sp, r7
 800947e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009482:	bf00      	nop
 8009484:	40023800 	.word	0x40023800
 8009488:	00f42400 	.word	0x00f42400

0800948c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b086      	sub	sp, #24
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d101      	bne.n	800949e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e28d      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 0301 	and.w	r3, r3, #1
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f000 8083 	beq.w	80095b2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80094ac:	4b94      	ldr	r3, [pc, #592]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	f003 030c 	and.w	r3, r3, #12
 80094b4:	2b04      	cmp	r3, #4
 80094b6:	d019      	beq.n	80094ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80094b8:	4b91      	ldr	r3, [pc, #580]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80094c0:	2b08      	cmp	r3, #8
 80094c2:	d106      	bne.n	80094d2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80094c4:	4b8e      	ldr	r3, [pc, #568]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094d0:	d00c      	beq.n	80094ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80094d2:	4b8b      	ldr	r3, [pc, #556]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80094da:	2b0c      	cmp	r3, #12
 80094dc:	d112      	bne.n	8009504 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80094de:	4b88      	ldr	r3, [pc, #544]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094ea:	d10b      	bne.n	8009504 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094ec:	4b84      	ldr	r3, [pc, #528]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d05b      	beq.n	80095b0 <HAL_RCC_OscConfig+0x124>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	685b      	ldr	r3, [r3, #4]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d157      	bne.n	80095b0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009500:	2301      	movs	r3, #1
 8009502:	e25a      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800950c:	d106      	bne.n	800951c <HAL_RCC_OscConfig+0x90>
 800950e:	4b7c      	ldr	r3, [pc, #496]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a7b      	ldr	r2, [pc, #492]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009518:	6013      	str	r3, [r2, #0]
 800951a:	e01d      	b.n	8009558 <HAL_RCC_OscConfig+0xcc>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009524:	d10c      	bne.n	8009540 <HAL_RCC_OscConfig+0xb4>
 8009526:	4b76      	ldr	r3, [pc, #472]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a75      	ldr	r2, [pc, #468]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 800952c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009530:	6013      	str	r3, [r2, #0]
 8009532:	4b73      	ldr	r3, [pc, #460]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a72      	ldr	r2, [pc, #456]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800953c:	6013      	str	r3, [r2, #0]
 800953e:	e00b      	b.n	8009558 <HAL_RCC_OscConfig+0xcc>
 8009540:	4b6f      	ldr	r3, [pc, #444]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a6e      	ldr	r2, [pc, #440]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	4b6c      	ldr	r3, [pc, #432]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a6b      	ldr	r2, [pc, #428]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d013      	beq.n	8009588 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009560:	f7fa fe20 	bl	80041a4 <HAL_GetTick>
 8009564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009566:	e008      	b.n	800957a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009568:	f7fa fe1c 	bl	80041a4 <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	2b64      	cmp	r3, #100	; 0x64
 8009574:	d901      	bls.n	800957a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009576:	2303      	movs	r3, #3
 8009578:	e21f      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800957a:	4b61      	ldr	r3, [pc, #388]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009582:	2b00      	cmp	r3, #0
 8009584:	d0f0      	beq.n	8009568 <HAL_RCC_OscConfig+0xdc>
 8009586:	e014      	b.n	80095b2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009588:	f7fa fe0c 	bl	80041a4 <HAL_GetTick>
 800958c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800958e:	e008      	b.n	80095a2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009590:	f7fa fe08 	bl	80041a4 <HAL_GetTick>
 8009594:	4602      	mov	r2, r0
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	2b64      	cmp	r3, #100	; 0x64
 800959c:	d901      	bls.n	80095a2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800959e:	2303      	movs	r3, #3
 80095a0:	e20b      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095a2:	4b57      	ldr	r3, [pc, #348]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1f0      	bne.n	8009590 <HAL_RCC_OscConfig+0x104>
 80095ae:	e000      	b.n	80095b2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f003 0302 	and.w	r3, r3, #2
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d06f      	beq.n	800969e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80095be:	4b50      	ldr	r3, [pc, #320]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095c0:	689b      	ldr	r3, [r3, #8]
 80095c2:	f003 030c 	and.w	r3, r3, #12
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d017      	beq.n	80095fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80095ca:	4b4d      	ldr	r3, [pc, #308]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80095d2:	2b08      	cmp	r3, #8
 80095d4:	d105      	bne.n	80095e2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80095d6:	4b4a      	ldr	r3, [pc, #296]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00b      	beq.n	80095fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80095e2:	4b47      	ldr	r3, [pc, #284]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80095ea:	2b0c      	cmp	r3, #12
 80095ec:	d11c      	bne.n	8009628 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80095ee:	4b44      	ldr	r3, [pc, #272]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d116      	bne.n	8009628 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095fa:	4b41      	ldr	r3, [pc, #260]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f003 0302 	and.w	r3, r3, #2
 8009602:	2b00      	cmp	r3, #0
 8009604:	d005      	beq.n	8009612 <HAL_RCC_OscConfig+0x186>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	2b01      	cmp	r3, #1
 800960c:	d001      	beq.n	8009612 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	e1d3      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009612:	4b3b      	ldr	r3, [pc, #236]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	00db      	lsls	r3, r3, #3
 8009620:	4937      	ldr	r1, [pc, #220]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009622:	4313      	orrs	r3, r2
 8009624:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009626:	e03a      	b.n	800969e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	68db      	ldr	r3, [r3, #12]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d020      	beq.n	8009672 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009630:	4b34      	ldr	r3, [pc, #208]	; (8009704 <HAL_RCC_OscConfig+0x278>)
 8009632:	2201      	movs	r2, #1
 8009634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009636:	f7fa fdb5 	bl	80041a4 <HAL_GetTick>
 800963a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800963c:	e008      	b.n	8009650 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800963e:	f7fa fdb1 	bl	80041a4 <HAL_GetTick>
 8009642:	4602      	mov	r2, r0
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	1ad3      	subs	r3, r2, r3
 8009648:	2b02      	cmp	r3, #2
 800964a:	d901      	bls.n	8009650 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800964c:	2303      	movs	r3, #3
 800964e:	e1b4      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009650:	4b2b      	ldr	r3, [pc, #172]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f003 0302 	and.w	r3, r3, #2
 8009658:	2b00      	cmp	r3, #0
 800965a:	d0f0      	beq.n	800963e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800965c:	4b28      	ldr	r3, [pc, #160]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	691b      	ldr	r3, [r3, #16]
 8009668:	00db      	lsls	r3, r3, #3
 800966a:	4925      	ldr	r1, [pc, #148]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 800966c:	4313      	orrs	r3, r2
 800966e:	600b      	str	r3, [r1, #0]
 8009670:	e015      	b.n	800969e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009672:	4b24      	ldr	r3, [pc, #144]	; (8009704 <HAL_RCC_OscConfig+0x278>)
 8009674:	2200      	movs	r2, #0
 8009676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009678:	f7fa fd94 	bl	80041a4 <HAL_GetTick>
 800967c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800967e:	e008      	b.n	8009692 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009680:	f7fa fd90 	bl	80041a4 <HAL_GetTick>
 8009684:	4602      	mov	r2, r0
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	1ad3      	subs	r3, r2, r3
 800968a:	2b02      	cmp	r3, #2
 800968c:	d901      	bls.n	8009692 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800968e:	2303      	movs	r3, #3
 8009690:	e193      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009692:	4b1b      	ldr	r3, [pc, #108]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0302 	and.w	r3, r3, #2
 800969a:	2b00      	cmp	r3, #0
 800969c:	d1f0      	bne.n	8009680 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f003 0308 	and.w	r3, r3, #8
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d036      	beq.n	8009718 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	695b      	ldr	r3, [r3, #20]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d016      	beq.n	80096e0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096b2:	4b15      	ldr	r3, [pc, #84]	; (8009708 <HAL_RCC_OscConfig+0x27c>)
 80096b4:	2201      	movs	r2, #1
 80096b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096b8:	f7fa fd74 	bl	80041a4 <HAL_GetTick>
 80096bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096be:	e008      	b.n	80096d2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80096c0:	f7fa fd70 	bl	80041a4 <HAL_GetTick>
 80096c4:	4602      	mov	r2, r0
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d901      	bls.n	80096d2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80096ce:	2303      	movs	r3, #3
 80096d0:	e173      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096d2:	4b0b      	ldr	r3, [pc, #44]	; (8009700 <HAL_RCC_OscConfig+0x274>)
 80096d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096d6:	f003 0302 	and.w	r3, r3, #2
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0f0      	beq.n	80096c0 <HAL_RCC_OscConfig+0x234>
 80096de:	e01b      	b.n	8009718 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096e0:	4b09      	ldr	r3, [pc, #36]	; (8009708 <HAL_RCC_OscConfig+0x27c>)
 80096e2:	2200      	movs	r2, #0
 80096e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096e6:	f7fa fd5d 	bl	80041a4 <HAL_GetTick>
 80096ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80096ec:	e00e      	b.n	800970c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80096ee:	f7fa fd59 	bl	80041a4 <HAL_GetTick>
 80096f2:	4602      	mov	r2, r0
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	1ad3      	subs	r3, r2, r3
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	d907      	bls.n	800970c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e15c      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
 8009700:	40023800 	.word	0x40023800
 8009704:	42470000 	.word	0x42470000
 8009708:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800970c:	4b8a      	ldr	r3, [pc, #552]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800970e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009710:	f003 0302 	and.w	r3, r3, #2
 8009714:	2b00      	cmp	r3, #0
 8009716:	d1ea      	bne.n	80096ee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0304 	and.w	r3, r3, #4
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 8097 	beq.w	8009854 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009726:	2300      	movs	r3, #0
 8009728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800972a:	4b83      	ldr	r3, [pc, #524]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800972c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009732:	2b00      	cmp	r3, #0
 8009734:	d10f      	bne.n	8009756 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009736:	2300      	movs	r3, #0
 8009738:	60bb      	str	r3, [r7, #8]
 800973a:	4b7f      	ldr	r3, [pc, #508]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800973c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800973e:	4a7e      	ldr	r2, [pc, #504]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 8009740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009744:	6413      	str	r3, [r2, #64]	; 0x40
 8009746:	4b7c      	ldr	r3, [pc, #496]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 8009748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800974a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800974e:	60bb      	str	r3, [r7, #8]
 8009750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009752:	2301      	movs	r3, #1
 8009754:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009756:	4b79      	ldr	r3, [pc, #484]	; (800993c <HAL_RCC_OscConfig+0x4b0>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800975e:	2b00      	cmp	r3, #0
 8009760:	d118      	bne.n	8009794 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009762:	4b76      	ldr	r3, [pc, #472]	; (800993c <HAL_RCC_OscConfig+0x4b0>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a75      	ldr	r2, [pc, #468]	; (800993c <HAL_RCC_OscConfig+0x4b0>)
 8009768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800976c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800976e:	f7fa fd19 	bl	80041a4 <HAL_GetTick>
 8009772:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009774:	e008      	b.n	8009788 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009776:	f7fa fd15 	bl	80041a4 <HAL_GetTick>
 800977a:	4602      	mov	r2, r0
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	2b02      	cmp	r3, #2
 8009782:	d901      	bls.n	8009788 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009784:	2303      	movs	r3, #3
 8009786:	e118      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009788:	4b6c      	ldr	r3, [pc, #432]	; (800993c <HAL_RCC_OscConfig+0x4b0>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009790:	2b00      	cmp	r3, #0
 8009792:	d0f0      	beq.n	8009776 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	2b01      	cmp	r3, #1
 800979a:	d106      	bne.n	80097aa <HAL_RCC_OscConfig+0x31e>
 800979c:	4b66      	ldr	r3, [pc, #408]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800979e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097a0:	4a65      	ldr	r2, [pc, #404]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097a2:	f043 0301 	orr.w	r3, r3, #1
 80097a6:	6713      	str	r3, [r2, #112]	; 0x70
 80097a8:	e01c      	b.n	80097e4 <HAL_RCC_OscConfig+0x358>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	2b05      	cmp	r3, #5
 80097b0:	d10c      	bne.n	80097cc <HAL_RCC_OscConfig+0x340>
 80097b2:	4b61      	ldr	r3, [pc, #388]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097b6:	4a60      	ldr	r2, [pc, #384]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097b8:	f043 0304 	orr.w	r3, r3, #4
 80097bc:	6713      	str	r3, [r2, #112]	; 0x70
 80097be:	4b5e      	ldr	r3, [pc, #376]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097c2:	4a5d      	ldr	r2, [pc, #372]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097c4:	f043 0301 	orr.w	r3, r3, #1
 80097c8:	6713      	str	r3, [r2, #112]	; 0x70
 80097ca:	e00b      	b.n	80097e4 <HAL_RCC_OscConfig+0x358>
 80097cc:	4b5a      	ldr	r3, [pc, #360]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097d0:	4a59      	ldr	r2, [pc, #356]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097d2:	f023 0301 	bic.w	r3, r3, #1
 80097d6:	6713      	str	r3, [r2, #112]	; 0x70
 80097d8:	4b57      	ldr	r3, [pc, #348]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097dc:	4a56      	ldr	r2, [pc, #344]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80097de:	f023 0304 	bic.w	r3, r3, #4
 80097e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d015      	beq.n	8009818 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097ec:	f7fa fcda 	bl	80041a4 <HAL_GetTick>
 80097f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80097f2:	e00a      	b.n	800980a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80097f4:	f7fa fcd6 	bl	80041a4 <HAL_GetTick>
 80097f8:	4602      	mov	r2, r0
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	1ad3      	subs	r3, r2, r3
 80097fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009802:	4293      	cmp	r3, r2
 8009804:	d901      	bls.n	800980a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8009806:	2303      	movs	r3, #3
 8009808:	e0d7      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800980a:	4b4b      	ldr	r3, [pc, #300]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800980c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800980e:	f003 0302 	and.w	r3, r3, #2
 8009812:	2b00      	cmp	r3, #0
 8009814:	d0ee      	beq.n	80097f4 <HAL_RCC_OscConfig+0x368>
 8009816:	e014      	b.n	8009842 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009818:	f7fa fcc4 	bl	80041a4 <HAL_GetTick>
 800981c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800981e:	e00a      	b.n	8009836 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009820:	f7fa fcc0 	bl	80041a4 <HAL_GetTick>
 8009824:	4602      	mov	r2, r0
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	1ad3      	subs	r3, r2, r3
 800982a:	f241 3288 	movw	r2, #5000	; 0x1388
 800982e:	4293      	cmp	r3, r2
 8009830:	d901      	bls.n	8009836 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009832:	2303      	movs	r3, #3
 8009834:	e0c1      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009836:	4b40      	ldr	r3, [pc, #256]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 8009838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800983a:	f003 0302 	and.w	r3, r3, #2
 800983e:	2b00      	cmp	r3, #0
 8009840:	d1ee      	bne.n	8009820 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009842:	7dfb      	ldrb	r3, [r7, #23]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d105      	bne.n	8009854 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009848:	4b3b      	ldr	r3, [pc, #236]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800984a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800984c:	4a3a      	ldr	r2, [pc, #232]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 800984e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009852:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	2b00      	cmp	r3, #0
 800985a:	f000 80ad 	beq.w	80099b8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800985e:	4b36      	ldr	r3, [pc, #216]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	f003 030c 	and.w	r3, r3, #12
 8009866:	2b08      	cmp	r3, #8
 8009868:	d060      	beq.n	800992c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	699b      	ldr	r3, [r3, #24]
 800986e:	2b02      	cmp	r3, #2
 8009870:	d145      	bne.n	80098fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009872:	4b33      	ldr	r3, [pc, #204]	; (8009940 <HAL_RCC_OscConfig+0x4b4>)
 8009874:	2200      	movs	r2, #0
 8009876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009878:	f7fa fc94 	bl	80041a4 <HAL_GetTick>
 800987c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800987e:	e008      	b.n	8009892 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009880:	f7fa fc90 	bl	80041a4 <HAL_GetTick>
 8009884:	4602      	mov	r2, r0
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	1ad3      	subs	r3, r2, r3
 800988a:	2b02      	cmp	r3, #2
 800988c:	d901      	bls.n	8009892 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800988e:	2303      	movs	r3, #3
 8009890:	e093      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009892:	4b29      	ldr	r3, [pc, #164]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1f0      	bne.n	8009880 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	69da      	ldr	r2, [r3, #28]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	431a      	orrs	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ac:	019b      	lsls	r3, r3, #6
 80098ae:	431a      	orrs	r2, r3
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098b4:	085b      	lsrs	r3, r3, #1
 80098b6:	3b01      	subs	r3, #1
 80098b8:	041b      	lsls	r3, r3, #16
 80098ba:	431a      	orrs	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c0:	061b      	lsls	r3, r3, #24
 80098c2:	431a      	orrs	r2, r3
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c8:	071b      	lsls	r3, r3, #28
 80098ca:	491b      	ldr	r1, [pc, #108]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80098cc:	4313      	orrs	r3, r2
 80098ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80098d0:	4b1b      	ldr	r3, [pc, #108]	; (8009940 <HAL_RCC_OscConfig+0x4b4>)
 80098d2:	2201      	movs	r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098d6:	f7fa fc65 	bl	80041a4 <HAL_GetTick>
 80098da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80098dc:	e008      	b.n	80098f0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80098de:	f7fa fc61 	bl	80041a4 <HAL_GetTick>
 80098e2:	4602      	mov	r2, r0
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	1ad3      	subs	r3, r2, r3
 80098e8:	2b02      	cmp	r3, #2
 80098ea:	d901      	bls.n	80098f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80098ec:	2303      	movs	r3, #3
 80098ee:	e064      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80098f0:	4b11      	ldr	r3, [pc, #68]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d0f0      	beq.n	80098de <HAL_RCC_OscConfig+0x452>
 80098fc:	e05c      	b.n	80099b8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098fe:	4b10      	ldr	r3, [pc, #64]	; (8009940 <HAL_RCC_OscConfig+0x4b4>)
 8009900:	2200      	movs	r2, #0
 8009902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009904:	f7fa fc4e 	bl	80041a4 <HAL_GetTick>
 8009908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800990a:	e008      	b.n	800991e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800990c:	f7fa fc4a 	bl	80041a4 <HAL_GetTick>
 8009910:	4602      	mov	r2, r0
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	2b02      	cmp	r3, #2
 8009918:	d901      	bls.n	800991e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800991a:	2303      	movs	r3, #3
 800991c:	e04d      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800991e:	4b06      	ldr	r3, [pc, #24]	; (8009938 <HAL_RCC_OscConfig+0x4ac>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1f0      	bne.n	800990c <HAL_RCC_OscConfig+0x480>
 800992a:	e045      	b.n	80099b8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	699b      	ldr	r3, [r3, #24]
 8009930:	2b01      	cmp	r3, #1
 8009932:	d107      	bne.n	8009944 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	e040      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
 8009938:	40023800 	.word	0x40023800
 800993c:	40007000 	.word	0x40007000
 8009940:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009944:	4b1f      	ldr	r3, [pc, #124]	; (80099c4 <HAL_RCC_OscConfig+0x538>)
 8009946:	685b      	ldr	r3, [r3, #4]
 8009948:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	699b      	ldr	r3, [r3, #24]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d030      	beq.n	80099b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800995c:	429a      	cmp	r2, r3
 800995e:	d129      	bne.n	80099b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800996a:	429a      	cmp	r2, r3
 800996c:	d122      	bne.n	80099b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009974:	4013      	ands	r3, r2
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800997a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800997c:	4293      	cmp	r3, r2
 800997e:	d119      	bne.n	80099b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800998a:	085b      	lsrs	r3, r3, #1
 800998c:	3b01      	subs	r3, #1
 800998e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009990:	429a      	cmp	r2, r3
 8009992:	d10f      	bne.n	80099b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800999e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d107      	bne.n	80099b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d001      	beq.n	80099b8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	e000      	b.n	80099ba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3718      	adds	r7, #24
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
 80099c2:	bf00      	nop
 80099c4:	40023800 	.word	0x40023800

080099c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d101      	bne.n	80099da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80099d6:	2301      	movs	r3, #1
 80099d8:	e041      	b.n	8009a5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d106      	bne.n	80099f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f7f9 ffd2 	bl	8003998 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2202      	movs	r2, #2
 80099f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	3304      	adds	r3, #4
 8009a04:	4619      	mov	r1, r3
 8009a06:	4610      	mov	r0, r2
 8009a08:	f000 ffc4 	bl	800a994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
	...

08009a68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b085      	sub	sp, #20
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d001      	beq.n	8009a80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	e04e      	b.n	8009b1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2202      	movs	r2, #2
 8009a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68da      	ldr	r2, [r3, #12]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f042 0201 	orr.w	r2, r2, #1
 8009a96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a23      	ldr	r2, [pc, #140]	; (8009b2c <HAL_TIM_Base_Start_IT+0xc4>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d022      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aaa:	d01d      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a1f      	ldr	r2, [pc, #124]	; (8009b30 <HAL_TIM_Base_Start_IT+0xc8>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d018      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a1e      	ldr	r2, [pc, #120]	; (8009b34 <HAL_TIM_Base_Start_IT+0xcc>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d013      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a1c      	ldr	r2, [pc, #112]	; (8009b38 <HAL_TIM_Base_Start_IT+0xd0>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d00e      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a1b      	ldr	r2, [pc, #108]	; (8009b3c <HAL_TIM_Base_Start_IT+0xd4>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d009      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a19      	ldr	r2, [pc, #100]	; (8009b40 <HAL_TIM_Base_Start_IT+0xd8>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d004      	beq.n	8009ae8 <HAL_TIM_Base_Start_IT+0x80>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a18      	ldr	r2, [pc, #96]	; (8009b44 <HAL_TIM_Base_Start_IT+0xdc>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d111      	bne.n	8009b0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	f003 0307 	and.w	r3, r3, #7
 8009af2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2b06      	cmp	r3, #6
 8009af8:	d010      	beq.n	8009b1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f042 0201 	orr.w	r2, r2, #1
 8009b08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b0a:	e007      	b.n	8009b1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f042 0201 	orr.w	r2, r2, #1
 8009b1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	40010000 	.word	0x40010000
 8009b30:	40000400 	.word	0x40000400
 8009b34:	40000800 	.word	0x40000800
 8009b38:	40000c00 	.word	0x40000c00
 8009b3c:	40010400 	.word	0x40010400
 8009b40:	40014000 	.word	0x40014000
 8009b44:	40001800 	.word	0x40001800

08009b48 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68da      	ldr	r2, [r3, #12]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f022 0201 	bic.w	r2, r2, #1
 8009b5e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	6a1a      	ldr	r2, [r3, #32]
 8009b66:	f241 1311 	movw	r3, #4369	; 0x1111
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10f      	bne.n	8009b90 <HAL_TIM_Base_Stop_IT+0x48>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6a1a      	ldr	r2, [r3, #32]
 8009b76:	f240 4344 	movw	r3, #1092	; 0x444
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d107      	bne.n	8009b90 <HAL_TIM_Base_Stop_IT+0x48>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f022 0201 	bic.w	r2, r2, #1
 8009b8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	370c      	adds	r7, #12
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr

08009ba6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ba6:	b580      	push	{r7, lr}
 8009ba8:	b082      	sub	sp, #8
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d101      	bne.n	8009bb8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	e041      	b.n	8009c3c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d106      	bne.n	8009bd2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f839 	bl	8009c44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2202      	movs	r2, #2
 8009bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	3304      	adds	r3, #4
 8009be2:	4619      	mov	r1, r3
 8009be4:	4610      	mov	r0, r2
 8009be6:	f000 fed5 	bl	800a994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2201      	movs	r2, #1
 8009bee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2201      	movs	r2, #1
 8009c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2201      	movs	r2, #1
 8009c16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2201      	movs	r2, #1
 8009c26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009c3a:	2300      	movs	r3, #0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3708      	adds	r7, #8
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009c4c:	bf00      	nop
 8009c4e:	370c      	adds	r7, #12
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d109      	bne.n	8009c7c <HAL_TIM_PWM_Start+0x24>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	bf14      	ite	ne
 8009c74:	2301      	movne	r3, #1
 8009c76:	2300      	moveq	r3, #0
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	e022      	b.n	8009cc2 <HAL_TIM_PWM_Start+0x6a>
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	2b04      	cmp	r3, #4
 8009c80:	d109      	bne.n	8009c96 <HAL_TIM_PWM_Start+0x3e>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	bf14      	ite	ne
 8009c8e:	2301      	movne	r3, #1
 8009c90:	2300      	moveq	r3, #0
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	e015      	b.n	8009cc2 <HAL_TIM_PWM_Start+0x6a>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b08      	cmp	r3, #8
 8009c9a:	d109      	bne.n	8009cb0 <HAL_TIM_PWM_Start+0x58>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	bf14      	ite	ne
 8009ca8:	2301      	movne	r3, #1
 8009caa:	2300      	moveq	r3, #0
 8009cac:	b2db      	uxtb	r3, r3
 8009cae:	e008      	b.n	8009cc2 <HAL_TIM_PWM_Start+0x6a>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	bf14      	ite	ne
 8009cbc:	2301      	movne	r3, #1
 8009cbe:	2300      	moveq	r3, #0
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d001      	beq.n	8009cca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e07c      	b.n	8009dc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d104      	bne.n	8009cda <HAL_TIM_PWM_Start+0x82>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2202      	movs	r2, #2
 8009cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009cd8:	e013      	b.n	8009d02 <HAL_TIM_PWM_Start+0xaa>
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	2b04      	cmp	r3, #4
 8009cde:	d104      	bne.n	8009cea <HAL_TIM_PWM_Start+0x92>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ce8:	e00b      	b.n	8009d02 <HAL_TIM_PWM_Start+0xaa>
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	2b08      	cmp	r3, #8
 8009cee:	d104      	bne.n	8009cfa <HAL_TIM_PWM_Start+0xa2>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2202      	movs	r2, #2
 8009cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009cf8:	e003      	b.n	8009d02 <HAL_TIM_PWM_Start+0xaa>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2202      	movs	r2, #2
 8009cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2201      	movs	r2, #1
 8009d08:	6839      	ldr	r1, [r7, #0]
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f001 f92c 	bl	800af68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a2d      	ldr	r2, [pc, #180]	; (8009dcc <HAL_TIM_PWM_Start+0x174>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d004      	beq.n	8009d24 <HAL_TIM_PWM_Start+0xcc>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a2c      	ldr	r2, [pc, #176]	; (8009dd0 <HAL_TIM_PWM_Start+0x178>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d101      	bne.n	8009d28 <HAL_TIM_PWM_Start+0xd0>
 8009d24:	2301      	movs	r3, #1
 8009d26:	e000      	b.n	8009d2a <HAL_TIM_PWM_Start+0xd2>
 8009d28:	2300      	movs	r3, #0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d007      	beq.n	8009d3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a22      	ldr	r2, [pc, #136]	; (8009dcc <HAL_TIM_PWM_Start+0x174>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d022      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d50:	d01d      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a1f      	ldr	r2, [pc, #124]	; (8009dd4 <HAL_TIM_PWM_Start+0x17c>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d018      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a1d      	ldr	r2, [pc, #116]	; (8009dd8 <HAL_TIM_PWM_Start+0x180>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d013      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a1c      	ldr	r2, [pc, #112]	; (8009ddc <HAL_TIM_PWM_Start+0x184>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d00e      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a16      	ldr	r2, [pc, #88]	; (8009dd0 <HAL_TIM_PWM_Start+0x178>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d009      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a18      	ldr	r2, [pc, #96]	; (8009de0 <HAL_TIM_PWM_Start+0x188>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d004      	beq.n	8009d8e <HAL_TIM_PWM_Start+0x136>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a16      	ldr	r2, [pc, #88]	; (8009de4 <HAL_TIM_PWM_Start+0x18c>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d111      	bne.n	8009db2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	f003 0307 	and.w	r3, r3, #7
 8009d98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2b06      	cmp	r3, #6
 8009d9e:	d010      	beq.n	8009dc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f042 0201 	orr.w	r2, r2, #1
 8009dae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009db0:	e007      	b.n	8009dc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f042 0201 	orr.w	r2, r2, #1
 8009dc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3710      	adds	r7, #16
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	40010000 	.word	0x40010000
 8009dd0:	40010400 	.word	0x40010400
 8009dd4:	40000400 	.word	0x40000400
 8009dd8:	40000800 	.word	0x40000800
 8009ddc:	40000c00 	.word	0x40000c00
 8009de0:	40014000 	.word	0x40014000
 8009de4:	40001800 	.word	0x40001800

08009de8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b082      	sub	sp, #8
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2200      	movs	r2, #0
 8009df8:	6839      	ldr	r1, [r7, #0]
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f001 f8b4 	bl	800af68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a2e      	ldr	r2, [pc, #184]	; (8009ec0 <HAL_TIM_PWM_Stop+0xd8>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d004      	beq.n	8009e14 <HAL_TIM_PWM_Stop+0x2c>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a2d      	ldr	r2, [pc, #180]	; (8009ec4 <HAL_TIM_PWM_Stop+0xdc>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d101      	bne.n	8009e18 <HAL_TIM_PWM_Stop+0x30>
 8009e14:	2301      	movs	r3, #1
 8009e16:	e000      	b.n	8009e1a <HAL_TIM_PWM_Stop+0x32>
 8009e18:	2300      	movs	r3, #0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d017      	beq.n	8009e4e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	6a1a      	ldr	r2, [r3, #32]
 8009e24:	f241 1311 	movw	r3, #4369	; 0x1111
 8009e28:	4013      	ands	r3, r2
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d10f      	bne.n	8009e4e <HAL_TIM_PWM_Stop+0x66>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6a1a      	ldr	r2, [r3, #32]
 8009e34:	f240 4344 	movw	r3, #1092	; 0x444
 8009e38:	4013      	ands	r3, r2
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d107      	bne.n	8009e4e <HAL_TIM_PWM_Stop+0x66>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009e4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	6a1a      	ldr	r2, [r3, #32]
 8009e54:	f241 1311 	movw	r3, #4369	; 0x1111
 8009e58:	4013      	ands	r3, r2
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d10f      	bne.n	8009e7e <HAL_TIM_PWM_Stop+0x96>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	6a1a      	ldr	r2, [r3, #32]
 8009e64:	f240 4344 	movw	r3, #1092	; 0x444
 8009e68:	4013      	ands	r3, r2
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d107      	bne.n	8009e7e <HAL_TIM_PWM_Stop+0x96>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f022 0201 	bic.w	r2, r2, #1
 8009e7c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d104      	bne.n	8009e8e <HAL_TIM_PWM_Stop+0xa6>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009e8c:	e013      	b.n	8009eb6 <HAL_TIM_PWM_Stop+0xce>
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	2b04      	cmp	r3, #4
 8009e92:	d104      	bne.n	8009e9e <HAL_TIM_PWM_Stop+0xb6>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009e9c:	e00b      	b.n	8009eb6 <HAL_TIM_PWM_Stop+0xce>
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	2b08      	cmp	r3, #8
 8009ea2:	d104      	bne.n	8009eae <HAL_TIM_PWM_Stop+0xc6>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009eac:	e003      	b.n	8009eb6 <HAL_TIM_PWM_Stop+0xce>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3708      	adds	r7, #8
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}
 8009ec0:	40010000 	.word	0x40010000
 8009ec4:	40010400 	.word	0x40010400

08009ec8 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b086      	sub	sp, #24
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	60f8      	str	r0, [r7, #12]
 8009ed0:	60b9      	str	r1, [r7, #8]
 8009ed2:	607a      	str	r2, [r7, #4]
 8009ed4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d109      	bne.n	8009ef4 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	bf0c      	ite	eq
 8009eec:	2301      	moveq	r3, #1
 8009eee:	2300      	movne	r3, #0
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	e022      	b.n	8009f3a <HAL_TIM_PWM_Start_DMA+0x72>
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	2b04      	cmp	r3, #4
 8009ef8:	d109      	bne.n	8009f0e <HAL_TIM_PWM_Start_DMA+0x46>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	bf0c      	ite	eq
 8009f06:	2301      	moveq	r3, #1
 8009f08:	2300      	movne	r3, #0
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	e015      	b.n	8009f3a <HAL_TIM_PWM_Start_DMA+0x72>
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	2b08      	cmp	r3, #8
 8009f12:	d109      	bne.n	8009f28 <HAL_TIM_PWM_Start_DMA+0x60>
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	bf0c      	ite	eq
 8009f20:	2301      	moveq	r3, #1
 8009f22:	2300      	movne	r3, #0
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	e008      	b.n	8009f3a <HAL_TIM_PWM_Start_DMA+0x72>
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	bf0c      	ite	eq
 8009f34:	2301      	moveq	r3, #1
 8009f36:	2300      	movne	r3, #0
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d001      	beq.n	8009f42 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8009f3e:	2302      	movs	r3, #2
 8009f40:	e171      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d109      	bne.n	8009f5c <HAL_TIM_PWM_Start_DMA+0x94>
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	bf0c      	ite	eq
 8009f54:	2301      	moveq	r3, #1
 8009f56:	2300      	movne	r3, #0
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	e022      	b.n	8009fa2 <HAL_TIM_PWM_Start_DMA+0xda>
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2b04      	cmp	r3, #4
 8009f60:	d109      	bne.n	8009f76 <HAL_TIM_PWM_Start_DMA+0xae>
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	bf0c      	ite	eq
 8009f6e:	2301      	moveq	r3, #1
 8009f70:	2300      	movne	r3, #0
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	e015      	b.n	8009fa2 <HAL_TIM_PWM_Start_DMA+0xda>
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	2b08      	cmp	r3, #8
 8009f7a:	d109      	bne.n	8009f90 <HAL_TIM_PWM_Start_DMA+0xc8>
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	bf0c      	ite	eq
 8009f88:	2301      	moveq	r3, #1
 8009f8a:	2300      	movne	r3, #0
 8009f8c:	b2db      	uxtb	r3, r3
 8009f8e:	e008      	b.n	8009fa2 <HAL_TIM_PWM_Start_DMA+0xda>
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	bf0c      	ite	eq
 8009f9c:	2301      	moveq	r3, #1
 8009f9e:	2300      	movne	r3, #0
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d024      	beq.n	8009ff0 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d104      	bne.n	8009fb6 <HAL_TIM_PWM_Start_DMA+0xee>
 8009fac:	887b      	ldrh	r3, [r7, #2]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d001      	beq.n	8009fb6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	e137      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d104      	bne.n	8009fc6 <HAL_TIM_PWM_Start_DMA+0xfe>
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009fc4:	e016      	b.n	8009ff4 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	2b04      	cmp	r3, #4
 8009fca:	d104      	bne.n	8009fd6 <HAL_TIM_PWM_Start_DMA+0x10e>
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2202      	movs	r2, #2
 8009fd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009fd4:	e00e      	b.n	8009ff4 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	2b08      	cmp	r3, #8
 8009fda:	d104      	bne.n	8009fe6 <HAL_TIM_PWM_Start_DMA+0x11e>
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2202      	movs	r2, #2
 8009fe0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009fe4:	e006      	b.n	8009ff4 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	2202      	movs	r2, #2
 8009fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009fee:	e001      	b.n	8009ff4 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e118      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	2b0c      	cmp	r3, #12
 8009ff8:	f200 80ae 	bhi.w	800a158 <HAL_TIM_PWM_Start_DMA+0x290>
 8009ffc:	a201      	add	r2, pc, #4	; (adr r2, 800a004 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8009ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a002:	bf00      	nop
 800a004:	0800a039 	.word	0x0800a039
 800a008:	0800a159 	.word	0x0800a159
 800a00c:	0800a159 	.word	0x0800a159
 800a010:	0800a159 	.word	0x0800a159
 800a014:	0800a081 	.word	0x0800a081
 800a018:	0800a159 	.word	0x0800a159
 800a01c:	0800a159 	.word	0x0800a159
 800a020:	0800a159 	.word	0x0800a159
 800a024:	0800a0c9 	.word	0x0800a0c9
 800a028:	0800a159 	.word	0x0800a159
 800a02c:	0800a159 	.word	0x0800a159
 800a030:	0800a159 	.word	0x0800a159
 800a034:	0800a111 	.word	0x0800a111
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a03c:	4a7c      	ldr	r2, [pc, #496]	; (800a230 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a03e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a044:	4a7b      	ldr	r2, [pc, #492]	; (800a234 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a046:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04c:	4a7a      	ldr	r2, [pc, #488]	; (800a238 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a04e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800a054:	6879      	ldr	r1, [r7, #4]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	3334      	adds	r3, #52	; 0x34
 800a05c:	461a      	mov	r2, r3
 800a05e:	887b      	ldrh	r3, [r7, #2]
 800a060:	f7fb fcf2 	bl	8005a48 <HAL_DMA_Start_IT>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d001      	beq.n	800a06e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e0db      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68da      	ldr	r2, [r3, #12]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a07c:	60da      	str	r2, [r3, #12]
      break;
 800a07e:	e06e      	b.n	800a15e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a084:	4a6a      	ldr	r2, [pc, #424]	; (800a230 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a086:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a08c:	4a69      	ldr	r2, [pc, #420]	; (800a234 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a08e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a094:	4a68      	ldr	r2, [pc, #416]	; (800a238 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a096:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800a09c:	6879      	ldr	r1, [r7, #4]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	3338      	adds	r3, #56	; 0x38
 800a0a4:	461a      	mov	r2, r3
 800a0a6:	887b      	ldrh	r3, [r7, #2]
 800a0a8:	f7fb fcce 	bl	8005a48 <HAL_DMA_Start_IT>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d001      	beq.n	800a0b6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	e0b7      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	68da      	ldr	r2, [r3, #12]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a0c4:	60da      	str	r2, [r3, #12]
      break;
 800a0c6:	e04a      	b.n	800a15e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0cc:	4a58      	ldr	r2, [pc, #352]	; (800a230 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a0ce:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0d4:	4a57      	ldr	r2, [pc, #348]	; (800a234 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a0d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0dc:	4a56      	ldr	r2, [pc, #344]	; (800a238 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a0de:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a0e4:	6879      	ldr	r1, [r7, #4]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	333c      	adds	r3, #60	; 0x3c
 800a0ec:	461a      	mov	r2, r3
 800a0ee:	887b      	ldrh	r3, [r7, #2]
 800a0f0:	f7fb fcaa 	bl	8005a48 <HAL_DMA_Start_IT>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d001      	beq.n	800a0fe <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e093      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68da      	ldr	r2, [r3, #12]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a10c:	60da      	str	r2, [r3, #12]
      break;
 800a10e:	e026      	b.n	800a15e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a114:	4a46      	ldr	r2, [pc, #280]	; (800a230 <HAL_TIM_PWM_Start_DMA+0x368>)
 800a116:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a11c:	4a45      	ldr	r2, [pc, #276]	; (800a234 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a11e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a124:	4a44      	ldr	r2, [pc, #272]	; (800a238 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a126:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a12c:	6879      	ldr	r1, [r7, #4]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	3340      	adds	r3, #64	; 0x40
 800a134:	461a      	mov	r2, r3
 800a136:	887b      	ldrh	r3, [r7, #2]
 800a138:	f7fb fc86 	bl	8005a48 <HAL_DMA_Start_IT>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d001      	beq.n	800a146 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	e06f      	b.n	800a226 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	68da      	ldr	r2, [r3, #12]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a154:	60da      	str	r2, [r3, #12]
      break;
 800a156:	e002      	b.n	800a15e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	75fb      	strb	r3, [r7, #23]
      break;
 800a15c:	bf00      	nop
  }

  if (status == HAL_OK)
 800a15e:	7dfb      	ldrb	r3, [r7, #23]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d15f      	bne.n	800a224 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2201      	movs	r2, #1
 800a16a:	68b9      	ldr	r1, [r7, #8]
 800a16c:	4618      	mov	r0, r3
 800a16e:	f000 fefb 	bl	800af68 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a31      	ldr	r2, [pc, #196]	; (800a23c <HAL_TIM_PWM_Start_DMA+0x374>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d004      	beq.n	800a186 <HAL_TIM_PWM_Start_DMA+0x2be>
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a2f      	ldr	r2, [pc, #188]	; (800a240 <HAL_TIM_PWM_Start_DMA+0x378>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d101      	bne.n	800a18a <HAL_TIM_PWM_Start_DMA+0x2c2>
 800a186:	2301      	movs	r3, #1
 800a188:	e000      	b.n	800a18c <HAL_TIM_PWM_Start_DMA+0x2c4>
 800a18a:	2300      	movs	r3, #0
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d007      	beq.n	800a1a0 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a19e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4a25      	ldr	r2, [pc, #148]	; (800a23c <HAL_TIM_PWM_Start_DMA+0x374>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d022      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1b2:	d01d      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a22      	ldr	r2, [pc, #136]	; (800a244 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d018      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a21      	ldr	r2, [pc, #132]	; (800a248 <HAL_TIM_PWM_Start_DMA+0x380>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d013      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a1f      	ldr	r2, [pc, #124]	; (800a24c <HAL_TIM_PWM_Start_DMA+0x384>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d00e      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a1a      	ldr	r2, [pc, #104]	; (800a240 <HAL_TIM_PWM_Start_DMA+0x378>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d009      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4a1b      	ldr	r2, [pc, #108]	; (800a250 <HAL_TIM_PWM_Start_DMA+0x388>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d004      	beq.n	800a1f0 <HAL_TIM_PWM_Start_DMA+0x328>
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4a1a      	ldr	r2, [pc, #104]	; (800a254 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d111      	bne.n	800a214 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	689b      	ldr	r3, [r3, #8]
 800a1f6:	f003 0307 	and.w	r3, r3, #7
 800a1fa:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	2b06      	cmp	r3, #6
 800a200:	d010      	beq.n	800a224 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f042 0201 	orr.w	r2, r2, #1
 800a210:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a212:	e007      	b.n	800a224 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	681a      	ldr	r2, [r3, #0]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f042 0201 	orr.w	r2, r2, #1
 800a222:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800a224:	7dfb      	ldrb	r3, [r7, #23]
}
 800a226:	4618      	mov	r0, r3
 800a228:	3718      	adds	r7, #24
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	0800a885 	.word	0x0800a885
 800a234:	0800a92d 	.word	0x0800a92d
 800a238:	0800a7f3 	.word	0x0800a7f3
 800a23c:	40010000 	.word	0x40010000
 800a240:	40010400 	.word	0x40010400
 800a244:	40000400 	.word	0x40000400
 800a248:	40000800 	.word	0x40000800
 800a24c:	40000c00 	.word	0x40000c00
 800a250:	40014000 	.word	0x40014000
 800a254:	40001800 	.word	0x40001800

0800a258 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	691b      	ldr	r3, [r3, #16]
 800a266:	f003 0302 	and.w	r3, r3, #2
 800a26a:	2b02      	cmp	r3, #2
 800a26c:	d122      	bne.n	800a2b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	f003 0302 	and.w	r3, r3, #2
 800a278:	2b02      	cmp	r3, #2
 800a27a:	d11b      	bne.n	800a2b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f06f 0202 	mvn.w	r2, #2
 800a284:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2201      	movs	r2, #1
 800a28a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	699b      	ldr	r3, [r3, #24]
 800a292:	f003 0303 	and.w	r3, r3, #3
 800a296:	2b00      	cmp	r3, #0
 800a298:	d003      	beq.n	800a2a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fa77 	bl	800a78e <HAL_TIM_IC_CaptureCallback>
 800a2a0:	e005      	b.n	800a2ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f000 fa69 	bl	800a77a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 fa7a 	bl	800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	f003 0304 	and.w	r3, r3, #4
 800a2be:	2b04      	cmp	r3, #4
 800a2c0:	d122      	bne.n	800a308 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	68db      	ldr	r3, [r3, #12]
 800a2c8:	f003 0304 	and.w	r3, r3, #4
 800a2cc:	2b04      	cmp	r3, #4
 800a2ce:	d11b      	bne.n	800a308 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f06f 0204 	mvn.w	r2, #4
 800a2d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2202      	movs	r2, #2
 800a2de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	699b      	ldr	r3, [r3, #24]
 800a2e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d003      	beq.n	800a2f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 fa4d 	bl	800a78e <HAL_TIM_IC_CaptureCallback>
 800a2f4:	e005      	b.n	800a302 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 fa3f 	bl	800a77a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fa50 	bl	800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2200      	movs	r2, #0
 800a306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	691b      	ldr	r3, [r3, #16]
 800a30e:	f003 0308 	and.w	r3, r3, #8
 800a312:	2b08      	cmp	r3, #8
 800a314:	d122      	bne.n	800a35c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	68db      	ldr	r3, [r3, #12]
 800a31c:	f003 0308 	and.w	r3, r3, #8
 800a320:	2b08      	cmp	r3, #8
 800a322:	d11b      	bne.n	800a35c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f06f 0208 	mvn.w	r2, #8
 800a32c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2204      	movs	r2, #4
 800a332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	69db      	ldr	r3, [r3, #28]
 800a33a:	f003 0303 	and.w	r3, r3, #3
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d003      	beq.n	800a34a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 fa23 	bl	800a78e <HAL_TIM_IC_CaptureCallback>
 800a348:	e005      	b.n	800a356 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 fa15 	bl	800a77a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 fa26 	bl	800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2200      	movs	r2, #0
 800a35a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	691b      	ldr	r3, [r3, #16]
 800a362:	f003 0310 	and.w	r3, r3, #16
 800a366:	2b10      	cmp	r3, #16
 800a368:	d122      	bne.n	800a3b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	f003 0310 	and.w	r3, r3, #16
 800a374:	2b10      	cmp	r3, #16
 800a376:	d11b      	bne.n	800a3b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f06f 0210 	mvn.w	r2, #16
 800a380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2208      	movs	r2, #8
 800a386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	69db      	ldr	r3, [r3, #28]
 800a38e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a392:	2b00      	cmp	r3, #0
 800a394:	d003      	beq.n	800a39e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 f9f9 	bl	800a78e <HAL_TIM_IC_CaptureCallback>
 800a39c:	e005      	b.n	800a3aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 f9eb 	bl	800a77a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 f9fc 	bl	800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	691b      	ldr	r3, [r3, #16]
 800a3b6:	f003 0301 	and.w	r3, r3, #1
 800a3ba:	2b01      	cmp	r3, #1
 800a3bc:	d10e      	bne.n	800a3dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	68db      	ldr	r3, [r3, #12]
 800a3c4:	f003 0301 	and.w	r3, r3, #1
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d107      	bne.n	800a3dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f06f 0201 	mvn.w	r2, #1
 800a3d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7f8 fe04 	bl	8002fe4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	691b      	ldr	r3, [r3, #16]
 800a3e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3e6:	2b80      	cmp	r3, #128	; 0x80
 800a3e8:	d10e      	bne.n	800a408 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	68db      	ldr	r3, [r3, #12]
 800a3f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3f4:	2b80      	cmp	r3, #128	; 0x80
 800a3f6:	d107      	bne.n	800a408 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f001 f946 	bl	800b694 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a412:	2b40      	cmp	r3, #64	; 0x40
 800a414:	d10e      	bne.n	800a434 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a420:	2b40      	cmp	r3, #64	; 0x40
 800a422:	d107      	bne.n	800a434 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a42c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 f9cb 	bl	800a7ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	691b      	ldr	r3, [r3, #16]
 800a43a:	f003 0320 	and.w	r3, r3, #32
 800a43e:	2b20      	cmp	r3, #32
 800a440:	d10e      	bne.n	800a460 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68db      	ldr	r3, [r3, #12]
 800a448:	f003 0320 	and.w	r3, r3, #32
 800a44c:	2b20      	cmp	r3, #32
 800a44e:	d107      	bne.n	800a460 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f06f 0220 	mvn.w	r2, #32
 800a458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f001 f910 	bl	800b680 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a460:	bf00      	nop
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b086      	sub	sp, #24
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a474:	2300      	movs	r3, #0
 800a476:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d101      	bne.n	800a486 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a482:	2302      	movs	r3, #2
 800a484:	e0ae      	b.n	800a5e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	2201      	movs	r2, #1
 800a48a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2b0c      	cmp	r3, #12
 800a492:	f200 809f 	bhi.w	800a5d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a496:	a201      	add	r2, pc, #4	; (adr r2, 800a49c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a49c:	0800a4d1 	.word	0x0800a4d1
 800a4a0:	0800a5d5 	.word	0x0800a5d5
 800a4a4:	0800a5d5 	.word	0x0800a5d5
 800a4a8:	0800a5d5 	.word	0x0800a5d5
 800a4ac:	0800a511 	.word	0x0800a511
 800a4b0:	0800a5d5 	.word	0x0800a5d5
 800a4b4:	0800a5d5 	.word	0x0800a5d5
 800a4b8:	0800a5d5 	.word	0x0800a5d5
 800a4bc:	0800a553 	.word	0x0800a553
 800a4c0:	0800a5d5 	.word	0x0800a5d5
 800a4c4:	0800a5d5 	.word	0x0800a5d5
 800a4c8:	0800a5d5 	.word	0x0800a5d5
 800a4cc:	0800a593 	.word	0x0800a593
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68b9      	ldr	r1, [r7, #8]
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f000 fafc 	bl	800aad4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	699a      	ldr	r2, [r3, #24]
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f042 0208 	orr.w	r2, r2, #8
 800a4ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	699a      	ldr	r2, [r3, #24]
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f022 0204 	bic.w	r2, r2, #4
 800a4fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	6999      	ldr	r1, [r3, #24]
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	691a      	ldr	r2, [r3, #16]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	430a      	orrs	r2, r1
 800a50c:	619a      	str	r2, [r3, #24]
      break;
 800a50e:	e064      	b.n	800a5da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	68b9      	ldr	r1, [r7, #8]
 800a516:	4618      	mov	r0, r3
 800a518:	f000 fb4c 	bl	800abb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	699a      	ldr	r2, [r3, #24]
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a52a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	699a      	ldr	r2, [r3, #24]
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a53a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	6999      	ldr	r1, [r3, #24]
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	021a      	lsls	r2, r3, #8
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	430a      	orrs	r2, r1
 800a54e:	619a      	str	r2, [r3, #24]
      break;
 800a550:	e043      	b.n	800a5da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	68b9      	ldr	r1, [r7, #8]
 800a558:	4618      	mov	r0, r3
 800a55a:	f000 fba1 	bl	800aca0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	69da      	ldr	r2, [r3, #28]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f042 0208 	orr.w	r2, r2, #8
 800a56c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	69da      	ldr	r2, [r3, #28]
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f022 0204 	bic.w	r2, r2, #4
 800a57c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	69d9      	ldr	r1, [r3, #28]
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	691a      	ldr	r2, [r3, #16]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	430a      	orrs	r2, r1
 800a58e:	61da      	str	r2, [r3, #28]
      break;
 800a590:	e023      	b.n	800a5da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68b9      	ldr	r1, [r7, #8]
 800a598:	4618      	mov	r0, r3
 800a59a:	f000 fbf5 	bl	800ad88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	69da      	ldr	r2, [r3, #28]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	69da      	ldr	r2, [r3, #28]
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a5bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	69d9      	ldr	r1, [r3, #28]
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	021a      	lsls	r2, r3, #8
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	430a      	orrs	r2, r1
 800a5d0:	61da      	str	r2, [r3, #28]
      break;
 800a5d2:	e002      	b.n	800a5da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	75fb      	strb	r3, [r7, #23]
      break;
 800a5d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a5e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3718      	adds	r7, #24
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a600:	2b01      	cmp	r3, #1
 800a602:	d101      	bne.n	800a608 <HAL_TIM_ConfigClockSource+0x1c>
 800a604:	2302      	movs	r3, #2
 800a606:	e0b4      	b.n	800a772 <HAL_TIM_ConfigClockSource+0x186>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2202      	movs	r2, #2
 800a614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	689b      	ldr	r3, [r3, #8]
 800a61e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a626:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a62e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	68ba      	ldr	r2, [r7, #8]
 800a636:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a640:	d03e      	beq.n	800a6c0 <HAL_TIM_ConfigClockSource+0xd4>
 800a642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a646:	f200 8087 	bhi.w	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a64a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a64e:	f000 8086 	beq.w	800a75e <HAL_TIM_ConfigClockSource+0x172>
 800a652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a656:	d87f      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a658:	2b70      	cmp	r3, #112	; 0x70
 800a65a:	d01a      	beq.n	800a692 <HAL_TIM_ConfigClockSource+0xa6>
 800a65c:	2b70      	cmp	r3, #112	; 0x70
 800a65e:	d87b      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a660:	2b60      	cmp	r3, #96	; 0x60
 800a662:	d050      	beq.n	800a706 <HAL_TIM_ConfigClockSource+0x11a>
 800a664:	2b60      	cmp	r3, #96	; 0x60
 800a666:	d877      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a668:	2b50      	cmp	r3, #80	; 0x50
 800a66a:	d03c      	beq.n	800a6e6 <HAL_TIM_ConfigClockSource+0xfa>
 800a66c:	2b50      	cmp	r3, #80	; 0x50
 800a66e:	d873      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a670:	2b40      	cmp	r3, #64	; 0x40
 800a672:	d058      	beq.n	800a726 <HAL_TIM_ConfigClockSource+0x13a>
 800a674:	2b40      	cmp	r3, #64	; 0x40
 800a676:	d86f      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a678:	2b30      	cmp	r3, #48	; 0x30
 800a67a:	d064      	beq.n	800a746 <HAL_TIM_ConfigClockSource+0x15a>
 800a67c:	2b30      	cmp	r3, #48	; 0x30
 800a67e:	d86b      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a680:	2b20      	cmp	r3, #32
 800a682:	d060      	beq.n	800a746 <HAL_TIM_ConfigClockSource+0x15a>
 800a684:	2b20      	cmp	r3, #32
 800a686:	d867      	bhi.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d05c      	beq.n	800a746 <HAL_TIM_ConfigClockSource+0x15a>
 800a68c:	2b10      	cmp	r3, #16
 800a68e:	d05a      	beq.n	800a746 <HAL_TIM_ConfigClockSource+0x15a>
 800a690:	e062      	b.n	800a758 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6818      	ldr	r0, [r3, #0]
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	6899      	ldr	r1, [r3, #8]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	685a      	ldr	r2, [r3, #4]
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	f000 fc41 	bl	800af28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a6b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	68ba      	ldr	r2, [r7, #8]
 800a6bc:	609a      	str	r2, [r3, #8]
      break;
 800a6be:	e04f      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6818      	ldr	r0, [r3, #0]
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	6899      	ldr	r1, [r3, #8]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	685a      	ldr	r2, [r3, #4]
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	f000 fc2a 	bl	800af28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	689a      	ldr	r2, [r3, #8]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6e2:	609a      	str	r2, [r3, #8]
      break;
 800a6e4:	e03c      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6818      	ldr	r0, [r3, #0]
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	6859      	ldr	r1, [r3, #4]
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	68db      	ldr	r3, [r3, #12]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	f000 fb9e 	bl	800ae34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2150      	movs	r1, #80	; 0x50
 800a6fe:	4618      	mov	r0, r3
 800a700:	f000 fbf7 	bl	800aef2 <TIM_ITRx_SetConfig>
      break;
 800a704:	e02c      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6818      	ldr	r0, [r3, #0]
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	6859      	ldr	r1, [r3, #4]
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	461a      	mov	r2, r3
 800a714:	f000 fbbd 	bl	800ae92 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2160      	movs	r1, #96	; 0x60
 800a71e:	4618      	mov	r0, r3
 800a720:	f000 fbe7 	bl	800aef2 <TIM_ITRx_SetConfig>
      break;
 800a724:	e01c      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6818      	ldr	r0, [r3, #0]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	6859      	ldr	r1, [r3, #4]
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	68db      	ldr	r3, [r3, #12]
 800a732:	461a      	mov	r2, r3
 800a734:	f000 fb7e 	bl	800ae34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	2140      	movs	r1, #64	; 0x40
 800a73e:	4618      	mov	r0, r3
 800a740:	f000 fbd7 	bl	800aef2 <TIM_ITRx_SetConfig>
      break;
 800a744:	e00c      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4619      	mov	r1, r3
 800a750:	4610      	mov	r0, r2
 800a752:	f000 fbce 	bl	800aef2 <TIM_ITRx_SetConfig>
      break;
 800a756:	e003      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a758:	2301      	movs	r3, #1
 800a75a:	73fb      	strb	r3, [r7, #15]
      break;
 800a75c:	e000      	b.n	800a760 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a75e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2201      	movs	r2, #1
 800a764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a770:	7bfb      	ldrb	r3, [r7, #15]
}
 800a772:	4618      	mov	r0, r3
 800a774:	3710      	adds	r7, #16
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}

0800a77a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a77a:	b480      	push	{r7}
 800a77c:	b083      	sub	sp, #12
 800a77e:	af00      	add	r7, sp, #0
 800a780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a782:	bf00      	nop
 800a784:	370c      	adds	r7, #12
 800a786:	46bd      	mov	sp, r7
 800a788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78c:	4770      	bx	lr

0800a78e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a78e:	b480      	push	{r7}
 800a790:	b083      	sub	sp, #12
 800a792:	af00      	add	r7, sp, #0
 800a794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a796:	bf00      	nop
 800a798:	370c      	adds	r7, #12
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr

0800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a7a2:	b480      	push	{r7}
 800a7a4:	b083      	sub	sp, #12
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a7aa:	bf00      	nop
 800a7ac:	370c      	adds	r7, #12
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr

0800a7b6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a7b6:	b480      	push	{r7}
 800a7b8:	b083      	sub	sp, #12
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a7be:	bf00      	nop
 800a7c0:	370c      	adds	r7, #12
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr

0800a7ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b083      	sub	sp, #12
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a7d2:	bf00      	nop
 800a7d4:	370c      	adds	r7, #12
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr

0800a7de <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a7de:	b480      	push	{r7}
 800a7e0:	b083      	sub	sp, #12
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a7e6:	bf00      	nop
 800a7e8:	370c      	adds	r7, #12
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr

0800a7f2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b084      	sub	sp, #16
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7fe:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	429a      	cmp	r2, r3
 800a808:	d107      	bne.n	800a81a <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2201      	movs	r2, #1
 800a80e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	2201      	movs	r2, #1
 800a814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a818:	e02a      	b.n	800a870 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	429a      	cmp	r2, r3
 800a822:	d107      	bne.n	800a834 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2202      	movs	r2, #2
 800a828:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2201      	movs	r2, #1
 800a82e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a832:	e01d      	b.n	800a870 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d107      	bne.n	800a84e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2204      	movs	r2, #4
 800a842:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2201      	movs	r2, #1
 800a848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a84c:	e010      	b.n	800a870 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	429a      	cmp	r2, r3
 800a856:	d107      	bne.n	800a868 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2208      	movs	r2, #8
 800a85c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2201      	movs	r2, #1
 800a862:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a866:	e003      	b.n	800a870 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f7ff ffb4 	bl	800a7de <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2200      	movs	r2, #0
 800a87a:	771a      	strb	r2, [r3, #28]
}
 800a87c:	bf00      	nop
 800a87e:	3710      	adds	r7, #16
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a890:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	429a      	cmp	r2, r3
 800a89a:	d10b      	bne.n	800a8b4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2201      	movs	r2, #1
 800a8a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	69db      	ldr	r3, [r3, #28]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d136      	bne.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a8b2:	e031      	b.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d10b      	bne.n	800a8d6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2202      	movs	r2, #2
 800a8c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d125      	bne.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a8d4:	e020      	b.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	d10b      	bne.n	800a8f8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2204      	movs	r2, #4
 800a8e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	69db      	ldr	r3, [r3, #28]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d114      	bne.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a8f6:	e00f      	b.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d10a      	bne.n	800a918 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2208      	movs	r2, #8
 800a906:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	69db      	ldr	r3, [r3, #28]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d103      	bne.n	800a918 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a918:	68f8      	ldr	r0, [r7, #12]
 800a91a:	f7ff ff42 	bl	800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2200      	movs	r2, #0
 800a922:	771a      	strb	r2, [r3, #28]
}
 800a924:	bf00      	nop
 800a926:	3710      	adds	r7, #16
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a938:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	429a      	cmp	r2, r3
 800a942:	d103      	bne.n	800a94c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	2201      	movs	r2, #1
 800a948:	771a      	strb	r2, [r3, #28]
 800a94a:	e019      	b.n	800a980 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	429a      	cmp	r2, r3
 800a954:	d103      	bne.n	800a95e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	2202      	movs	r2, #2
 800a95a:	771a      	strb	r2, [r3, #28]
 800a95c:	e010      	b.n	800a980 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	429a      	cmp	r2, r3
 800a966:	d103      	bne.n	800a970 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2204      	movs	r2, #4
 800a96c:	771a      	strb	r2, [r3, #28]
 800a96e:	e007      	b.n	800a980 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	429a      	cmp	r2, r3
 800a978:	d102      	bne.n	800a980 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2208      	movs	r2, #8
 800a97e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f7ff ff18 	bl	800a7b6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2200      	movs	r2, #0
 800a98a:	771a      	strb	r2, [r3, #28]
}
 800a98c:	bf00      	nop
 800a98e:	3710      	adds	r7, #16
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}

0800a994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a994:	b480      	push	{r7}
 800a996:	b085      	sub	sp, #20
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	4a40      	ldr	r2, [pc, #256]	; (800aaa8 <TIM_Base_SetConfig+0x114>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d013      	beq.n	800a9d4 <TIM_Base_SetConfig+0x40>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9b2:	d00f      	beq.n	800a9d4 <TIM_Base_SetConfig+0x40>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a3d      	ldr	r2, [pc, #244]	; (800aaac <TIM_Base_SetConfig+0x118>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d00b      	beq.n	800a9d4 <TIM_Base_SetConfig+0x40>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a3c      	ldr	r2, [pc, #240]	; (800aab0 <TIM_Base_SetConfig+0x11c>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d007      	beq.n	800a9d4 <TIM_Base_SetConfig+0x40>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a3b      	ldr	r2, [pc, #236]	; (800aab4 <TIM_Base_SetConfig+0x120>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d003      	beq.n	800a9d4 <TIM_Base_SetConfig+0x40>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	4a3a      	ldr	r2, [pc, #232]	; (800aab8 <TIM_Base_SetConfig+0x124>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d108      	bne.n	800a9e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	4a2f      	ldr	r2, [pc, #188]	; (800aaa8 <TIM_Base_SetConfig+0x114>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d02b      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9f4:	d027      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	4a2c      	ldr	r2, [pc, #176]	; (800aaac <TIM_Base_SetConfig+0x118>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d023      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	4a2b      	ldr	r2, [pc, #172]	; (800aab0 <TIM_Base_SetConfig+0x11c>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d01f      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	4a2a      	ldr	r2, [pc, #168]	; (800aab4 <TIM_Base_SetConfig+0x120>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d01b      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	4a29      	ldr	r2, [pc, #164]	; (800aab8 <TIM_Base_SetConfig+0x124>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d017      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	4a28      	ldr	r2, [pc, #160]	; (800aabc <TIM_Base_SetConfig+0x128>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d013      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	4a27      	ldr	r2, [pc, #156]	; (800aac0 <TIM_Base_SetConfig+0x12c>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d00f      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4a26      	ldr	r2, [pc, #152]	; (800aac4 <TIM_Base_SetConfig+0x130>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d00b      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a25      	ldr	r2, [pc, #148]	; (800aac8 <TIM_Base_SetConfig+0x134>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d007      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	4a24      	ldr	r2, [pc, #144]	; (800aacc <TIM_Base_SetConfig+0x138>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d003      	beq.n	800aa46 <TIM_Base_SetConfig+0xb2>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a23      	ldr	r2, [pc, #140]	; (800aad0 <TIM_Base_SetConfig+0x13c>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d108      	bne.n	800aa58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	4313      	orrs	r3, r2
 800aa56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	695b      	ldr	r3, [r3, #20]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	68fa      	ldr	r2, [r7, #12]
 800aa6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	689a      	ldr	r2, [r3, #8]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	4a0a      	ldr	r2, [pc, #40]	; (800aaa8 <TIM_Base_SetConfig+0x114>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d003      	beq.n	800aa8c <TIM_Base_SetConfig+0xf8>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	4a0c      	ldr	r2, [pc, #48]	; (800aab8 <TIM_Base_SetConfig+0x124>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d103      	bne.n	800aa94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	691a      	ldr	r2, [r3, #16]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2201      	movs	r2, #1
 800aa98:	615a      	str	r2, [r3, #20]
}
 800aa9a:	bf00      	nop
 800aa9c:	3714      	adds	r7, #20
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr
 800aaa6:	bf00      	nop
 800aaa8:	40010000 	.word	0x40010000
 800aaac:	40000400 	.word	0x40000400
 800aab0:	40000800 	.word	0x40000800
 800aab4:	40000c00 	.word	0x40000c00
 800aab8:	40010400 	.word	0x40010400
 800aabc:	40014000 	.word	0x40014000
 800aac0:	40014400 	.word	0x40014400
 800aac4:	40014800 	.word	0x40014800
 800aac8:	40001800 	.word	0x40001800
 800aacc:	40001c00 	.word	0x40001c00
 800aad0:	40002000 	.word	0x40002000

0800aad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b087      	sub	sp, #28
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6a1b      	ldr	r3, [r3, #32]
 800aae2:	f023 0201 	bic.w	r2, r3, #1
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6a1b      	ldr	r3, [r3, #32]
 800aaee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	699b      	ldr	r3, [r3, #24]
 800aafa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f023 0303 	bic.w	r3, r3, #3
 800ab0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	68fa      	ldr	r2, [r7, #12]
 800ab12:	4313      	orrs	r3, r2
 800ab14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	f023 0302 	bic.w	r3, r3, #2
 800ab1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	697a      	ldr	r2, [r7, #20]
 800ab24:	4313      	orrs	r3, r2
 800ab26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	4a20      	ldr	r2, [pc, #128]	; (800abac <TIM_OC1_SetConfig+0xd8>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d003      	beq.n	800ab38 <TIM_OC1_SetConfig+0x64>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4a1f      	ldr	r2, [pc, #124]	; (800abb0 <TIM_OC1_SetConfig+0xdc>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d10c      	bne.n	800ab52 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	f023 0308 	bic.w	r3, r3, #8
 800ab3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	68db      	ldr	r3, [r3, #12]
 800ab44:	697a      	ldr	r2, [r7, #20]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	f023 0304 	bic.w	r3, r3, #4
 800ab50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a15      	ldr	r2, [pc, #84]	; (800abac <TIM_OC1_SetConfig+0xd8>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d003      	beq.n	800ab62 <TIM_OC1_SetConfig+0x8e>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a14      	ldr	r2, [pc, #80]	; (800abb0 <TIM_OC1_SetConfig+0xdc>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d111      	bne.n	800ab86 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ab68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ab70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	695b      	ldr	r3, [r3, #20]
 800ab76:	693a      	ldr	r2, [r7, #16]
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	699b      	ldr	r3, [r3, #24]
 800ab80:	693a      	ldr	r2, [r7, #16]
 800ab82:	4313      	orrs	r3, r2
 800ab84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	693a      	ldr	r2, [r7, #16]
 800ab8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	68fa      	ldr	r2, [r7, #12]
 800ab90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	685a      	ldr	r2, [r3, #4]
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	697a      	ldr	r2, [r7, #20]
 800ab9e:	621a      	str	r2, [r3, #32]
}
 800aba0:	bf00      	nop
 800aba2:	371c      	adds	r7, #28
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr
 800abac:	40010000 	.word	0x40010000
 800abb0:	40010400 	.word	0x40010400

0800abb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b087      	sub	sp, #28
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6a1b      	ldr	r3, [r3, #32]
 800abc2:	f023 0210 	bic.w	r2, r3, #16
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6a1b      	ldr	r3, [r3, #32]
 800abce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	685b      	ldr	r3, [r3, #4]
 800abd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	699b      	ldr	r3, [r3, #24]
 800abda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800abe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800abea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	021b      	lsls	r3, r3, #8
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	4313      	orrs	r3, r2
 800abf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	f023 0320 	bic.w	r3, r3, #32
 800abfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	011b      	lsls	r3, r3, #4
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	4a22      	ldr	r2, [pc, #136]	; (800ac98 <TIM_OC2_SetConfig+0xe4>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d003      	beq.n	800ac1c <TIM_OC2_SetConfig+0x68>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	4a21      	ldr	r2, [pc, #132]	; (800ac9c <TIM_OC2_SetConfig+0xe8>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d10d      	bne.n	800ac38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	68db      	ldr	r3, [r3, #12]
 800ac28:	011b      	lsls	r3, r3, #4
 800ac2a:	697a      	ldr	r2, [r7, #20]
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac36:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	4a17      	ldr	r2, [pc, #92]	; (800ac98 <TIM_OC2_SetConfig+0xe4>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d003      	beq.n	800ac48 <TIM_OC2_SetConfig+0x94>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	4a16      	ldr	r2, [pc, #88]	; (800ac9c <TIM_OC2_SetConfig+0xe8>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d113      	bne.n	800ac70 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ac4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	695b      	ldr	r3, [r3, #20]
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	693a      	ldr	r2, [r7, #16]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	699b      	ldr	r3, [r3, #24]
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	693a      	ldr	r2, [r7, #16]
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	693a      	ldr	r2, [r7, #16]
 800ac74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	697a      	ldr	r2, [r7, #20]
 800ac88:	621a      	str	r2, [r3, #32]
}
 800ac8a:	bf00      	nop
 800ac8c:	371c      	adds	r7, #28
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	40010000 	.word	0x40010000
 800ac9c:	40010400 	.word	0x40010400

0800aca0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aca0:	b480      	push	{r7}
 800aca2:	b087      	sub	sp, #28
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a1b      	ldr	r3, [r3, #32]
 800acae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6a1b      	ldr	r3, [r3, #32]
 800acba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	69db      	ldr	r3, [r3, #28]
 800acc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f023 0303 	bic.w	r3, r3, #3
 800acd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68fa      	ldr	r2, [r7, #12]
 800acde:	4313      	orrs	r3, r2
 800ace0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ace8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	021b      	lsls	r3, r3, #8
 800acf0:	697a      	ldr	r2, [r7, #20]
 800acf2:	4313      	orrs	r3, r2
 800acf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a21      	ldr	r2, [pc, #132]	; (800ad80 <TIM_OC3_SetConfig+0xe0>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d003      	beq.n	800ad06 <TIM_OC3_SetConfig+0x66>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4a20      	ldr	r2, [pc, #128]	; (800ad84 <TIM_OC3_SetConfig+0xe4>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d10d      	bne.n	800ad22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ad0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	021b      	lsls	r3, r3, #8
 800ad14:	697a      	ldr	r2, [r7, #20]
 800ad16:	4313      	orrs	r3, r2
 800ad18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ad20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	4a16      	ldr	r2, [pc, #88]	; (800ad80 <TIM_OC3_SetConfig+0xe0>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d003      	beq.n	800ad32 <TIM_OC3_SetConfig+0x92>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	4a15      	ldr	r2, [pc, #84]	; (800ad84 <TIM_OC3_SetConfig+0xe4>)
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	d113      	bne.n	800ad5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ad32:	693b      	ldr	r3, [r7, #16]
 800ad34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ad40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	695b      	ldr	r3, [r3, #20]
 800ad46:	011b      	lsls	r3, r3, #4
 800ad48:	693a      	ldr	r2, [r7, #16]
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	699b      	ldr	r3, [r3, #24]
 800ad52:	011b      	lsls	r3, r3, #4
 800ad54:	693a      	ldr	r2, [r7, #16]
 800ad56:	4313      	orrs	r3, r2
 800ad58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	693a      	ldr	r2, [r7, #16]
 800ad5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	68fa      	ldr	r2, [r7, #12]
 800ad64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	685a      	ldr	r2, [r3, #4]
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	697a      	ldr	r2, [r7, #20]
 800ad72:	621a      	str	r2, [r3, #32]
}
 800ad74:	bf00      	nop
 800ad76:	371c      	adds	r7, #28
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr
 800ad80:	40010000 	.word	0x40010000
 800ad84:	40010400 	.word	0x40010400

0800ad88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b087      	sub	sp, #28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6a1b      	ldr	r3, [r3, #32]
 800ad96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6a1b      	ldr	r3, [r3, #32]
 800ada2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	69db      	ldr	r3, [r3, #28]
 800adae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800adbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	021b      	lsls	r3, r3, #8
 800adc6:	68fa      	ldr	r2, [r7, #12]
 800adc8:	4313      	orrs	r3, r2
 800adca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800add2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	689b      	ldr	r3, [r3, #8]
 800add8:	031b      	lsls	r3, r3, #12
 800adda:	693a      	ldr	r2, [r7, #16]
 800addc:	4313      	orrs	r3, r2
 800adde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a12      	ldr	r2, [pc, #72]	; (800ae2c <TIM_OC4_SetConfig+0xa4>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d003      	beq.n	800adf0 <TIM_OC4_SetConfig+0x68>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a11      	ldr	r2, [pc, #68]	; (800ae30 <TIM_OC4_SetConfig+0xa8>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d109      	bne.n	800ae04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800adf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	695b      	ldr	r3, [r3, #20]
 800adfc:	019b      	lsls	r3, r3, #6
 800adfe:	697a      	ldr	r2, [r7, #20]
 800ae00:	4313      	orrs	r3, r2
 800ae02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	697a      	ldr	r2, [r7, #20]
 800ae08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	68fa      	ldr	r2, [r7, #12]
 800ae0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	685a      	ldr	r2, [r3, #4]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	693a      	ldr	r2, [r7, #16]
 800ae1c:	621a      	str	r2, [r3, #32]
}
 800ae1e:	bf00      	nop
 800ae20:	371c      	adds	r7, #28
 800ae22:	46bd      	mov	sp, r7
 800ae24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae28:	4770      	bx	lr
 800ae2a:	bf00      	nop
 800ae2c:	40010000 	.word	0x40010000
 800ae30:	40010400 	.word	0x40010400

0800ae34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b087      	sub	sp, #28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6a1b      	ldr	r3, [r3, #32]
 800ae44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6a1b      	ldr	r3, [r3, #32]
 800ae4a:	f023 0201 	bic.w	r2, r3, #1
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	699b      	ldr	r3, [r3, #24]
 800ae56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ae5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	011b      	lsls	r3, r3, #4
 800ae64:	693a      	ldr	r2, [r7, #16]
 800ae66:	4313      	orrs	r3, r2
 800ae68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f023 030a 	bic.w	r3, r3, #10
 800ae70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	4313      	orrs	r3, r2
 800ae78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	693a      	ldr	r2, [r7, #16]
 800ae7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	697a      	ldr	r2, [r7, #20]
 800ae84:	621a      	str	r2, [r3, #32]
}
 800ae86:	bf00      	nop
 800ae88:	371c      	adds	r7, #28
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr

0800ae92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ae92:	b480      	push	{r7}
 800ae94:	b087      	sub	sp, #28
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	60f8      	str	r0, [r7, #12]
 800ae9a:	60b9      	str	r1, [r7, #8]
 800ae9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6a1b      	ldr	r3, [r3, #32]
 800aea2:	f023 0210 	bic.w	r2, r3, #16
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	6a1b      	ldr	r3, [r3, #32]
 800aeb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aebc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	031b      	lsls	r3, r3, #12
 800aec2:	697a      	ldr	r2, [r7, #20]
 800aec4:	4313      	orrs	r3, r2
 800aec6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aece:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	011b      	lsls	r3, r3, #4
 800aed4:	693a      	ldr	r2, [r7, #16]
 800aed6:	4313      	orrs	r3, r2
 800aed8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	697a      	ldr	r2, [r7, #20]
 800aede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	693a      	ldr	r2, [r7, #16]
 800aee4:	621a      	str	r2, [r3, #32]
}
 800aee6:	bf00      	nop
 800aee8:	371c      	adds	r7, #28
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr

0800aef2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b085      	sub	sp, #20
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
 800aefa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800af0a:	683a      	ldr	r2, [r7, #0]
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	4313      	orrs	r3, r2
 800af10:	f043 0307 	orr.w	r3, r3, #7
 800af14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	68fa      	ldr	r2, [r7, #12]
 800af1a:	609a      	str	r2, [r3, #8]
}
 800af1c:	bf00      	nop
 800af1e:	3714      	adds	r7, #20
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr

0800af28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	607a      	str	r2, [r7, #4]
 800af34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	689b      	ldr	r3, [r3, #8]
 800af3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800af42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	021a      	lsls	r2, r3, #8
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	431a      	orrs	r2, r3
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	4313      	orrs	r3, r2
 800af50:	697a      	ldr	r2, [r7, #20]
 800af52:	4313      	orrs	r3, r2
 800af54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	609a      	str	r2, [r3, #8]
}
 800af5c:	bf00      	nop
 800af5e:	371c      	adds	r7, #28
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800af68:	b480      	push	{r7}
 800af6a:	b087      	sub	sp, #28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	f003 031f 	and.w	r3, r3, #31
 800af7a:	2201      	movs	r2, #1
 800af7c:	fa02 f303 	lsl.w	r3, r2, r3
 800af80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6a1a      	ldr	r2, [r3, #32]
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	43db      	mvns	r3, r3
 800af8a:	401a      	ands	r2, r3
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	6a1a      	ldr	r2, [r3, #32]
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	f003 031f 	and.w	r3, r3, #31
 800af9a:	6879      	ldr	r1, [r7, #4]
 800af9c:	fa01 f303 	lsl.w	r3, r1, r3
 800afa0:	431a      	orrs	r2, r3
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	621a      	str	r2, [r3, #32]
}
 800afa6:	bf00      	nop
 800afa8:	371c      	adds	r7, #28
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr
	...

0800afb4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d109      	bne.n	800afd8 <HAL_TIMEx_PWMN_Start+0x24>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800afca:	b2db      	uxtb	r3, r3
 800afcc:	2b01      	cmp	r3, #1
 800afce:	bf14      	ite	ne
 800afd0:	2301      	movne	r3, #1
 800afd2:	2300      	moveq	r3, #0
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	e022      	b.n	800b01e <HAL_TIMEx_PWMN_Start+0x6a>
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	2b04      	cmp	r3, #4
 800afdc:	d109      	bne.n	800aff2 <HAL_TIMEx_PWMN_Start+0x3e>
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800afe4:	b2db      	uxtb	r3, r3
 800afe6:	2b01      	cmp	r3, #1
 800afe8:	bf14      	ite	ne
 800afea:	2301      	movne	r3, #1
 800afec:	2300      	moveq	r3, #0
 800afee:	b2db      	uxtb	r3, r3
 800aff0:	e015      	b.n	800b01e <HAL_TIMEx_PWMN_Start+0x6a>
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	2b08      	cmp	r3, #8
 800aff6:	d109      	bne.n	800b00c <HAL_TIMEx_PWMN_Start+0x58>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800affe:	b2db      	uxtb	r3, r3
 800b000:	2b01      	cmp	r3, #1
 800b002:	bf14      	ite	ne
 800b004:	2301      	movne	r3, #1
 800b006:	2300      	moveq	r3, #0
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	e008      	b.n	800b01e <HAL_TIMEx_PWMN_Start+0x6a>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b012:	b2db      	uxtb	r3, r3
 800b014:	2b01      	cmp	r3, #1
 800b016:	bf14      	ite	ne
 800b018:	2301      	movne	r3, #1
 800b01a:	2300      	moveq	r3, #0
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d001      	beq.n	800b026 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800b022:	2301      	movs	r3, #1
 800b024:	e06d      	b.n	800b102 <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d104      	bne.n	800b036 <HAL_TIMEx_PWMN_Start+0x82>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2202      	movs	r2, #2
 800b030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b034:	e013      	b.n	800b05e <HAL_TIMEx_PWMN_Start+0xaa>
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	2b04      	cmp	r3, #4
 800b03a:	d104      	bne.n	800b046 <HAL_TIMEx_PWMN_Start+0x92>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2202      	movs	r2, #2
 800b040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b044:	e00b      	b.n	800b05e <HAL_TIMEx_PWMN_Start+0xaa>
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	2b08      	cmp	r3, #8
 800b04a:	d104      	bne.n	800b056 <HAL_TIMEx_PWMN_Start+0xa2>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2202      	movs	r2, #2
 800b050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b054:	e003      	b.n	800b05e <HAL_TIMEx_PWMN_Start+0xaa>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2202      	movs	r2, #2
 800b05a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	2204      	movs	r2, #4
 800b064:	6839      	ldr	r1, [r7, #0]
 800b066:	4618      	mov	r0, r3
 800b068:	f000 fba9 	bl	800b7be <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b07a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4a22      	ldr	r2, [pc, #136]	; (800b10c <HAL_TIMEx_PWMN_Start+0x158>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d022      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b08e:	d01d      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	4a1e      	ldr	r2, [pc, #120]	; (800b110 <HAL_TIMEx_PWMN_Start+0x15c>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d018      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a1d      	ldr	r2, [pc, #116]	; (800b114 <HAL_TIMEx_PWMN_Start+0x160>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d013      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a1b      	ldr	r2, [pc, #108]	; (800b118 <HAL_TIMEx_PWMN_Start+0x164>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d00e      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	4a1a      	ldr	r2, [pc, #104]	; (800b11c <HAL_TIMEx_PWMN_Start+0x168>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d009      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4a18      	ldr	r2, [pc, #96]	; (800b120 <HAL_TIMEx_PWMN_Start+0x16c>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d004      	beq.n	800b0cc <HAL_TIMEx_PWMN_Start+0x118>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a17      	ldr	r2, [pc, #92]	; (800b124 <HAL_TIMEx_PWMN_Start+0x170>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d111      	bne.n	800b0f0 <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	689b      	ldr	r3, [r3, #8]
 800b0d2:	f003 0307 	and.w	r3, r3, #7
 800b0d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2b06      	cmp	r3, #6
 800b0dc:	d010      	beq.n	800b100 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f042 0201 	orr.w	r2, r2, #1
 800b0ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0ee:	e007      	b.n	800b100 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f042 0201 	orr.w	r2, r2, #1
 800b0fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b100:	2300      	movs	r3, #0
}
 800b102:	4618      	mov	r0, r3
 800b104:	3710      	adds	r7, #16
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	40010000 	.word	0x40010000
 800b110:	40000400 	.word	0x40000400
 800b114:	40000800 	.word	0x40000800
 800b118:	40000c00 	.word	0x40000c00
 800b11c:	40010400 	.word	0x40010400
 800b120:	40014000 	.word	0x40014000
 800b124:	40001800 	.word	0x40001800

0800b128 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	2200      	movs	r2, #0
 800b138:	6839      	ldr	r1, [r7, #0]
 800b13a:	4618      	mov	r0, r3
 800b13c:	f000 fb3f 	bl	800b7be <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	6a1a      	ldr	r2, [r3, #32]
 800b146:	f241 1311 	movw	r3, #4369	; 0x1111
 800b14a:	4013      	ands	r3, r2
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d10f      	bne.n	800b170 <HAL_TIMEx_PWMN_Stop+0x48>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	6a1a      	ldr	r2, [r3, #32]
 800b156:	f240 4344 	movw	r3, #1092	; 0x444
 800b15a:	4013      	ands	r3, r2
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d107      	bne.n	800b170 <HAL_TIMEx_PWMN_Stop+0x48>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b16e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	6a1a      	ldr	r2, [r3, #32]
 800b176:	f241 1311 	movw	r3, #4369	; 0x1111
 800b17a:	4013      	ands	r3, r2
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d10f      	bne.n	800b1a0 <HAL_TIMEx_PWMN_Stop+0x78>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	6a1a      	ldr	r2, [r3, #32]
 800b186:	f240 4344 	movw	r3, #1092	; 0x444
 800b18a:	4013      	ands	r3, r2
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d107      	bne.n	800b1a0 <HAL_TIMEx_PWMN_Stop+0x78>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	681a      	ldr	r2, [r3, #0]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f022 0201 	bic.w	r2, r2, #1
 800b19e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d104      	bne.n	800b1b0 <HAL_TIMEx_PWMN_Stop+0x88>
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2201      	movs	r2, #1
 800b1aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b1ae:	e013      	b.n	800b1d8 <HAL_TIMEx_PWMN_Stop+0xb0>
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	2b04      	cmp	r3, #4
 800b1b4:	d104      	bne.n	800b1c0 <HAL_TIMEx_PWMN_Stop+0x98>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b1be:	e00b      	b.n	800b1d8 <HAL_TIMEx_PWMN_Stop+0xb0>
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	2b08      	cmp	r3, #8
 800b1c4:	d104      	bne.n	800b1d0 <HAL_TIMEx_PWMN_Stop+0xa8>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2201      	movs	r2, #1
 800b1ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b1ce:	e003      	b.n	800b1d8 <HAL_TIMEx_PWMN_Stop+0xb0>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800b1d8:	2300      	movs	r3, #0
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3708      	adds	r7, #8
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
	...

0800b1e4 <HAL_TIMEx_PWMN_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b086      	sub	sp, #24
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	60f8      	str	r0, [r7, #12]
 800b1ec:	60b9      	str	r1, [r7, #8]
 800b1ee:	607a      	str	r2, [r7, #4]
 800b1f0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Set the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d109      	bne.n	800b210 <HAL_TIMEx_PWMN_Start_DMA+0x2c>
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b202:	b2db      	uxtb	r3, r3
 800b204:	2b02      	cmp	r3, #2
 800b206:	bf0c      	ite	eq
 800b208:	2301      	moveq	r3, #1
 800b20a:	2300      	movne	r3, #0
 800b20c:	b2db      	uxtb	r3, r3
 800b20e:	e022      	b.n	800b256 <HAL_TIMEx_PWMN_Start_DMA+0x72>
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	2b04      	cmp	r3, #4
 800b214:	d109      	bne.n	800b22a <HAL_TIMEx_PWMN_Start_DMA+0x46>
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	2b02      	cmp	r3, #2
 800b220:	bf0c      	ite	eq
 800b222:	2301      	moveq	r3, #1
 800b224:	2300      	movne	r3, #0
 800b226:	b2db      	uxtb	r3, r3
 800b228:	e015      	b.n	800b256 <HAL_TIMEx_PWMN_Start_DMA+0x72>
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	2b08      	cmp	r3, #8
 800b22e:	d109      	bne.n	800b244 <HAL_TIMEx_PWMN_Start_DMA+0x60>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b236:	b2db      	uxtb	r3, r3
 800b238:	2b02      	cmp	r3, #2
 800b23a:	bf0c      	ite	eq
 800b23c:	2301      	moveq	r3, #1
 800b23e:	2300      	movne	r3, #0
 800b240:	b2db      	uxtb	r3, r3
 800b242:	e008      	b.n	800b256 <HAL_TIMEx_PWMN_Start_DMA+0x72>
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b24a:	b2db      	uxtb	r3, r3
 800b24c:	2b02      	cmp	r3, #2
 800b24e:	bf0c      	ite	eq
 800b250:	2301      	moveq	r3, #1
 800b252:	2300      	movne	r3, #0
 800b254:	b2db      	uxtb	r3, r3
 800b256:	2b00      	cmp	r3, #0
 800b258:	d001      	beq.n	800b25e <HAL_TIMEx_PWMN_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800b25a:	2302      	movs	r3, #2
 800b25c:	e129      	b.n	800b4b2 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
  }
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d109      	bne.n	800b278 <HAL_TIMEx_PWMN_Start_DMA+0x94>
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b26a:	b2db      	uxtb	r3, r3
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	bf0c      	ite	eq
 800b270:	2301      	moveq	r3, #1
 800b272:	2300      	movne	r3, #0
 800b274:	b2db      	uxtb	r3, r3
 800b276:	e022      	b.n	800b2be <HAL_TIMEx_PWMN_Start_DMA+0xda>
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	2b04      	cmp	r3, #4
 800b27c:	d109      	bne.n	800b292 <HAL_TIMEx_PWMN_Start_DMA+0xae>
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b284:	b2db      	uxtb	r3, r3
 800b286:	2b01      	cmp	r3, #1
 800b288:	bf0c      	ite	eq
 800b28a:	2301      	moveq	r3, #1
 800b28c:	2300      	movne	r3, #0
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	e015      	b.n	800b2be <HAL_TIMEx_PWMN_Start_DMA+0xda>
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	2b08      	cmp	r3, #8
 800b296:	d109      	bne.n	800b2ac <HAL_TIMEx_PWMN_Start_DMA+0xc8>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	bf0c      	ite	eq
 800b2a4:	2301      	moveq	r3, #1
 800b2a6:	2300      	movne	r3, #0
 800b2a8:	b2db      	uxtb	r3, r3
 800b2aa:	e008      	b.n	800b2be <HAL_TIMEx_PWMN_Start_DMA+0xda>
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	bf0c      	ite	eq
 800b2b8:	2301      	moveq	r3, #1
 800b2ba:	2300      	movne	r3, #0
 800b2bc:	b2db      	uxtb	r3, r3
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d024      	beq.n	800b30c <HAL_TIMEx_PWMN_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d104      	bne.n	800b2d2 <HAL_TIMEx_PWMN_Start_DMA+0xee>
 800b2c8:	887b      	ldrh	r3, [r7, #2]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d001      	beq.n	800b2d2 <HAL_TIMEx_PWMN_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	e0ef      	b.n	800b4b2 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
    }
    else
    {
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d104      	bne.n	800b2e2 <HAL_TIMEx_PWMN_Start_DMA+0xfe>
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2202      	movs	r2, #2
 800b2dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b2e0:	e016      	b.n	800b310 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	2b04      	cmp	r3, #4
 800b2e6:	d104      	bne.n	800b2f2 <HAL_TIMEx_PWMN_Start_DMA+0x10e>
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2202      	movs	r2, #2
 800b2ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b2f0:	e00e      	b.n	800b310 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	2b08      	cmp	r3, #8
 800b2f6:	d104      	bne.n	800b302 <HAL_TIMEx_PWMN_Start_DMA+0x11e>
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2202      	movs	r2, #2
 800b2fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b300:	e006      	b.n	800b310 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2202      	movs	r2, #2
 800b306:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b30a:	e001      	b.n	800b310 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800b30c:	2301      	movs	r3, #1
 800b30e:	e0d0      	b.n	800b4b2 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
  }

  switch (Channel)
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	2b08      	cmp	r3, #8
 800b314:	d051      	beq.n	800b3ba <HAL_TIMEx_PWMN_Start_DMA+0x1d6>
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	2b08      	cmp	r3, #8
 800b31a:	d872      	bhi.n	800b402 <HAL_TIMEx_PWMN_Start_DMA+0x21e>
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d003      	beq.n	800b32a <HAL_TIMEx_PWMN_Start_DMA+0x146>
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	2b04      	cmp	r3, #4
 800b326:	d024      	beq.n	800b372 <HAL_TIMEx_PWMN_Start_DMA+0x18e>
 800b328:	e06b      	b.n	800b402 <HAL_TIMEx_PWMN_Start_DMA+0x21e>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b32e:	4a63      	ldr	r2, [pc, #396]	; (800b4bc <HAL_TIMEx_PWMN_Start_DMA+0x2d8>)
 800b330:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b336:	4a62      	ldr	r2, [pc, #392]	; (800b4c0 <HAL_TIMEx_PWMN_Start_DMA+0x2dc>)
 800b338:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b33e:	4a61      	ldr	r2, [pc, #388]	; (800b4c4 <HAL_TIMEx_PWMN_Start_DMA+0x2e0>)
 800b340:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800b346:	6879      	ldr	r1, [r7, #4]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	3334      	adds	r3, #52	; 0x34
 800b34e:	461a      	mov	r2, r3
 800b350:	887b      	ldrh	r3, [r7, #2]
 800b352:	f7fa fb79 	bl	8005a48 <HAL_DMA_Start_IT>
 800b356:	4603      	mov	r3, r0
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d001      	beq.n	800b360 <HAL_TIMEx_PWMN_Start_DMA+0x17c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b35c:	2301      	movs	r3, #1
 800b35e:	e0a8      	b.n	800b4b2 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68da      	ldr	r2, [r3, #12]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b36e:	60da      	str	r2, [r3, #12]
      break;
 800b370:	e04a      	b.n	800b408 <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b376:	4a51      	ldr	r2, [pc, #324]	; (800b4bc <HAL_TIMEx_PWMN_Start_DMA+0x2d8>)
 800b378:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b37e:	4a50      	ldr	r2, [pc, #320]	; (800b4c0 <HAL_TIMEx_PWMN_Start_DMA+0x2dc>)
 800b380:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b386:	4a4f      	ldr	r2, [pc, #316]	; (800b4c4 <HAL_TIMEx_PWMN_Start_DMA+0x2e0>)
 800b388:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800b38e:	6879      	ldr	r1, [r7, #4]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3338      	adds	r3, #56	; 0x38
 800b396:	461a      	mov	r2, r3
 800b398:	887b      	ldrh	r3, [r7, #2]
 800b39a:	f7fa fb55 	bl	8005a48 <HAL_DMA_Start_IT>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d001      	beq.n	800b3a8 <HAL_TIMEx_PWMN_Start_DMA+0x1c4>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	e084      	b.n	800b4b2 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	68da      	ldr	r2, [r3, #12]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b3b6:	60da      	str	r2, [r3, #12]
      break;
 800b3b8:	e026      	b.n	800b408 <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3be:	4a3f      	ldr	r2, [pc, #252]	; (800b4bc <HAL_TIMEx_PWMN_Start_DMA+0x2d8>)
 800b3c0:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3c6:	4a3e      	ldr	r2, [pc, #248]	; (800b4c0 <HAL_TIMEx_PWMN_Start_DMA+0x2dc>)
 800b3c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ce:	4a3d      	ldr	r2, [pc, #244]	; (800b4c4 <HAL_TIMEx_PWMN_Start_DMA+0x2e0>)
 800b3d0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800b3d6:	6879      	ldr	r1, [r7, #4]
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	333c      	adds	r3, #60	; 0x3c
 800b3de:	461a      	mov	r2, r3
 800b3e0:	887b      	ldrh	r3, [r7, #2]
 800b3e2:	f7fa fb31 	bl	8005a48 <HAL_DMA_Start_IT>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d001      	beq.n	800b3f0 <HAL_TIMEx_PWMN_Start_DMA+0x20c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e060      	b.n	800b4b2 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	68da      	ldr	r2, [r3, #12]
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b3fe:	60da      	str	r2, [r3, #12]
      break;
 800b400:	e002      	b.n	800b408 <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    default:
      status = HAL_ERROR;
 800b402:	2301      	movs	r3, #1
 800b404:	75fb      	strb	r3, [r7, #23]
      break;
 800b406:	bf00      	nop
  }

  if (status == HAL_OK)
 800b408:	7dfb      	ldrb	r3, [r7, #23]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d150      	bne.n	800b4b0 <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
  {
    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	2204      	movs	r2, #4
 800b414:	68b9      	ldr	r1, [r7, #8]
 800b416:	4618      	mov	r0, r3
 800b418:	f000 f9d1 	bl	800b7be <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b42a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a25      	ldr	r2, [pc, #148]	; (800b4c8 <HAL_TIMEx_PWMN_Start_DMA+0x2e4>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d022      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b43e:	d01d      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	4a21      	ldr	r2, [pc, #132]	; (800b4cc <HAL_TIMEx_PWMN_Start_DMA+0x2e8>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d018      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	4a20      	ldr	r2, [pc, #128]	; (800b4d0 <HAL_TIMEx_PWMN_Start_DMA+0x2ec>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d013      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	4a1e      	ldr	r2, [pc, #120]	; (800b4d4 <HAL_TIMEx_PWMN_Start_DMA+0x2f0>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d00e      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	4a1d      	ldr	r2, [pc, #116]	; (800b4d8 <HAL_TIMEx_PWMN_Start_DMA+0x2f4>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d009      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a1b      	ldr	r2, [pc, #108]	; (800b4dc <HAL_TIMEx_PWMN_Start_DMA+0x2f8>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d004      	beq.n	800b47c <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a1a      	ldr	r2, [pc, #104]	; (800b4e0 <HAL_TIMEx_PWMN_Start_DMA+0x2fc>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d111      	bne.n	800b4a0 <HAL_TIMEx_PWMN_Start_DMA+0x2bc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	689b      	ldr	r3, [r3, #8]
 800b482:	f003 0307 	and.w	r3, r3, #7
 800b486:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	2b06      	cmp	r3, #6
 800b48c:	d010      	beq.n	800b4b0 <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
      {
        __HAL_TIM_ENABLE(htim);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f042 0201 	orr.w	r2, r2, #1
 800b49c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b49e:	e007      	b.n	800b4b0 <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	681a      	ldr	r2, [r3, #0]
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f042 0201 	orr.w	r2, r2, #1
 800b4ae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800b4b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3718      	adds	r7, #24
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	0800b6a9 	.word	0x0800b6a9
 800b4c0:	0800a92d 	.word	0x0800a92d
 800b4c4:	0800b751 	.word	0x0800b751
 800b4c8:	40010000 	.word	0x40010000
 800b4cc:	40000400 	.word	0x40000400
 800b4d0:	40000800 	.word	0x40000800
 800b4d4:	40000c00 	.word	0x40000c00
 800b4d8:	40010400 	.word	0x40010400
 800b4dc:	40014000 	.word	0x40014000
 800b4e0:	40001800 	.word	0x40001800

0800b4e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d101      	bne.n	800b4fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b4f8:	2302      	movs	r3, #2
 800b4fa:	e05a      	b.n	800b5b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2201      	movs	r2, #1
 800b500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2202      	movs	r2, #2
 800b508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	685b      	ldr	r3, [r3, #4]
 800b512:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b522:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68fa      	ldr	r2, [r7, #12]
 800b52a:	4313      	orrs	r3, r2
 800b52c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a21      	ldr	r2, [pc, #132]	; (800b5c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d022      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b548:	d01d      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a1d      	ldr	r2, [pc, #116]	; (800b5c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d018      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4a1b      	ldr	r2, [pc, #108]	; (800b5c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d013      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4a1a      	ldr	r2, [pc, #104]	; (800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d00e      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4a18      	ldr	r2, [pc, #96]	; (800b5d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d009      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	4a17      	ldr	r2, [pc, #92]	; (800b5d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b578:	4293      	cmp	r3, r2
 800b57a:	d004      	beq.n	800b586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a15      	ldr	r2, [pc, #84]	; (800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d10c      	bne.n	800b5a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b58c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	68ba      	ldr	r2, [r7, #8]
 800b594:	4313      	orrs	r3, r2
 800b596:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	68ba      	ldr	r2, [r7, #8]
 800b59e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3714      	adds	r7, #20
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5bc:	4770      	bx	lr
 800b5be:	bf00      	nop
 800b5c0:	40010000 	.word	0x40010000
 800b5c4:	40000400 	.word	0x40000400
 800b5c8:	40000800 	.word	0x40000800
 800b5cc:	40000c00 	.word	0x40000c00
 800b5d0:	40010400 	.word	0x40010400
 800b5d4:	40014000 	.word	0x40014000
 800b5d8:	40001800 	.word	0x40001800

0800b5dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b085      	sub	sp, #20
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d101      	bne.n	800b5f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b5f4:	2302      	movs	r3, #2
 800b5f6:	e03d      	b.n	800b674 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	68db      	ldr	r3, [r3, #12]
 800b60a:	4313      	orrs	r3, r2
 800b60c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	4313      	orrs	r3, r2
 800b61a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	685b      	ldr	r3, [r3, #4]
 800b626:	4313      	orrs	r3, r2
 800b628:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4313      	orrs	r3, r2
 800b636:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	691b      	ldr	r3, [r3, #16]
 800b642:	4313      	orrs	r3, r2
 800b644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	695b      	ldr	r3, [r3, #20]
 800b650:	4313      	orrs	r3, r2
 800b652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	69db      	ldr	r3, [r3, #28]
 800b65e:	4313      	orrs	r3, r2
 800b660:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2200      	movs	r2, #0
 800b66e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b672:	2300      	movs	r3, #0
}
 800b674:	4618      	mov	r0, r3
 800b676:	3714      	adds	r7, #20
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr

0800b680 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b688:	bf00      	nop
 800b68a:	370c      	adds	r7, #12
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b69c:	bf00      	nop
 800b69e:	370c      	adds	r7, #12
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <TIM_DMADelayPulseNCplt>:
  * @brief  TIM DMA Delay Pulse complete callback (complementary channel).
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6b4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d10b      	bne.n	800b6d8 <TIM_DMADelayPulseNCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	69db      	ldr	r3, [r3, #28]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d136      	bne.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b6d6:	e031      	b.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6dc:	687a      	ldr	r2, [r7, #4]
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d10b      	bne.n	800b6fa <TIM_DMADelayPulseNCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2202      	movs	r2, #2
 800b6e6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	69db      	ldr	r3, [r3, #28]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d125      	bne.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b6f8:	e020      	b.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	429a      	cmp	r2, r3
 800b702:	d10b      	bne.n	800b71c <TIM_DMADelayPulseNCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2204      	movs	r2, #4
 800b708:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	69db      	ldr	r3, [r3, #28]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d114      	bne.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2201      	movs	r2, #1
 800b716:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b71a:	e00f      	b.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b720:	687a      	ldr	r2, [r7, #4]
 800b722:	429a      	cmp	r2, r3
 800b724:	d10a      	bne.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2208      	movs	r2, #8
 800b72a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	69db      	ldr	r3, [r3, #28]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d103      	bne.n	800b73c <TIM_DMADelayPulseNCplt+0x94>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	2201      	movs	r2, #1
 800b738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b73c:	68f8      	ldr	r0, [r7, #12]
 800b73e:	f7ff f830 	bl	800a7a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2200      	movs	r2, #0
 800b746:	771a      	strb	r2, [r3, #28]
}
 800b748:	bf00      	nop
 800b74a:	3710      	adds	r7, #16
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <TIM_DMAErrorCCxN>:
  * @brief  TIM DMA error callback (complementary channel)
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b75c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	429a      	cmp	r2, r3
 800b766:	d107      	bne.n	800b778 <TIM_DMAErrorCCxN+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2201      	movs	r2, #1
 800b76c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2201      	movs	r2, #1
 800b772:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b776:	e018      	b.n	800b7aa <TIM_DMAErrorCCxN+0x5a>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b77c:	687a      	ldr	r2, [r7, #4]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d107      	bne.n	800b792 <TIM_DMAErrorCCxN+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2202      	movs	r2, #2
 800b786:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2201      	movs	r2, #1
 800b78c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b790:	e00b      	b.n	800b7aa <TIM_DMAErrorCCxN+0x5a>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b796:	687a      	ldr	r2, [r7, #4]
 800b798:	429a      	cmp	r2, r3
 800b79a:	d106      	bne.n	800b7aa <TIM_DMAErrorCCxN+0x5a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	2204      	movs	r2, #4
 800b7a0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800b7aa:	68f8      	ldr	r0, [r7, #12]
 800b7ac:	f7ff f817 	bl	800a7de <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	771a      	strb	r2, [r3, #28]
}
 800b7b6:	bf00      	nop
 800b7b8:	3710      	adds	r7, #16
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}

0800b7be <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800b7be:	b480      	push	{r7}
 800b7c0:	b087      	sub	sp, #28
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	60f8      	str	r0, [r7, #12]
 800b7c6:	60b9      	str	r1, [r7, #8]
 800b7c8:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	f003 031f 	and.w	r3, r3, #31
 800b7d0:	2204      	movs	r2, #4
 800b7d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b7d6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6a1a      	ldr	r2, [r3, #32]
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	43db      	mvns	r3, r3
 800b7e0:	401a      	ands	r2, r3
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	6a1a      	ldr	r2, [r3, #32]
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	f003 031f 	and.w	r3, r3, #31
 800b7f0:	6879      	ldr	r1, [r7, #4]
 800b7f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b7f6:	431a      	orrs	r2, r3
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	621a      	str	r2, [r3, #32]
}
 800b7fc:	bf00      	nop
 800b7fe:	371c      	adds	r7, #28
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr

0800b808 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b808:	b084      	sub	sp, #16
 800b80a:	b580      	push	{r7, lr}
 800b80c:	b084      	sub	sp, #16
 800b80e:	af00      	add	r7, sp, #0
 800b810:	6078      	str	r0, [r7, #4]
 800b812:	f107 001c 	add.w	r0, r7, #28
 800b816:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d122      	bne.n	800b866 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b824:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	68db      	ldr	r3, [r3, #12]
 800b830:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b834:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	68db      	ldr	r3, [r3, #12]
 800b840:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	d105      	bne.n	800b85a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	68db      	ldr	r3, [r3, #12]
 800b852:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f001 fbe8 	bl	800d030 <USB_CoreReset>
 800b860:	4603      	mov	r3, r0
 800b862:	73fb      	strb	r3, [r7, #15]
 800b864:	e01a      	b.n	800b89c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f001 fbdc 	bl	800d030 <USB_CoreReset>
 800b878:	4603      	mov	r3, r0
 800b87a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b87c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d106      	bne.n	800b890 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b886:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	639a      	str	r2, [r3, #56]	; 0x38
 800b88e:	e005      	b.n	800b89c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b894:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d10b      	bne.n	800b8ba <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	f043 0206 	orr.w	r2, r3, #6
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	689b      	ldr	r3, [r3, #8]
 800b8b2:	f043 0220 	orr.w	r2, r3, #32
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b8ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3710      	adds	r7, #16
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b8c6:	b004      	add	sp, #16
 800b8c8:	4770      	bx	lr
	...

0800b8cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b087      	sub	sp, #28
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b8da:	79fb      	ldrb	r3, [r7, #7]
 800b8dc:	2b02      	cmp	r3, #2
 800b8de:	d165      	bne.n	800b9ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	4a41      	ldr	r2, [pc, #260]	; (800b9e8 <USB_SetTurnaroundTime+0x11c>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d906      	bls.n	800b8f6 <USB_SetTurnaroundTime+0x2a>
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	4a40      	ldr	r2, [pc, #256]	; (800b9ec <USB_SetTurnaroundTime+0x120>)
 800b8ec:	4293      	cmp	r3, r2
 800b8ee:	d202      	bcs.n	800b8f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b8f0:	230f      	movs	r3, #15
 800b8f2:	617b      	str	r3, [r7, #20]
 800b8f4:	e062      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	4a3c      	ldr	r2, [pc, #240]	; (800b9ec <USB_SetTurnaroundTime+0x120>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	d306      	bcc.n	800b90c <USB_SetTurnaroundTime+0x40>
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	4a3b      	ldr	r2, [pc, #236]	; (800b9f0 <USB_SetTurnaroundTime+0x124>)
 800b902:	4293      	cmp	r3, r2
 800b904:	d202      	bcs.n	800b90c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b906:	230e      	movs	r3, #14
 800b908:	617b      	str	r3, [r7, #20]
 800b90a:	e057      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	4a38      	ldr	r2, [pc, #224]	; (800b9f0 <USB_SetTurnaroundTime+0x124>)
 800b910:	4293      	cmp	r3, r2
 800b912:	d306      	bcc.n	800b922 <USB_SetTurnaroundTime+0x56>
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	4a37      	ldr	r2, [pc, #220]	; (800b9f4 <USB_SetTurnaroundTime+0x128>)
 800b918:	4293      	cmp	r3, r2
 800b91a:	d202      	bcs.n	800b922 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b91c:	230d      	movs	r3, #13
 800b91e:	617b      	str	r3, [r7, #20]
 800b920:	e04c      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	4a33      	ldr	r2, [pc, #204]	; (800b9f4 <USB_SetTurnaroundTime+0x128>)
 800b926:	4293      	cmp	r3, r2
 800b928:	d306      	bcc.n	800b938 <USB_SetTurnaroundTime+0x6c>
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	4a32      	ldr	r2, [pc, #200]	; (800b9f8 <USB_SetTurnaroundTime+0x12c>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d802      	bhi.n	800b938 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b932:	230c      	movs	r3, #12
 800b934:	617b      	str	r3, [r7, #20]
 800b936:	e041      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	4a2f      	ldr	r2, [pc, #188]	; (800b9f8 <USB_SetTurnaroundTime+0x12c>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d906      	bls.n	800b94e <USB_SetTurnaroundTime+0x82>
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	4a2e      	ldr	r2, [pc, #184]	; (800b9fc <USB_SetTurnaroundTime+0x130>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d802      	bhi.n	800b94e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b948:	230b      	movs	r3, #11
 800b94a:	617b      	str	r3, [r7, #20]
 800b94c:	e036      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	4a2a      	ldr	r2, [pc, #168]	; (800b9fc <USB_SetTurnaroundTime+0x130>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d906      	bls.n	800b964 <USB_SetTurnaroundTime+0x98>
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	4a29      	ldr	r2, [pc, #164]	; (800ba00 <USB_SetTurnaroundTime+0x134>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d802      	bhi.n	800b964 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b95e:	230a      	movs	r3, #10
 800b960:	617b      	str	r3, [r7, #20]
 800b962:	e02b      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	4a26      	ldr	r2, [pc, #152]	; (800ba00 <USB_SetTurnaroundTime+0x134>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d906      	bls.n	800b97a <USB_SetTurnaroundTime+0xae>
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	4a25      	ldr	r2, [pc, #148]	; (800ba04 <USB_SetTurnaroundTime+0x138>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d202      	bcs.n	800b97a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b974:	2309      	movs	r3, #9
 800b976:	617b      	str	r3, [r7, #20]
 800b978:	e020      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	4a21      	ldr	r2, [pc, #132]	; (800ba04 <USB_SetTurnaroundTime+0x138>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d306      	bcc.n	800b990 <USB_SetTurnaroundTime+0xc4>
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	4a20      	ldr	r2, [pc, #128]	; (800ba08 <USB_SetTurnaroundTime+0x13c>)
 800b986:	4293      	cmp	r3, r2
 800b988:	d802      	bhi.n	800b990 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b98a:	2308      	movs	r3, #8
 800b98c:	617b      	str	r3, [r7, #20]
 800b98e:	e015      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	4a1d      	ldr	r2, [pc, #116]	; (800ba08 <USB_SetTurnaroundTime+0x13c>)
 800b994:	4293      	cmp	r3, r2
 800b996:	d906      	bls.n	800b9a6 <USB_SetTurnaroundTime+0xda>
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	4a1c      	ldr	r2, [pc, #112]	; (800ba0c <USB_SetTurnaroundTime+0x140>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	d202      	bcs.n	800b9a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b9a0:	2307      	movs	r3, #7
 800b9a2:	617b      	str	r3, [r7, #20]
 800b9a4:	e00a      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b9a6:	2306      	movs	r3, #6
 800b9a8:	617b      	str	r3, [r7, #20]
 800b9aa:	e007      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b9ac:	79fb      	ldrb	r3, [r7, #7]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d102      	bne.n	800b9b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b9b2:	2309      	movs	r3, #9
 800b9b4:	617b      	str	r3, [r7, #20]
 800b9b6:	e001      	b.n	800b9bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b9b8:	2309      	movs	r3, #9
 800b9ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	68db      	ldr	r3, [r3, #12]
 800b9c0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	68da      	ldr	r2, [r3, #12]
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	029b      	lsls	r3, r3, #10
 800b9d0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b9d4:	431a      	orrs	r2, r3
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b9da:	2300      	movs	r3, #0
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	371c      	adds	r7, #28
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr
 800b9e8:	00d8acbf 	.word	0x00d8acbf
 800b9ec:	00e4e1c0 	.word	0x00e4e1c0
 800b9f0:	00f42400 	.word	0x00f42400
 800b9f4:	01067380 	.word	0x01067380
 800b9f8:	011a499f 	.word	0x011a499f
 800b9fc:	01312cff 	.word	0x01312cff
 800ba00:	014ca43f 	.word	0x014ca43f
 800ba04:	016e3600 	.word	0x016e3600
 800ba08:	01a6ab1f 	.word	0x01a6ab1f
 800ba0c:	01e84800 	.word	0x01e84800

0800ba10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b083      	sub	sp, #12
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	689b      	ldr	r3, [r3, #8]
 800ba1c:	f043 0201 	orr.w	r2, r3, #1
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba24:	2300      	movs	r3, #0
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	370c      	adds	r7, #12
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba30:	4770      	bx	lr

0800ba32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ba32:	b480      	push	{r7}
 800ba34:	b083      	sub	sp, #12
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	689b      	ldr	r3, [r3, #8]
 800ba3e:	f023 0201 	bic.w	r2, r3, #1
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba46:	2300      	movs	r3, #0
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	370c      	adds	r7, #12
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr

0800ba54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b084      	sub	sp, #16
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
 800ba5c:	460b      	mov	r3, r1
 800ba5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ba60:	2300      	movs	r3, #0
 800ba62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ba70:	78fb      	ldrb	r3, [r7, #3]
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d115      	bne.n	800baa2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	68db      	ldr	r3, [r3, #12]
 800ba7a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ba82:	2001      	movs	r0, #1
 800ba84:	f7f8 fb9a 	bl	80041bc <HAL_Delay>
      ms++;
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	3301      	adds	r3, #1
 800ba8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	f001 fa3f 	bl	800cf12 <USB_GetMode>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d01e      	beq.n	800bad8 <USB_SetCurrentMode+0x84>
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	2b31      	cmp	r3, #49	; 0x31
 800ba9e:	d9f0      	bls.n	800ba82 <USB_SetCurrentMode+0x2e>
 800baa0:	e01a      	b.n	800bad8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800baa2:	78fb      	ldrb	r3, [r7, #3]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d115      	bne.n	800bad4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	68db      	ldr	r3, [r3, #12]
 800baac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bab4:	2001      	movs	r0, #1
 800bab6:	f7f8 fb81 	bl	80041bc <HAL_Delay>
      ms++;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3301      	adds	r3, #1
 800babe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f001 fa26 	bl	800cf12 <USB_GetMode>
 800bac6:	4603      	mov	r3, r0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d005      	beq.n	800bad8 <USB_SetCurrentMode+0x84>
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	2b31      	cmp	r3, #49	; 0x31
 800bad0:	d9f0      	bls.n	800bab4 <USB_SetCurrentMode+0x60>
 800bad2:	e001      	b.n	800bad8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bad4:	2301      	movs	r3, #1
 800bad6:	e005      	b.n	800bae4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	2b32      	cmp	r3, #50	; 0x32
 800badc:	d101      	bne.n	800bae2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	e000      	b.n	800bae4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bae2:	2300      	movs	r3, #0
}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3710      	adds	r7, #16
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}

0800baec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800baec:	b084      	sub	sp, #16
 800baee:	b580      	push	{r7, lr}
 800baf0:	b086      	sub	sp, #24
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	6078      	str	r0, [r7, #4]
 800baf6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bafa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bafe:	2300      	movs	r3, #0
 800bb00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bb06:	2300      	movs	r3, #0
 800bb08:	613b      	str	r3, [r7, #16]
 800bb0a:	e009      	b.n	800bb20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bb0c:	687a      	ldr	r2, [r7, #4]
 800bb0e:	693b      	ldr	r3, [r7, #16]
 800bb10:	3340      	adds	r3, #64	; 0x40
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4413      	add	r3, r2
 800bb16:	2200      	movs	r2, #0
 800bb18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	613b      	str	r3, [r7, #16]
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	2b0e      	cmp	r3, #14
 800bb24:	d9f2      	bls.n	800bb0c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bb26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d11c      	bne.n	800bb66 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	68fa      	ldr	r2, [r7, #12]
 800bb36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bb3a:	f043 0302 	orr.w	r3, r3, #2
 800bb3e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb44:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	601a      	str	r2, [r3, #0]
 800bb64:	e005      	b.n	800bb72 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb6a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bb78:	461a      	mov	r2, r3
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb84:	4619      	mov	r1, r3
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb8c:	461a      	mov	r2, r3
 800bb8e:	680b      	ldr	r3, [r1, #0]
 800bb90:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d10c      	bne.n	800bbb2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bb98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d104      	bne.n	800bba8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bb9e:	2100      	movs	r1, #0
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 f965 	bl	800be70 <USB_SetDevSpeed>
 800bba6:	e008      	b.n	800bbba <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800bba8:	2101      	movs	r1, #1
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f000 f960 	bl	800be70 <USB_SetDevSpeed>
 800bbb0:	e003      	b.n	800bbba <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800bbb2:	2103      	movs	r1, #3
 800bbb4:	6878      	ldr	r0, [r7, #4]
 800bbb6:	f000 f95b 	bl	800be70 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bbba:	2110      	movs	r1, #16
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f000 f8f3 	bl	800bda8 <USB_FlushTxFifo>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d001      	beq.n	800bbcc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f000 f91f 	bl	800be10 <USB_FlushRxFifo>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d001      	beq.n	800bbdc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800bbd8:	2301      	movs	r3, #1
 800bbda:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbee:	461a      	mov	r2, r3
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bc00:	2300      	movs	r3, #0
 800bc02:	613b      	str	r3, [r7, #16]
 800bc04:	e043      	b.n	800bc8e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	015a      	lsls	r2, r3, #5
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	4413      	add	r3, r2
 800bc0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bc18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bc1c:	d118      	bne.n	800bc50 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800bc1e:	693b      	ldr	r3, [r7, #16]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d10a      	bne.n	800bc3a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	015a      	lsls	r2, r3, #5
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	4413      	add	r3, r2
 800bc2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc30:	461a      	mov	r2, r3
 800bc32:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bc36:	6013      	str	r3, [r2, #0]
 800bc38:	e013      	b.n	800bc62 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	015a      	lsls	r2, r3, #5
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	4413      	add	r3, r2
 800bc42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc46:	461a      	mov	r2, r3
 800bc48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bc4c:	6013      	str	r3, [r2, #0]
 800bc4e:	e008      	b.n	800bc62 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	015a      	lsls	r2, r3, #5
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	4413      	add	r3, r2
 800bc58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc5c:	461a      	mov	r2, r3
 800bc5e:	2300      	movs	r3, #0
 800bc60:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	015a      	lsls	r2, r3, #5
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	4413      	add	r3, r2
 800bc6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc6e:	461a      	mov	r2, r3
 800bc70:	2300      	movs	r3, #0
 800bc72:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bc74:	693b      	ldr	r3, [r7, #16]
 800bc76:	015a      	lsls	r2, r3, #5
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	4413      	add	r3, r2
 800bc7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc80:	461a      	mov	r2, r3
 800bc82:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bc86:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	613b      	str	r3, [r7, #16]
 800bc8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc90:	693a      	ldr	r2, [r7, #16]
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d3b7      	bcc.n	800bc06 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bc96:	2300      	movs	r3, #0
 800bc98:	613b      	str	r3, [r7, #16]
 800bc9a:	e043      	b.n	800bd24 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	015a      	lsls	r2, r3, #5
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	4413      	add	r3, r2
 800bca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bcae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bcb2:	d118      	bne.n	800bce6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d10a      	bne.n	800bcd0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bcba:	693b      	ldr	r3, [r7, #16]
 800bcbc:	015a      	lsls	r2, r3, #5
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bccc:	6013      	str	r3, [r2, #0]
 800bcce:	e013      	b.n	800bcf8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	015a      	lsls	r2, r3, #5
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	4413      	add	r3, r2
 800bcd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcdc:	461a      	mov	r2, r3
 800bcde:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bce2:	6013      	str	r3, [r2, #0]
 800bce4:	e008      	b.n	800bcf8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	015a      	lsls	r2, r3, #5
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	4413      	add	r3, r2
 800bcee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	015a      	lsls	r2, r3, #5
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	4413      	add	r3, r2
 800bd00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd04:	461a      	mov	r2, r3
 800bd06:	2300      	movs	r3, #0
 800bd08:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	015a      	lsls	r2, r3, #5
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	4413      	add	r3, r2
 800bd12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd16:	461a      	mov	r2, r3
 800bd18:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bd1c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bd1e:	693b      	ldr	r3, [r7, #16]
 800bd20:	3301      	adds	r3, #1
 800bd22:	613b      	str	r3, [r7, #16]
 800bd24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd26:	693a      	ldr	r2, [r7, #16]
 800bd28:	429a      	cmp	r2, r3
 800bd2a:	d3b7      	bcc.n	800bc9c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	68fa      	ldr	r2, [r7, #12]
 800bd36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bd3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd3e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2200      	movs	r2, #0
 800bd44:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800bd4c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d105      	bne.n	800bd60 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	699b      	ldr	r3, [r3, #24]
 800bd58:	f043 0210 	orr.w	r2, r3, #16
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	699a      	ldr	r2, [r3, #24]
 800bd64:	4b0f      	ldr	r3, [pc, #60]	; (800bda4 <USB_DevInit+0x2b8>)
 800bd66:	4313      	orrs	r3, r2
 800bd68:	687a      	ldr	r2, [r7, #4]
 800bd6a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bd6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d005      	beq.n	800bd7e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	699b      	ldr	r3, [r3, #24]
 800bd76:	f043 0208 	orr.w	r2, r3, #8
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bd7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd80:	2b01      	cmp	r3, #1
 800bd82:	d107      	bne.n	800bd94 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	699b      	ldr	r3, [r3, #24]
 800bd88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bd8c:	f043 0304 	orr.w	r3, r3, #4
 800bd90:	687a      	ldr	r2, [r7, #4]
 800bd92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bd94:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3718      	adds	r7, #24
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bda0:	b004      	add	sp, #16
 800bda2:	4770      	bx	lr
 800bda4:	803c3800 	.word	0x803c3800

0800bda8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b085      	sub	sp, #20
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	3301      	adds	r3, #1
 800bdba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	4a13      	ldr	r2, [pc, #76]	; (800be0c <USB_FlushTxFifo+0x64>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d901      	bls.n	800bdc8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bdc4:	2303      	movs	r3, #3
 800bdc6:	e01b      	b.n	800be00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	691b      	ldr	r3, [r3, #16]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	daf2      	bge.n	800bdb6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	019b      	lsls	r3, r3, #6
 800bdd8:	f043 0220 	orr.w	r2, r3, #32
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	3301      	adds	r3, #1
 800bde4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	4a08      	ldr	r2, [pc, #32]	; (800be0c <USB_FlushTxFifo+0x64>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d901      	bls.n	800bdf2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bdee:	2303      	movs	r3, #3
 800bdf0:	e006      	b.n	800be00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	691b      	ldr	r3, [r3, #16]
 800bdf6:	f003 0320 	and.w	r3, r3, #32
 800bdfa:	2b20      	cmp	r3, #32
 800bdfc:	d0f0      	beq.n	800bde0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	3714      	adds	r7, #20
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr
 800be0c:	00030d40 	.word	0x00030d40

0800be10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800be10:	b480      	push	{r7}
 800be12:	b085      	sub	sp, #20
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800be18:	2300      	movs	r3, #0
 800be1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	3301      	adds	r3, #1
 800be20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	4a11      	ldr	r2, [pc, #68]	; (800be6c <USB_FlushRxFifo+0x5c>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d901      	bls.n	800be2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800be2a:	2303      	movs	r3, #3
 800be2c:	e018      	b.n	800be60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	691b      	ldr	r3, [r3, #16]
 800be32:	2b00      	cmp	r3, #0
 800be34:	daf2      	bge.n	800be1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800be36:	2300      	movs	r3, #0
 800be38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2210      	movs	r2, #16
 800be3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	3301      	adds	r3, #1
 800be44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	4a08      	ldr	r2, [pc, #32]	; (800be6c <USB_FlushRxFifo+0x5c>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d901      	bls.n	800be52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800be4e:	2303      	movs	r3, #3
 800be50:	e006      	b.n	800be60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	691b      	ldr	r3, [r3, #16]
 800be56:	f003 0310 	and.w	r3, r3, #16
 800be5a:	2b10      	cmp	r3, #16
 800be5c:	d0f0      	beq.n	800be40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800be5e:	2300      	movs	r3, #0
}
 800be60:	4618      	mov	r0, r3
 800be62:	3714      	adds	r7, #20
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr
 800be6c:	00030d40 	.word	0x00030d40

0800be70 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800be70:	b480      	push	{r7}
 800be72:	b085      	sub	sp, #20
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	460b      	mov	r3, r1
 800be7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be86:	681a      	ldr	r2, [r3, #0]
 800be88:	78fb      	ldrb	r3, [r7, #3]
 800be8a:	68f9      	ldr	r1, [r7, #12]
 800be8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be90:	4313      	orrs	r3, r2
 800be92:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3714      	adds	r7, #20
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr

0800bea2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bea2:	b480      	push	{r7}
 800bea4:	b087      	sub	sp, #28
 800bea6:	af00      	add	r7, sp, #0
 800bea8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	f003 0306 	and.w	r3, r3, #6
 800beba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d102      	bne.n	800bec8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bec2:	2300      	movs	r3, #0
 800bec4:	75fb      	strb	r3, [r7, #23]
 800bec6:	e00a      	b.n	800bede <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2b02      	cmp	r3, #2
 800becc:	d002      	beq.n	800bed4 <USB_GetDevSpeed+0x32>
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	2b06      	cmp	r3, #6
 800bed2:	d102      	bne.n	800beda <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bed4:	2302      	movs	r3, #2
 800bed6:	75fb      	strb	r3, [r7, #23]
 800bed8:	e001      	b.n	800bede <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800beda:	230f      	movs	r3, #15
 800bedc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bede:	7dfb      	ldrb	r3, [r7, #23]
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	371c      	adds	r7, #28
 800bee4:	46bd      	mov	sp, r7
 800bee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beea:	4770      	bx	lr

0800beec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800beec:	b480      	push	{r7}
 800beee:	b085      	sub	sp, #20
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	781b      	ldrb	r3, [r3, #0]
 800befe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	785b      	ldrb	r3, [r3, #1]
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d13a      	bne.n	800bf7e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf0e:	69da      	ldr	r2, [r3, #28]
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	781b      	ldrb	r3, [r3, #0]
 800bf14:	f003 030f 	and.w	r3, r3, #15
 800bf18:	2101      	movs	r1, #1
 800bf1a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf1e:	b29b      	uxth	r3, r3
 800bf20:	68f9      	ldr	r1, [r7, #12]
 800bf22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bf26:	4313      	orrs	r3, r2
 800bf28:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	015a      	lsls	r2, r3, #5
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	4413      	add	r3, r2
 800bf32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d155      	bne.n	800bfec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	015a      	lsls	r2, r3, #5
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	4413      	add	r3, r2
 800bf48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf4c:	681a      	ldr	r2, [r3, #0]
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	68db      	ldr	r3, [r3, #12]
 800bf52:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	791b      	ldrb	r3, [r3, #4]
 800bf5a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bf5c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	059b      	lsls	r3, r3, #22
 800bf62:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bf64:	4313      	orrs	r3, r2
 800bf66:	68ba      	ldr	r2, [r7, #8]
 800bf68:	0151      	lsls	r1, r2, #5
 800bf6a:	68fa      	ldr	r2, [r7, #12]
 800bf6c:	440a      	add	r2, r1
 800bf6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bf76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bf7a:	6013      	str	r3, [r2, #0]
 800bf7c:	e036      	b.n	800bfec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf84:	69da      	ldr	r2, [r3, #28]
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	781b      	ldrb	r3, [r3, #0]
 800bf8a:	f003 030f 	and.w	r3, r3, #15
 800bf8e:	2101      	movs	r1, #1
 800bf90:	fa01 f303 	lsl.w	r3, r1, r3
 800bf94:	041b      	lsls	r3, r3, #16
 800bf96:	68f9      	ldr	r1, [r7, #12]
 800bf98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	015a      	lsls	r2, r3, #5
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	4413      	add	r3, r2
 800bfa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d11a      	bne.n	800bfec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	015a      	lsls	r2, r3, #5
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	4413      	add	r3, r2
 800bfbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfc2:	681a      	ldr	r2, [r3, #0]
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	68db      	ldr	r3, [r3, #12]
 800bfc8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	791b      	ldrb	r3, [r3, #4]
 800bfd0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bfd2:	430b      	orrs	r3, r1
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	68ba      	ldr	r2, [r7, #8]
 800bfd8:	0151      	lsls	r1, r2, #5
 800bfda:	68fa      	ldr	r2, [r7, #12]
 800bfdc:	440a      	add	r2, r1
 800bfde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bfe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bfe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bfea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bfec:	2300      	movs	r3, #0
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3714      	adds	r7, #20
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr
	...

0800bffc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bffc:	b480      	push	{r7}
 800bffe:	b085      	sub	sp, #20
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
 800c004:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	785b      	ldrb	r3, [r3, #1]
 800c014:	2b01      	cmp	r3, #1
 800c016:	d161      	bne.n	800c0dc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	015a      	lsls	r2, r3, #5
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	4413      	add	r3, r2
 800c020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c02a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c02e:	d11f      	bne.n	800c070 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	015a      	lsls	r2, r3, #5
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	4413      	add	r3, r2
 800c038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	68ba      	ldr	r2, [r7, #8]
 800c040:	0151      	lsls	r1, r2, #5
 800c042:	68fa      	ldr	r2, [r7, #12]
 800c044:	440a      	add	r2, r1
 800c046:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c04a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c04e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	015a      	lsls	r2, r3, #5
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	4413      	add	r3, r2
 800c058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	68ba      	ldr	r2, [r7, #8]
 800c060:	0151      	lsls	r1, r2, #5
 800c062:	68fa      	ldr	r2, [r7, #12]
 800c064:	440a      	add	r2, r1
 800c066:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c06a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c06e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c076:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	f003 030f 	and.w	r3, r3, #15
 800c080:	2101      	movs	r1, #1
 800c082:	fa01 f303 	lsl.w	r3, r1, r3
 800c086:	b29b      	uxth	r3, r3
 800c088:	43db      	mvns	r3, r3
 800c08a:	68f9      	ldr	r1, [r7, #12]
 800c08c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c090:	4013      	ands	r3, r2
 800c092:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c09a:	69da      	ldr	r2, [r3, #28]
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	f003 030f 	and.w	r3, r3, #15
 800c0a4:	2101      	movs	r1, #1
 800c0a6:	fa01 f303 	lsl.w	r3, r1, r3
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	43db      	mvns	r3, r3
 800c0ae:	68f9      	ldr	r1, [r7, #12]
 800c0b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c0b4:	4013      	ands	r3, r2
 800c0b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	015a      	lsls	r2, r3, #5
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	4413      	add	r3, r2
 800c0c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	0159      	lsls	r1, r3, #5
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	440b      	add	r3, r1
 800c0ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	4b35      	ldr	r3, [pc, #212]	; (800c1ac <USB_DeactivateEndpoint+0x1b0>)
 800c0d6:	4013      	ands	r3, r2
 800c0d8:	600b      	str	r3, [r1, #0]
 800c0da:	e060      	b.n	800c19e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	015a      	lsls	r2, r3, #5
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	4413      	add	r3, r2
 800c0e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c0ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c0f2:	d11f      	bne.n	800c134 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	015a      	lsls	r2, r3, #5
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	4413      	add	r3, r2
 800c0fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	68ba      	ldr	r2, [r7, #8]
 800c104:	0151      	lsls	r1, r2, #5
 800c106:	68fa      	ldr	r2, [r7, #12]
 800c108:	440a      	add	r2, r1
 800c10a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c10e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c112:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	015a      	lsls	r2, r3, #5
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	4413      	add	r3, r2
 800c11c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	68ba      	ldr	r2, [r7, #8]
 800c124:	0151      	lsls	r1, r2, #5
 800c126:	68fa      	ldr	r2, [r7, #12]
 800c128:	440a      	add	r2, r1
 800c12a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c12e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c132:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c13a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	f003 030f 	and.w	r3, r3, #15
 800c144:	2101      	movs	r1, #1
 800c146:	fa01 f303 	lsl.w	r3, r1, r3
 800c14a:	041b      	lsls	r3, r3, #16
 800c14c:	43db      	mvns	r3, r3
 800c14e:	68f9      	ldr	r1, [r7, #12]
 800c150:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c154:	4013      	ands	r3, r2
 800c156:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c15e:	69da      	ldr	r2, [r3, #28]
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	f003 030f 	and.w	r3, r3, #15
 800c168:	2101      	movs	r1, #1
 800c16a:	fa01 f303 	lsl.w	r3, r1, r3
 800c16e:	041b      	lsls	r3, r3, #16
 800c170:	43db      	mvns	r3, r3
 800c172:	68f9      	ldr	r1, [r7, #12]
 800c174:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c178:	4013      	ands	r3, r2
 800c17a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	015a      	lsls	r2, r3, #5
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	4413      	add	r3, r2
 800c184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	0159      	lsls	r1, r3, #5
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	440b      	add	r3, r1
 800c192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c196:	4619      	mov	r1, r3
 800c198:	4b05      	ldr	r3, [pc, #20]	; (800c1b0 <USB_DeactivateEndpoint+0x1b4>)
 800c19a:	4013      	ands	r3, r2
 800c19c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c19e:	2300      	movs	r3, #0
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3714      	adds	r7, #20
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr
 800c1ac:	ec337800 	.word	0xec337800
 800c1b0:	eff37800 	.word	0xeff37800

0800c1b4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b08a      	sub	sp, #40	; 0x28
 800c1b8:	af02      	add	r7, sp, #8
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	4613      	mov	r3, r2
 800c1c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	785b      	ldrb	r3, [r3, #1]
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	f040 815c 	bne.w	800c48e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	699b      	ldr	r3, [r3, #24]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d132      	bne.n	800c244 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c1de:	69bb      	ldr	r3, [r7, #24]
 800c1e0:	015a      	lsls	r2, r3, #5
 800c1e2:	69fb      	ldr	r3, [r7, #28]
 800c1e4:	4413      	add	r3, r2
 800c1e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1ea:	691b      	ldr	r3, [r3, #16]
 800c1ec:	69ba      	ldr	r2, [r7, #24]
 800c1ee:	0151      	lsls	r1, r2, #5
 800c1f0:	69fa      	ldr	r2, [r7, #28]
 800c1f2:	440a      	add	r2, r1
 800c1f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c1fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c200:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	015a      	lsls	r2, r3, #5
 800c206:	69fb      	ldr	r3, [r7, #28]
 800c208:	4413      	add	r3, r2
 800c20a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c20e:	691b      	ldr	r3, [r3, #16]
 800c210:	69ba      	ldr	r2, [r7, #24]
 800c212:	0151      	lsls	r1, r2, #5
 800c214:	69fa      	ldr	r2, [r7, #28]
 800c216:	440a      	add	r2, r1
 800c218:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c21c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c220:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	015a      	lsls	r2, r3, #5
 800c226:	69fb      	ldr	r3, [r7, #28]
 800c228:	4413      	add	r3, r2
 800c22a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c22e:	691b      	ldr	r3, [r3, #16]
 800c230:	69ba      	ldr	r2, [r7, #24]
 800c232:	0151      	lsls	r1, r2, #5
 800c234:	69fa      	ldr	r2, [r7, #28]
 800c236:	440a      	add	r2, r1
 800c238:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c23c:	0cdb      	lsrs	r3, r3, #19
 800c23e:	04db      	lsls	r3, r3, #19
 800c240:	6113      	str	r3, [r2, #16]
 800c242:	e074      	b.n	800c32e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c244:	69bb      	ldr	r3, [r7, #24]
 800c246:	015a      	lsls	r2, r3, #5
 800c248:	69fb      	ldr	r3, [r7, #28]
 800c24a:	4413      	add	r3, r2
 800c24c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c250:	691b      	ldr	r3, [r3, #16]
 800c252:	69ba      	ldr	r2, [r7, #24]
 800c254:	0151      	lsls	r1, r2, #5
 800c256:	69fa      	ldr	r2, [r7, #28]
 800c258:	440a      	add	r2, r1
 800c25a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c25e:	0cdb      	lsrs	r3, r3, #19
 800c260:	04db      	lsls	r3, r3, #19
 800c262:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c264:	69bb      	ldr	r3, [r7, #24]
 800c266:	015a      	lsls	r2, r3, #5
 800c268:	69fb      	ldr	r3, [r7, #28]
 800c26a:	4413      	add	r3, r2
 800c26c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c270:	691b      	ldr	r3, [r3, #16]
 800c272:	69ba      	ldr	r2, [r7, #24]
 800c274:	0151      	lsls	r1, r2, #5
 800c276:	69fa      	ldr	r2, [r7, #28]
 800c278:	440a      	add	r2, r1
 800c27a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c27e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c282:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c286:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	015a      	lsls	r2, r3, #5
 800c28c:	69fb      	ldr	r3, [r7, #28]
 800c28e:	4413      	add	r3, r2
 800c290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c294:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	6999      	ldr	r1, [r3, #24]
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	68db      	ldr	r3, [r3, #12]
 800c29e:	440b      	add	r3, r1
 800c2a0:	1e59      	subs	r1, r3, #1
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	fbb1 f3f3 	udiv	r3, r1, r3
 800c2aa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c2ac:	4b9d      	ldr	r3, [pc, #628]	; (800c524 <USB_EPStartXfer+0x370>)
 800c2ae:	400b      	ands	r3, r1
 800c2b0:	69b9      	ldr	r1, [r7, #24]
 800c2b2:	0148      	lsls	r0, r1, #5
 800c2b4:	69f9      	ldr	r1, [r7, #28]
 800c2b6:	4401      	add	r1, r0
 800c2b8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c2bc:	4313      	orrs	r3, r2
 800c2be:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	015a      	lsls	r2, r3, #5
 800c2c4:	69fb      	ldr	r3, [r7, #28]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2cc:	691a      	ldr	r2, [r3, #16]
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	699b      	ldr	r3, [r3, #24]
 800c2d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c2d6:	69b9      	ldr	r1, [r7, #24]
 800c2d8:	0148      	lsls	r0, r1, #5
 800c2da:	69f9      	ldr	r1, [r7, #28]
 800c2dc:	4401      	add	r1, r0
 800c2de:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	791b      	ldrb	r3, [r3, #4]
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d11f      	bne.n	800c32e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c2ee:	69bb      	ldr	r3, [r7, #24]
 800c2f0:	015a      	lsls	r2, r3, #5
 800c2f2:	69fb      	ldr	r3, [r7, #28]
 800c2f4:	4413      	add	r3, r2
 800c2f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2fa:	691b      	ldr	r3, [r3, #16]
 800c2fc:	69ba      	ldr	r2, [r7, #24]
 800c2fe:	0151      	lsls	r1, r2, #5
 800c300:	69fa      	ldr	r2, [r7, #28]
 800c302:	440a      	add	r2, r1
 800c304:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c308:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c30c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c30e:	69bb      	ldr	r3, [r7, #24]
 800c310:	015a      	lsls	r2, r3, #5
 800c312:	69fb      	ldr	r3, [r7, #28]
 800c314:	4413      	add	r3, r2
 800c316:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c31a:	691b      	ldr	r3, [r3, #16]
 800c31c:	69ba      	ldr	r2, [r7, #24]
 800c31e:	0151      	lsls	r1, r2, #5
 800c320:	69fa      	ldr	r2, [r7, #28]
 800c322:	440a      	add	r2, r1
 800c324:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c328:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c32c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c32e:	79fb      	ldrb	r3, [r7, #7]
 800c330:	2b01      	cmp	r3, #1
 800c332:	d14b      	bne.n	800c3cc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	695b      	ldr	r3, [r3, #20]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d009      	beq.n	800c350 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c33c:	69bb      	ldr	r3, [r7, #24]
 800c33e:	015a      	lsls	r2, r3, #5
 800c340:	69fb      	ldr	r3, [r7, #28]
 800c342:	4413      	add	r3, r2
 800c344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c348:	461a      	mov	r2, r3
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	695b      	ldr	r3, [r3, #20]
 800c34e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	791b      	ldrb	r3, [r3, #4]
 800c354:	2b01      	cmp	r3, #1
 800c356:	d128      	bne.n	800c3aa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c35e:	689b      	ldr	r3, [r3, #8]
 800c360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c364:	2b00      	cmp	r3, #0
 800c366:	d110      	bne.n	800c38a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c368:	69bb      	ldr	r3, [r7, #24]
 800c36a:	015a      	lsls	r2, r3, #5
 800c36c:	69fb      	ldr	r3, [r7, #28]
 800c36e:	4413      	add	r3, r2
 800c370:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	69ba      	ldr	r2, [r7, #24]
 800c378:	0151      	lsls	r1, r2, #5
 800c37a:	69fa      	ldr	r2, [r7, #28]
 800c37c:	440a      	add	r2, r1
 800c37e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c382:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c386:	6013      	str	r3, [r2, #0]
 800c388:	e00f      	b.n	800c3aa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c38a:	69bb      	ldr	r3, [r7, #24]
 800c38c:	015a      	lsls	r2, r3, #5
 800c38e:	69fb      	ldr	r3, [r7, #28]
 800c390:	4413      	add	r3, r2
 800c392:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	69ba      	ldr	r2, [r7, #24]
 800c39a:	0151      	lsls	r1, r2, #5
 800c39c:	69fa      	ldr	r2, [r7, #28]
 800c39e:	440a      	add	r2, r1
 800c3a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c3a8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c3aa:	69bb      	ldr	r3, [r7, #24]
 800c3ac:	015a      	lsls	r2, r3, #5
 800c3ae:	69fb      	ldr	r3, [r7, #28]
 800c3b0:	4413      	add	r3, r2
 800c3b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	69ba      	ldr	r2, [r7, #24]
 800c3ba:	0151      	lsls	r1, r2, #5
 800c3bc:	69fa      	ldr	r2, [r7, #28]
 800c3be:	440a      	add	r2, r1
 800c3c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c3c8:	6013      	str	r3, [r2, #0]
 800c3ca:	e133      	b.n	800c634 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	015a      	lsls	r2, r3, #5
 800c3d0:	69fb      	ldr	r3, [r7, #28]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	69ba      	ldr	r2, [r7, #24]
 800c3dc:	0151      	lsls	r1, r2, #5
 800c3de:	69fa      	ldr	r2, [r7, #28]
 800c3e0:	440a      	add	r2, r1
 800c3e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c3ea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	791b      	ldrb	r3, [r3, #4]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d015      	beq.n	800c420 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	699b      	ldr	r3, [r3, #24]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f000 811b 	beq.w	800c634 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c3fe:	69fb      	ldr	r3, [r7, #28]
 800c400:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c406:	68bb      	ldr	r3, [r7, #8]
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	f003 030f 	and.w	r3, r3, #15
 800c40e:	2101      	movs	r1, #1
 800c410:	fa01 f303 	lsl.w	r3, r1, r3
 800c414:	69f9      	ldr	r1, [r7, #28]
 800c416:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c41a:	4313      	orrs	r3, r2
 800c41c:	634b      	str	r3, [r1, #52]	; 0x34
 800c41e:	e109      	b.n	800c634 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c420:	69fb      	ldr	r3, [r7, #28]
 800c422:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c426:	689b      	ldr	r3, [r3, #8]
 800c428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d110      	bne.n	800c452 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c430:	69bb      	ldr	r3, [r7, #24]
 800c432:	015a      	lsls	r2, r3, #5
 800c434:	69fb      	ldr	r3, [r7, #28]
 800c436:	4413      	add	r3, r2
 800c438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	69ba      	ldr	r2, [r7, #24]
 800c440:	0151      	lsls	r1, r2, #5
 800c442:	69fa      	ldr	r2, [r7, #28]
 800c444:	440a      	add	r2, r1
 800c446:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c44a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c44e:	6013      	str	r3, [r2, #0]
 800c450:	e00f      	b.n	800c472 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c452:	69bb      	ldr	r3, [r7, #24]
 800c454:	015a      	lsls	r2, r3, #5
 800c456:	69fb      	ldr	r3, [r7, #28]
 800c458:	4413      	add	r3, r2
 800c45a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	69ba      	ldr	r2, [r7, #24]
 800c462:	0151      	lsls	r1, r2, #5
 800c464:	69fa      	ldr	r2, [r7, #28]
 800c466:	440a      	add	r2, r1
 800c468:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c46c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c470:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	6919      	ldr	r1, [r3, #16]
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	781a      	ldrb	r2, [r3, #0]
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	699b      	ldr	r3, [r3, #24]
 800c47e:	b298      	uxth	r0, r3
 800c480:	79fb      	ldrb	r3, [r7, #7]
 800c482:	9300      	str	r3, [sp, #0]
 800c484:	4603      	mov	r3, r0
 800c486:	68f8      	ldr	r0, [r7, #12]
 800c488:	f000 fade 	bl	800ca48 <USB_WritePacket>
 800c48c:	e0d2      	b.n	800c634 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c48e:	69bb      	ldr	r3, [r7, #24]
 800c490:	015a      	lsls	r2, r3, #5
 800c492:	69fb      	ldr	r3, [r7, #28]
 800c494:	4413      	add	r3, r2
 800c496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c49a:	691b      	ldr	r3, [r3, #16]
 800c49c:	69ba      	ldr	r2, [r7, #24]
 800c49e:	0151      	lsls	r1, r2, #5
 800c4a0:	69fa      	ldr	r2, [r7, #28]
 800c4a2:	440a      	add	r2, r1
 800c4a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4a8:	0cdb      	lsrs	r3, r3, #19
 800c4aa:	04db      	lsls	r3, r3, #19
 800c4ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c4ae:	69bb      	ldr	r3, [r7, #24]
 800c4b0:	015a      	lsls	r2, r3, #5
 800c4b2:	69fb      	ldr	r3, [r7, #28]
 800c4b4:	4413      	add	r3, r2
 800c4b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4ba:	691b      	ldr	r3, [r3, #16]
 800c4bc:	69ba      	ldr	r2, [r7, #24]
 800c4be:	0151      	lsls	r1, r2, #5
 800c4c0:	69fa      	ldr	r2, [r7, #28]
 800c4c2:	440a      	add	r2, r1
 800c4c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4c8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c4cc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c4d0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	699b      	ldr	r3, [r3, #24]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d126      	bne.n	800c528 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c4da:	69bb      	ldr	r3, [r7, #24]
 800c4dc:	015a      	lsls	r2, r3, #5
 800c4de:	69fb      	ldr	r3, [r7, #28]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4e6:	691a      	ldr	r2, [r3, #16]
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	68db      	ldr	r3, [r3, #12]
 800c4ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c4f0:	69b9      	ldr	r1, [r7, #24]
 800c4f2:	0148      	lsls	r0, r1, #5
 800c4f4:	69f9      	ldr	r1, [r7, #28]
 800c4f6:	4401      	add	r1, r0
 800c4f8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c4fc:	4313      	orrs	r3, r2
 800c4fe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c500:	69bb      	ldr	r3, [r7, #24]
 800c502:	015a      	lsls	r2, r3, #5
 800c504:	69fb      	ldr	r3, [r7, #28]
 800c506:	4413      	add	r3, r2
 800c508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c50c:	691b      	ldr	r3, [r3, #16]
 800c50e:	69ba      	ldr	r2, [r7, #24]
 800c510:	0151      	lsls	r1, r2, #5
 800c512:	69fa      	ldr	r2, [r7, #28]
 800c514:	440a      	add	r2, r1
 800c516:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c51a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c51e:	6113      	str	r3, [r2, #16]
 800c520:	e03a      	b.n	800c598 <USB_EPStartXfer+0x3e4>
 800c522:	bf00      	nop
 800c524:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	699a      	ldr	r2, [r3, #24]
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	68db      	ldr	r3, [r3, #12]
 800c530:	4413      	add	r3, r2
 800c532:	1e5a      	subs	r2, r3, #1
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	68db      	ldr	r3, [r3, #12]
 800c538:	fbb2 f3f3 	udiv	r3, r2, r3
 800c53c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	68db      	ldr	r3, [r3, #12]
 800c542:	8afa      	ldrh	r2, [r7, #22]
 800c544:	fb03 f202 	mul.w	r2, r3, r2
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c54c:	69bb      	ldr	r3, [r7, #24]
 800c54e:	015a      	lsls	r2, r3, #5
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	4413      	add	r3, r2
 800c554:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c558:	691a      	ldr	r2, [r3, #16]
 800c55a:	8afb      	ldrh	r3, [r7, #22]
 800c55c:	04d9      	lsls	r1, r3, #19
 800c55e:	4b38      	ldr	r3, [pc, #224]	; (800c640 <USB_EPStartXfer+0x48c>)
 800c560:	400b      	ands	r3, r1
 800c562:	69b9      	ldr	r1, [r7, #24]
 800c564:	0148      	lsls	r0, r1, #5
 800c566:	69f9      	ldr	r1, [r7, #28]
 800c568:	4401      	add	r1, r0
 800c56a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c56e:	4313      	orrs	r3, r2
 800c570:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c572:	69bb      	ldr	r3, [r7, #24]
 800c574:	015a      	lsls	r2, r3, #5
 800c576:	69fb      	ldr	r3, [r7, #28]
 800c578:	4413      	add	r3, r2
 800c57a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c57e:	691a      	ldr	r2, [r3, #16]
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	69db      	ldr	r3, [r3, #28]
 800c584:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c588:	69b9      	ldr	r1, [r7, #24]
 800c58a:	0148      	lsls	r0, r1, #5
 800c58c:	69f9      	ldr	r1, [r7, #28]
 800c58e:	4401      	add	r1, r0
 800c590:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c594:	4313      	orrs	r3, r2
 800c596:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c598:	79fb      	ldrb	r3, [r7, #7]
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d10d      	bne.n	800c5ba <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d009      	beq.n	800c5ba <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	6919      	ldr	r1, [r3, #16]
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	015a      	lsls	r2, r3, #5
 800c5ae:	69fb      	ldr	r3, [r7, #28]
 800c5b0:	4413      	add	r3, r2
 800c5b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5b6:	460a      	mov	r2, r1
 800c5b8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	791b      	ldrb	r3, [r3, #4]
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	d128      	bne.n	800c614 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c5c2:	69fb      	ldr	r3, [r7, #28]
 800c5c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5c8:	689b      	ldr	r3, [r3, #8]
 800c5ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d110      	bne.n	800c5f4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c5d2:	69bb      	ldr	r3, [r7, #24]
 800c5d4:	015a      	lsls	r2, r3, #5
 800c5d6:	69fb      	ldr	r3, [r7, #28]
 800c5d8:	4413      	add	r3, r2
 800c5da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	69ba      	ldr	r2, [r7, #24]
 800c5e2:	0151      	lsls	r1, r2, #5
 800c5e4:	69fa      	ldr	r2, [r7, #28]
 800c5e6:	440a      	add	r2, r1
 800c5e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c5ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c5f0:	6013      	str	r3, [r2, #0]
 800c5f2:	e00f      	b.n	800c614 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c5f4:	69bb      	ldr	r3, [r7, #24]
 800c5f6:	015a      	lsls	r2, r3, #5
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	4413      	add	r3, r2
 800c5fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	69ba      	ldr	r2, [r7, #24]
 800c604:	0151      	lsls	r1, r2, #5
 800c606:	69fa      	ldr	r2, [r7, #28]
 800c608:	440a      	add	r2, r1
 800c60a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c60e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c612:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c614:	69bb      	ldr	r3, [r7, #24]
 800c616:	015a      	lsls	r2, r3, #5
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	4413      	add	r3, r2
 800c61c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	69ba      	ldr	r2, [r7, #24]
 800c624:	0151      	lsls	r1, r2, #5
 800c626:	69fa      	ldr	r2, [r7, #28]
 800c628:	440a      	add	r2, r1
 800c62a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c62e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c632:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c634:	2300      	movs	r3, #0
}
 800c636:	4618      	mov	r0, r3
 800c638:	3720      	adds	r7, #32
 800c63a:	46bd      	mov	sp, r7
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	bf00      	nop
 800c640:	1ff80000 	.word	0x1ff80000

0800c644 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c644:	b480      	push	{r7}
 800c646:	b087      	sub	sp, #28
 800c648:	af00      	add	r7, sp, #0
 800c64a:	60f8      	str	r0, [r7, #12]
 800c64c:	60b9      	str	r1, [r7, #8]
 800c64e:	4613      	mov	r3, r2
 800c650:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	785b      	ldrb	r3, [r3, #1]
 800c660:	2b01      	cmp	r3, #1
 800c662:	f040 80ce 	bne.w	800c802 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	699b      	ldr	r3, [r3, #24]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d132      	bne.n	800c6d4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c66e:	693b      	ldr	r3, [r7, #16]
 800c670:	015a      	lsls	r2, r3, #5
 800c672:	697b      	ldr	r3, [r7, #20]
 800c674:	4413      	add	r3, r2
 800c676:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c67a:	691b      	ldr	r3, [r3, #16]
 800c67c:	693a      	ldr	r2, [r7, #16]
 800c67e:	0151      	lsls	r1, r2, #5
 800c680:	697a      	ldr	r2, [r7, #20]
 800c682:	440a      	add	r2, r1
 800c684:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c688:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c68c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c690:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c692:	693b      	ldr	r3, [r7, #16]
 800c694:	015a      	lsls	r2, r3, #5
 800c696:	697b      	ldr	r3, [r7, #20]
 800c698:	4413      	add	r3, r2
 800c69a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c69e:	691b      	ldr	r3, [r3, #16]
 800c6a0:	693a      	ldr	r2, [r7, #16]
 800c6a2:	0151      	lsls	r1, r2, #5
 800c6a4:	697a      	ldr	r2, [r7, #20]
 800c6a6:	440a      	add	r2, r1
 800c6a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c6b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	015a      	lsls	r2, r3, #5
 800c6b6:	697b      	ldr	r3, [r7, #20]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	693a      	ldr	r2, [r7, #16]
 800c6c2:	0151      	lsls	r1, r2, #5
 800c6c4:	697a      	ldr	r2, [r7, #20]
 800c6c6:	440a      	add	r2, r1
 800c6c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6cc:	0cdb      	lsrs	r3, r3, #19
 800c6ce:	04db      	lsls	r3, r3, #19
 800c6d0:	6113      	str	r3, [r2, #16]
 800c6d2:	e04e      	b.n	800c772 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	015a      	lsls	r2, r3, #5
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	4413      	add	r3, r2
 800c6dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6e0:	691b      	ldr	r3, [r3, #16]
 800c6e2:	693a      	ldr	r2, [r7, #16]
 800c6e4:	0151      	lsls	r1, r2, #5
 800c6e6:	697a      	ldr	r2, [r7, #20]
 800c6e8:	440a      	add	r2, r1
 800c6ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ee:	0cdb      	lsrs	r3, r3, #19
 800c6f0:	04db      	lsls	r3, r3, #19
 800c6f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	015a      	lsls	r2, r3, #5
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c700:	691b      	ldr	r3, [r3, #16]
 800c702:	693a      	ldr	r2, [r7, #16]
 800c704:	0151      	lsls	r1, r2, #5
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	440a      	add	r2, r1
 800c70a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c70e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c712:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c716:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	699a      	ldr	r2, [r3, #24]
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	68db      	ldr	r3, [r3, #12]
 800c720:	429a      	cmp	r2, r3
 800c722:	d903      	bls.n	800c72c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c724:	68bb      	ldr	r3, [r7, #8]
 800c726:	68da      	ldr	r2, [r3, #12]
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	015a      	lsls	r2, r3, #5
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	4413      	add	r3, r2
 800c734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c738:	691b      	ldr	r3, [r3, #16]
 800c73a:	693a      	ldr	r2, [r7, #16]
 800c73c:	0151      	lsls	r1, r2, #5
 800c73e:	697a      	ldr	r2, [r7, #20]
 800c740:	440a      	add	r2, r1
 800c742:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c746:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c74a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	015a      	lsls	r2, r3, #5
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	4413      	add	r3, r2
 800c754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c758:	691a      	ldr	r2, [r3, #16]
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	699b      	ldr	r3, [r3, #24]
 800c75e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c762:	6939      	ldr	r1, [r7, #16]
 800c764:	0148      	lsls	r0, r1, #5
 800c766:	6979      	ldr	r1, [r7, #20]
 800c768:	4401      	add	r1, r0
 800c76a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c76e:	4313      	orrs	r3, r2
 800c770:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c772:	79fb      	ldrb	r3, [r7, #7]
 800c774:	2b01      	cmp	r3, #1
 800c776:	d11e      	bne.n	800c7b6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	695b      	ldr	r3, [r3, #20]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d009      	beq.n	800c794 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	015a      	lsls	r2, r3, #5
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	4413      	add	r3, r2
 800c788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c78c:	461a      	mov	r2, r3
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	695b      	ldr	r3, [r3, #20]
 800c792:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	015a      	lsls	r2, r3, #5
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	4413      	add	r3, r2
 800c79c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	693a      	ldr	r2, [r7, #16]
 800c7a4:	0151      	lsls	r1, r2, #5
 800c7a6:	697a      	ldr	r2, [r7, #20]
 800c7a8:	440a      	add	r2, r1
 800c7aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c7b2:	6013      	str	r3, [r2, #0]
 800c7b4:	e097      	b.n	800c8e6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c7b6:	693b      	ldr	r3, [r7, #16]
 800c7b8:	015a      	lsls	r2, r3, #5
 800c7ba:	697b      	ldr	r3, [r7, #20]
 800c7bc:	4413      	add	r3, r2
 800c7be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	693a      	ldr	r2, [r7, #16]
 800c7c6:	0151      	lsls	r1, r2, #5
 800c7c8:	697a      	ldr	r2, [r7, #20]
 800c7ca:	440a      	add	r2, r1
 800c7cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c7d4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	699b      	ldr	r3, [r3, #24]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	f000 8083 	beq.w	800c8e6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	781b      	ldrb	r3, [r3, #0]
 800c7ec:	f003 030f 	and.w	r3, r3, #15
 800c7f0:	2101      	movs	r1, #1
 800c7f2:	fa01 f303 	lsl.w	r3, r1, r3
 800c7f6:	6979      	ldr	r1, [r7, #20]
 800c7f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	634b      	str	r3, [r1, #52]	; 0x34
 800c800:	e071      	b.n	800c8e6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c802:	693b      	ldr	r3, [r7, #16]
 800c804:	015a      	lsls	r2, r3, #5
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	4413      	add	r3, r2
 800c80a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c80e:	691b      	ldr	r3, [r3, #16]
 800c810:	693a      	ldr	r2, [r7, #16]
 800c812:	0151      	lsls	r1, r2, #5
 800c814:	697a      	ldr	r2, [r7, #20]
 800c816:	440a      	add	r2, r1
 800c818:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c81c:	0cdb      	lsrs	r3, r3, #19
 800c81e:	04db      	lsls	r3, r3, #19
 800c820:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	015a      	lsls	r2, r3, #5
 800c826:	697b      	ldr	r3, [r7, #20]
 800c828:	4413      	add	r3, r2
 800c82a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c82e:	691b      	ldr	r3, [r3, #16]
 800c830:	693a      	ldr	r2, [r7, #16]
 800c832:	0151      	lsls	r1, r2, #5
 800c834:	697a      	ldr	r2, [r7, #20]
 800c836:	440a      	add	r2, r1
 800c838:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c83c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c840:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c844:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	699b      	ldr	r3, [r3, #24]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d003      	beq.n	800c856 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	68da      	ldr	r2, [r3, #12]
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	68da      	ldr	r2, [r3, #12]
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c85e:	693b      	ldr	r3, [r7, #16]
 800c860:	015a      	lsls	r2, r3, #5
 800c862:	697b      	ldr	r3, [r7, #20]
 800c864:	4413      	add	r3, r2
 800c866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c86a:	691b      	ldr	r3, [r3, #16]
 800c86c:	693a      	ldr	r2, [r7, #16]
 800c86e:	0151      	lsls	r1, r2, #5
 800c870:	697a      	ldr	r2, [r7, #20]
 800c872:	440a      	add	r2, r1
 800c874:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c878:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c87c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	015a      	lsls	r2, r3, #5
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	4413      	add	r3, r2
 800c886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c88a:	691a      	ldr	r2, [r3, #16]
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	69db      	ldr	r3, [r3, #28]
 800c890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c894:	6939      	ldr	r1, [r7, #16]
 800c896:	0148      	lsls	r0, r1, #5
 800c898:	6979      	ldr	r1, [r7, #20]
 800c89a:	4401      	add	r1, r0
 800c89c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800c8a4:	79fb      	ldrb	r3, [r7, #7]
 800c8a6:	2b01      	cmp	r3, #1
 800c8a8:	d10d      	bne.n	800c8c6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	691b      	ldr	r3, [r3, #16]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d009      	beq.n	800c8c6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	6919      	ldr	r1, [r3, #16]
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	015a      	lsls	r2, r3, #5
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	4413      	add	r3, r2
 800c8be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8c2:	460a      	mov	r2, r1
 800c8c4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	015a      	lsls	r2, r3, #5
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	693a      	ldr	r2, [r7, #16]
 800c8d6:	0151      	lsls	r1, r2, #5
 800c8d8:	697a      	ldr	r2, [r7, #20]
 800c8da:	440a      	add	r2, r1
 800c8dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c8e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c8e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c8e6:	2300      	movs	r3, #0
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	371c      	adds	r7, #28
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr

0800c8f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b087      	sub	sp, #28
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c8fe:	2300      	movs	r3, #0
 800c900:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c902:	2300      	movs	r3, #0
 800c904:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	785b      	ldrb	r3, [r3, #1]
 800c90e:	2b01      	cmp	r3, #1
 800c910:	d14a      	bne.n	800c9a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c912:	683b      	ldr	r3, [r7, #0]
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	015a      	lsls	r2, r3, #5
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	4413      	add	r3, r2
 800c91c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c926:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c92a:	f040 8086 	bne.w	800ca3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	015a      	lsls	r2, r3, #5
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	4413      	add	r3, r2
 800c938:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	683a      	ldr	r2, [r7, #0]
 800c940:	7812      	ldrb	r2, [r2, #0]
 800c942:	0151      	lsls	r1, r2, #5
 800c944:	693a      	ldr	r2, [r7, #16]
 800c946:	440a      	add	r2, r1
 800c948:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c94c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c950:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	781b      	ldrb	r3, [r3, #0]
 800c956:	015a      	lsls	r2, r3, #5
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	4413      	add	r3, r2
 800c95c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	683a      	ldr	r2, [r7, #0]
 800c964:	7812      	ldrb	r2, [r2, #0]
 800c966:	0151      	lsls	r1, r2, #5
 800c968:	693a      	ldr	r2, [r7, #16]
 800c96a:	440a      	add	r2, r1
 800c96c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c970:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c974:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	3301      	adds	r3, #1
 800c97a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f242 7210 	movw	r2, #10000	; 0x2710
 800c982:	4293      	cmp	r3, r2
 800c984:	d902      	bls.n	800c98c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c986:	2301      	movs	r3, #1
 800c988:	75fb      	strb	r3, [r7, #23]
          break;
 800c98a:	e056      	b.n	800ca3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	781b      	ldrb	r3, [r3, #0]
 800c990:	015a      	lsls	r2, r3, #5
 800c992:	693b      	ldr	r3, [r7, #16]
 800c994:	4413      	add	r3, r2
 800c996:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c9a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c9a4:	d0e7      	beq.n	800c976 <USB_EPStopXfer+0x82>
 800c9a6:	e048      	b.n	800ca3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	781b      	ldrb	r3, [r3, #0]
 800c9ac:	015a      	lsls	r2, r3, #5
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	4413      	add	r3, r2
 800c9b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c9bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c9c0:	d13b      	bne.n	800ca3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	015a      	lsls	r2, r3, #5
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	4413      	add	r3, r2
 800c9cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	683a      	ldr	r2, [r7, #0]
 800c9d4:	7812      	ldrb	r2, [r2, #0]
 800c9d6:	0151      	lsls	r1, r2, #5
 800c9d8:	693a      	ldr	r2, [r7, #16]
 800c9da:	440a      	add	r2, r1
 800c9dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c9e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	015a      	lsls	r2, r3, #5
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	4413      	add	r3, r2
 800c9f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	683a      	ldr	r2, [r7, #0]
 800c9f8:	7812      	ldrb	r2, [r2, #0]
 800c9fa:	0151      	lsls	r1, r2, #5
 800c9fc:	693a      	ldr	r2, [r7, #16]
 800c9fe:	440a      	add	r2, r1
 800ca00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ca08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	f242 7210 	movw	r2, #10000	; 0x2710
 800ca16:	4293      	cmp	r3, r2
 800ca18:	d902      	bls.n	800ca20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	75fb      	strb	r3, [r7, #23]
          break;
 800ca1e:	e00c      	b.n	800ca3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	781b      	ldrb	r3, [r3, #0]
 800ca24:	015a      	lsls	r2, r3, #5
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	4413      	add	r3, r2
 800ca2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ca34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca38:	d0e7      	beq.n	800ca0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ca3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	371c      	adds	r7, #28
 800ca40:	46bd      	mov	sp, r7
 800ca42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca46:	4770      	bx	lr

0800ca48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b089      	sub	sp, #36	; 0x24
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	4611      	mov	r1, r2
 800ca54:	461a      	mov	r2, r3
 800ca56:	460b      	mov	r3, r1
 800ca58:	71fb      	strb	r3, [r7, #7]
 800ca5a:	4613      	mov	r3, r2
 800ca5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ca66:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d123      	bne.n	800cab6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ca6e:	88bb      	ldrh	r3, [r7, #4]
 800ca70:	3303      	adds	r3, #3
 800ca72:	089b      	lsrs	r3, r3, #2
 800ca74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ca76:	2300      	movs	r3, #0
 800ca78:	61bb      	str	r3, [r7, #24]
 800ca7a:	e018      	b.n	800caae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ca7c:	79fb      	ldrb	r3, [r7, #7]
 800ca7e:	031a      	lsls	r2, r3, #12
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	4413      	add	r3, r2
 800ca84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ca88:	461a      	mov	r2, r3
 800ca8a:	69fb      	ldr	r3, [r7, #28]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ca90:	69fb      	ldr	r3, [r7, #28]
 800ca92:	3301      	adds	r3, #1
 800ca94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ca96:	69fb      	ldr	r3, [r7, #28]
 800ca98:	3301      	adds	r3, #1
 800ca9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ca9c:	69fb      	ldr	r3, [r7, #28]
 800ca9e:	3301      	adds	r3, #1
 800caa0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800caa2:	69fb      	ldr	r3, [r7, #28]
 800caa4:	3301      	adds	r3, #1
 800caa6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800caa8:	69bb      	ldr	r3, [r7, #24]
 800caaa:	3301      	adds	r3, #1
 800caac:	61bb      	str	r3, [r7, #24]
 800caae:	69ba      	ldr	r2, [r7, #24]
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d3e2      	bcc.n	800ca7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cab6:	2300      	movs	r3, #0
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3724      	adds	r7, #36	; 0x24
 800cabc:	46bd      	mov	sp, r7
 800cabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac2:	4770      	bx	lr

0800cac4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cac4:	b480      	push	{r7}
 800cac6:	b08b      	sub	sp, #44	; 0x2c
 800cac8:	af00      	add	r7, sp, #0
 800caca:	60f8      	str	r0, [r7, #12]
 800cacc:	60b9      	str	r1, [r7, #8]
 800cace:	4613      	mov	r3, r2
 800cad0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800cada:	88fb      	ldrh	r3, [r7, #6]
 800cadc:	089b      	lsrs	r3, r3, #2
 800cade:	b29b      	uxth	r3, r3
 800cae0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800cae2:	88fb      	ldrh	r3, [r7, #6]
 800cae4:	f003 0303 	and.w	r3, r3, #3
 800cae8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800caea:	2300      	movs	r3, #0
 800caec:	623b      	str	r3, [r7, #32]
 800caee:	e014      	b.n	800cb1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800caf6:	681a      	ldr	r2, [r3, #0]
 800caf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cafa:	601a      	str	r2, [r3, #0]
    pDest++;
 800cafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cafe:	3301      	adds	r3, #1
 800cb00:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cb02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb04:	3301      	adds	r3, #1
 800cb06:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cb08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb10:	3301      	adds	r3, #1
 800cb12:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800cb14:	6a3b      	ldr	r3, [r7, #32]
 800cb16:	3301      	adds	r3, #1
 800cb18:	623b      	str	r3, [r7, #32]
 800cb1a:	6a3a      	ldr	r2, [r7, #32]
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	429a      	cmp	r2, r3
 800cb20:	d3e6      	bcc.n	800caf0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cb22:	8bfb      	ldrh	r3, [r7, #30]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d01e      	beq.n	800cb66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cb28:	2300      	movs	r3, #0
 800cb2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cb2c:	69bb      	ldr	r3, [r7, #24]
 800cb2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb32:	461a      	mov	r2, r3
 800cb34:	f107 0310 	add.w	r3, r7, #16
 800cb38:	6812      	ldr	r2, [r2, #0]
 800cb3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cb3c:	693a      	ldr	r2, [r7, #16]
 800cb3e:	6a3b      	ldr	r3, [r7, #32]
 800cb40:	b2db      	uxtb	r3, r3
 800cb42:	00db      	lsls	r3, r3, #3
 800cb44:	fa22 f303 	lsr.w	r3, r2, r3
 800cb48:	b2da      	uxtb	r2, r3
 800cb4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb4c:	701a      	strb	r2, [r3, #0]
      i++;
 800cb4e:	6a3b      	ldr	r3, [r7, #32]
 800cb50:	3301      	adds	r3, #1
 800cb52:	623b      	str	r3, [r7, #32]
      pDest++;
 800cb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb56:	3301      	adds	r3, #1
 800cb58:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800cb5a:	8bfb      	ldrh	r3, [r7, #30]
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cb60:	8bfb      	ldrh	r3, [r7, #30]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d1ea      	bne.n	800cb3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cb66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	372c      	adds	r7, #44	; 0x2c
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b085      	sub	sp, #20
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
 800cb7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cb88:	683b      	ldr	r3, [r7, #0]
 800cb8a:	785b      	ldrb	r3, [r3, #1]
 800cb8c:	2b01      	cmp	r3, #1
 800cb8e:	d12c      	bne.n	800cbea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	015a      	lsls	r2, r3, #5
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	4413      	add	r3, r2
 800cb98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	db12      	blt.n	800cbc8 <USB_EPSetStall+0x54>
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d00f      	beq.n	800cbc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	015a      	lsls	r2, r3, #5
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	4413      	add	r3, r2
 800cbb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	68ba      	ldr	r2, [r7, #8]
 800cbb8:	0151      	lsls	r1, r2, #5
 800cbba:	68fa      	ldr	r2, [r7, #12]
 800cbbc:	440a      	add	r2, r1
 800cbbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbc2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cbc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	015a      	lsls	r2, r3, #5
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	4413      	add	r3, r2
 800cbd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	68ba      	ldr	r2, [r7, #8]
 800cbd8:	0151      	lsls	r1, r2, #5
 800cbda:	68fa      	ldr	r2, [r7, #12]
 800cbdc:	440a      	add	r2, r1
 800cbde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbe2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cbe6:	6013      	str	r3, [r2, #0]
 800cbe8:	e02b      	b.n	800cc42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	015a      	lsls	r2, r3, #5
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	4413      	add	r3, r2
 800cbf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	db12      	blt.n	800cc22 <USB_EPSetStall+0xae>
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d00f      	beq.n	800cc22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	015a      	lsls	r2, r3, #5
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	4413      	add	r3, r2
 800cc0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	68ba      	ldr	r2, [r7, #8]
 800cc12:	0151      	lsls	r1, r2, #5
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	440a      	add	r2, r1
 800cc18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc1c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cc20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	015a      	lsls	r2, r3, #5
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	4413      	add	r3, r2
 800cc2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	68ba      	ldr	r2, [r7, #8]
 800cc32:	0151      	lsls	r1, r2, #5
 800cc34:	68fa      	ldr	r2, [r7, #12]
 800cc36:	440a      	add	r2, r1
 800cc38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cc40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cc42:	2300      	movs	r3, #0
}
 800cc44:	4618      	mov	r0, r3
 800cc46:	3714      	adds	r7, #20
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr

0800cc50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b085      	sub	sp, #20
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	785b      	ldrb	r3, [r3, #1]
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d128      	bne.n	800ccbe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	015a      	lsls	r2, r3, #5
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	4413      	add	r3, r2
 800cc74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	68ba      	ldr	r2, [r7, #8]
 800cc7c:	0151      	lsls	r1, r2, #5
 800cc7e:	68fa      	ldr	r2, [r7, #12]
 800cc80:	440a      	add	r2, r1
 800cc82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cc8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	791b      	ldrb	r3, [r3, #4]
 800cc90:	2b03      	cmp	r3, #3
 800cc92:	d003      	beq.n	800cc9c <USB_EPClearStall+0x4c>
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	791b      	ldrb	r3, [r3, #4]
 800cc98:	2b02      	cmp	r3, #2
 800cc9a:	d138      	bne.n	800cd0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	015a      	lsls	r2, r3, #5
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	4413      	add	r3, r2
 800cca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	68ba      	ldr	r2, [r7, #8]
 800ccac:	0151      	lsls	r1, r2, #5
 800ccae:	68fa      	ldr	r2, [r7, #12]
 800ccb0:	440a      	add	r2, r1
 800ccb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ccba:	6013      	str	r3, [r2, #0]
 800ccbc:	e027      	b.n	800cd0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	015a      	lsls	r2, r3, #5
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	4413      	add	r3, r2
 800ccc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	68ba      	ldr	r2, [r7, #8]
 800ccce:	0151      	lsls	r1, r2, #5
 800ccd0:	68fa      	ldr	r2, [r7, #12]
 800ccd2:	440a      	add	r2, r1
 800ccd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccd8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ccdc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	791b      	ldrb	r3, [r3, #4]
 800cce2:	2b03      	cmp	r3, #3
 800cce4:	d003      	beq.n	800ccee <USB_EPClearStall+0x9e>
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	791b      	ldrb	r3, [r3, #4]
 800ccea:	2b02      	cmp	r3, #2
 800ccec:	d10f      	bne.n	800cd0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	015a      	lsls	r2, r3, #5
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	4413      	add	r3, r2
 800ccf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	68ba      	ldr	r2, [r7, #8]
 800ccfe:	0151      	lsls	r1, r2, #5
 800cd00:	68fa      	ldr	r2, [r7, #12]
 800cd02:	440a      	add	r2, r1
 800cd04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cd0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cd0e:	2300      	movs	r3, #0
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3714      	adds	r7, #20
 800cd14:	46bd      	mov	sp, r7
 800cd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1a:	4770      	bx	lr

0800cd1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	b085      	sub	sp, #20
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
 800cd24:	460b      	mov	r3, r1
 800cd26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	68fa      	ldr	r2, [r7, #12]
 800cd36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800cd3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd46:	681a      	ldr	r2, [r3, #0]
 800cd48:	78fb      	ldrb	r3, [r7, #3]
 800cd4a:	011b      	lsls	r3, r3, #4
 800cd4c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800cd50:	68f9      	ldr	r1, [r7, #12]
 800cd52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd56:	4313      	orrs	r3, r2
 800cd58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cd5a:	2300      	movs	r3, #0
}
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	3714      	adds	r7, #20
 800cd60:	46bd      	mov	sp, r7
 800cd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd66:	4770      	bx	lr

0800cd68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b085      	sub	sp, #20
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	68fa      	ldr	r2, [r7, #12]
 800cd7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cd82:	f023 0303 	bic.w	r3, r3, #3
 800cd86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd8e:	685b      	ldr	r3, [r3, #4]
 800cd90:	68fa      	ldr	r2, [r7, #12]
 800cd92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd96:	f023 0302 	bic.w	r3, r3, #2
 800cd9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3714      	adds	r7, #20
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr

0800cdaa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cdaa:	b480      	push	{r7}
 800cdac:	b085      	sub	sp, #20
 800cdae:	af00      	add	r7, sp, #0
 800cdb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	68fa      	ldr	r2, [r7, #12]
 800cdc0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cdc4:	f023 0303 	bic.w	r3, r3, #3
 800cdc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cdd0:	685b      	ldr	r3, [r3, #4]
 800cdd2:	68fa      	ldr	r2, [r7, #12]
 800cdd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cdd8:	f043 0302 	orr.w	r3, r3, #2
 800cddc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cdde:	2300      	movs	r3, #0
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3714      	adds	r7, #20
 800cde4:	46bd      	mov	sp, r7
 800cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdea:	4770      	bx	lr

0800cdec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800cdec:	b480      	push	{r7}
 800cdee:	b085      	sub	sp, #20
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	695b      	ldr	r3, [r3, #20]
 800cdf8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	699b      	ldr	r3, [r3, #24]
 800cdfe:	68fa      	ldr	r2, [r7, #12]
 800ce00:	4013      	ands	r3, r2
 800ce02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ce04:	68fb      	ldr	r3, [r7, #12]
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	3714      	adds	r7, #20
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce10:	4770      	bx	lr

0800ce12 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ce12:	b480      	push	{r7}
 800ce14:	b085      	sub	sp, #20
 800ce16:	af00      	add	r7, sp, #0
 800ce18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce24:	699b      	ldr	r3, [r3, #24]
 800ce26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce2e:	69db      	ldr	r3, [r3, #28]
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	4013      	ands	r3, r2
 800ce34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	0c1b      	lsrs	r3, r3, #16
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3714      	adds	r7, #20
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce44:	4770      	bx	lr

0800ce46 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ce46:	b480      	push	{r7}
 800ce48:	b085      	sub	sp, #20
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce58:	699b      	ldr	r3, [r3, #24]
 800ce5a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce62:	69db      	ldr	r3, [r3, #28]
 800ce64:	68ba      	ldr	r2, [r7, #8]
 800ce66:	4013      	ands	r3, r2
 800ce68:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	b29b      	uxth	r3, r3
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3714      	adds	r7, #20
 800ce72:	46bd      	mov	sp, r7
 800ce74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce78:	4770      	bx	lr

0800ce7a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ce7a:	b480      	push	{r7}
 800ce7c:	b085      	sub	sp, #20
 800ce7e:	af00      	add	r7, sp, #0
 800ce80:	6078      	str	r0, [r7, #4]
 800ce82:	460b      	mov	r3, r1
 800ce84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ce8a:	78fb      	ldrb	r3, [r7, #3]
 800ce8c:	015a      	lsls	r2, r3, #5
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	4413      	add	r3, r2
 800ce92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce96:	689b      	ldr	r3, [r3, #8]
 800ce98:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cea0:	695b      	ldr	r3, [r3, #20]
 800cea2:	68ba      	ldr	r2, [r7, #8]
 800cea4:	4013      	ands	r3, r2
 800cea6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cea8:	68bb      	ldr	r3, [r7, #8]
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3714      	adds	r7, #20
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb4:	4770      	bx	lr

0800ceb6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ceb6:	b480      	push	{r7}
 800ceb8:	b087      	sub	sp, #28
 800ceba:	af00      	add	r7, sp, #0
 800cebc:	6078      	str	r0, [r7, #4]
 800cebe:	460b      	mov	r3, r1
 800cec0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cec6:	697b      	ldr	r3, [r7, #20]
 800cec8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cecc:	691b      	ldr	r3, [r3, #16]
 800cece:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ced6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ced8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ceda:	78fb      	ldrb	r3, [r7, #3]
 800cedc:	f003 030f 	and.w	r3, r3, #15
 800cee0:	68fa      	ldr	r2, [r7, #12]
 800cee2:	fa22 f303 	lsr.w	r3, r2, r3
 800cee6:	01db      	lsls	r3, r3, #7
 800cee8:	b2db      	uxtb	r3, r3
 800ceea:	693a      	ldr	r2, [r7, #16]
 800ceec:	4313      	orrs	r3, r2
 800ceee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cef0:	78fb      	ldrb	r3, [r7, #3]
 800cef2:	015a      	lsls	r2, r3, #5
 800cef4:	697b      	ldr	r3, [r7, #20]
 800cef6:	4413      	add	r3, r2
 800cef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cefc:	689b      	ldr	r3, [r3, #8]
 800cefe:	693a      	ldr	r2, [r7, #16]
 800cf00:	4013      	ands	r3, r2
 800cf02:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cf04:	68bb      	ldr	r3, [r7, #8]
}
 800cf06:	4618      	mov	r0, r3
 800cf08:	371c      	adds	r7, #28
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf10:	4770      	bx	lr

0800cf12 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800cf12:	b480      	push	{r7}
 800cf14:	b083      	sub	sp, #12
 800cf16:	af00      	add	r7, sp, #0
 800cf18:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	695b      	ldr	r3, [r3, #20]
 800cf1e:	f003 0301 	and.w	r3, r3, #1
}
 800cf22:	4618      	mov	r0, r3
 800cf24:	370c      	adds	r7, #12
 800cf26:	46bd      	mov	sp, r7
 800cf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2c:	4770      	bx	lr

0800cf2e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800cf2e:	b480      	push	{r7}
 800cf30:	b085      	sub	sp, #20
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	68fa      	ldr	r2, [r7, #12]
 800cf44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf48:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800cf4c:	f023 0307 	bic.w	r3, r3, #7
 800cf50:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf58:	685b      	ldr	r3, [r3, #4]
 800cf5a:	68fa      	ldr	r2, [r7, #12]
 800cf5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cf60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cf66:	2300      	movs	r3, #0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3714      	adds	r7, #20
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf72:	4770      	bx	lr

0800cf74 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800cf74:	b480      	push	{r7}
 800cf76:	b087      	sub	sp, #28
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	60f8      	str	r0, [r7, #12]
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	607a      	str	r2, [r7, #4]
 800cf80:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	333c      	adds	r3, #60	; 0x3c
 800cf8a:	3304      	adds	r3, #4
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cf90:	693b      	ldr	r3, [r7, #16]
 800cf92:	4a26      	ldr	r2, [pc, #152]	; (800d02c <USB_EP0_OutStart+0xb8>)
 800cf94:	4293      	cmp	r3, r2
 800cf96:	d90a      	bls.n	800cfae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cfa4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cfa8:	d101      	bne.n	800cfae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	e037      	b.n	800d01e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cfba:	697b      	ldr	r3, [r7, #20]
 800cfbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfc0:	691b      	ldr	r3, [r3, #16]
 800cfc2:	697a      	ldr	r2, [r7, #20]
 800cfc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfc8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cfcc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfd4:	691b      	ldr	r3, [r3, #16]
 800cfd6:	697a      	ldr	r2, [r7, #20]
 800cfd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfdc:	f043 0318 	orr.w	r3, r3, #24
 800cfe0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfe8:	691b      	ldr	r3, [r3, #16]
 800cfea:	697a      	ldr	r2, [r7, #20]
 800cfec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cff0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800cff4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cff6:	7afb      	ldrb	r3, [r7, #11]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d10f      	bne.n	800d01c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d002:	461a      	mov	r2, r3
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	697a      	ldr	r2, [r7, #20]
 800d012:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d016:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d01a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d01c:	2300      	movs	r3, #0
}
 800d01e:	4618      	mov	r0, r3
 800d020:	371c      	adds	r7, #28
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr
 800d02a:	bf00      	nop
 800d02c:	4f54300a 	.word	0x4f54300a

0800d030 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d030:	b480      	push	{r7}
 800d032:	b085      	sub	sp, #20
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d038:	2300      	movs	r3, #0
 800d03a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	3301      	adds	r3, #1
 800d040:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	4a13      	ldr	r2, [pc, #76]	; (800d094 <USB_CoreReset+0x64>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d901      	bls.n	800d04e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d04a:	2303      	movs	r3, #3
 800d04c:	e01b      	b.n	800d086 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	691b      	ldr	r3, [r3, #16]
 800d052:	2b00      	cmp	r3, #0
 800d054:	daf2      	bge.n	800d03c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d056:	2300      	movs	r3, #0
 800d058:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	691b      	ldr	r3, [r3, #16]
 800d05e:	f043 0201 	orr.w	r2, r3, #1
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	3301      	adds	r3, #1
 800d06a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	4a09      	ldr	r2, [pc, #36]	; (800d094 <USB_CoreReset+0x64>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d901      	bls.n	800d078 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d074:	2303      	movs	r3, #3
 800d076:	e006      	b.n	800d086 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	691b      	ldr	r3, [r3, #16]
 800d07c:	f003 0301 	and.w	r3, r3, #1
 800d080:	2b01      	cmp	r3, #1
 800d082:	d0f0      	beq.n	800d066 <USB_CoreReset+0x36>

  return HAL_OK;
 800d084:	2300      	movs	r3, #0
}
 800d086:	4618      	mov	r0, r3
 800d088:	3714      	adds	r7, #20
 800d08a:	46bd      	mov	sp, r7
 800d08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d090:	4770      	bx	lr
 800d092:	bf00      	nop
 800d094:	00030d40 	.word	0x00030d40

0800d098 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b084      	sub	sp, #16
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	460b      	mov	r3, r1
 800d0a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d0a4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d0a8:	f002 fca0 	bl	800f9ec <USBD_static_malloc>
 800d0ac:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d109      	bne.n	800d0c8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	32b0      	adds	r2, #176	; 0xb0
 800d0be:	2100      	movs	r1, #0
 800d0c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d0c4:	2302      	movs	r3, #2
 800d0c6:	e0d4      	b.n	800d272 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d0c8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800d0cc:	2100      	movs	r1, #0
 800d0ce:	68f8      	ldr	r0, [r7, #12]
 800d0d0:	f002 fd0a 	bl	800fae8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	32b0      	adds	r2, #176	; 0xb0
 800d0de:	68f9      	ldr	r1, [r7, #12]
 800d0e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	32b0      	adds	r2, #176	; 0xb0
 800d0ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	7c1b      	ldrb	r3, [r3, #16]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d138      	bne.n	800d172 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d100:	4b5e      	ldr	r3, [pc, #376]	; (800d27c <USBD_CDC_Init+0x1e4>)
 800d102:	7819      	ldrb	r1, [r3, #0]
 800d104:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d108:	2202      	movs	r2, #2
 800d10a:	6878      	ldr	r0, [r7, #4]
 800d10c:	f002 fb4b 	bl	800f7a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d110:	4b5a      	ldr	r3, [pc, #360]	; (800d27c <USBD_CDC_Init+0x1e4>)
 800d112:	781b      	ldrb	r3, [r3, #0]
 800d114:	f003 020f 	and.w	r2, r3, #15
 800d118:	6879      	ldr	r1, [r7, #4]
 800d11a:	4613      	mov	r3, r2
 800d11c:	009b      	lsls	r3, r3, #2
 800d11e:	4413      	add	r3, r2
 800d120:	009b      	lsls	r3, r3, #2
 800d122:	440b      	add	r3, r1
 800d124:	3324      	adds	r3, #36	; 0x24
 800d126:	2201      	movs	r2, #1
 800d128:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d12a:	4b55      	ldr	r3, [pc, #340]	; (800d280 <USBD_CDC_Init+0x1e8>)
 800d12c:	7819      	ldrb	r1, [r3, #0]
 800d12e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d132:	2202      	movs	r2, #2
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f002 fb36 	bl	800f7a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d13a:	4b51      	ldr	r3, [pc, #324]	; (800d280 <USBD_CDC_Init+0x1e8>)
 800d13c:	781b      	ldrb	r3, [r3, #0]
 800d13e:	f003 020f 	and.w	r2, r3, #15
 800d142:	6879      	ldr	r1, [r7, #4]
 800d144:	4613      	mov	r3, r2
 800d146:	009b      	lsls	r3, r3, #2
 800d148:	4413      	add	r3, r2
 800d14a:	009b      	lsls	r3, r3, #2
 800d14c:	440b      	add	r3, r1
 800d14e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d152:	2201      	movs	r2, #1
 800d154:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d156:	4b4b      	ldr	r3, [pc, #300]	; (800d284 <USBD_CDC_Init+0x1ec>)
 800d158:	781b      	ldrb	r3, [r3, #0]
 800d15a:	f003 020f 	and.w	r2, r3, #15
 800d15e:	6879      	ldr	r1, [r7, #4]
 800d160:	4613      	mov	r3, r2
 800d162:	009b      	lsls	r3, r3, #2
 800d164:	4413      	add	r3, r2
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	440b      	add	r3, r1
 800d16a:	3326      	adds	r3, #38	; 0x26
 800d16c:	2210      	movs	r2, #16
 800d16e:	801a      	strh	r2, [r3, #0]
 800d170:	e035      	b.n	800d1de <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d172:	4b42      	ldr	r3, [pc, #264]	; (800d27c <USBD_CDC_Init+0x1e4>)
 800d174:	7819      	ldrb	r1, [r3, #0]
 800d176:	2340      	movs	r3, #64	; 0x40
 800d178:	2202      	movs	r2, #2
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f002 fb13 	bl	800f7a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d180:	4b3e      	ldr	r3, [pc, #248]	; (800d27c <USBD_CDC_Init+0x1e4>)
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	f003 020f 	and.w	r2, r3, #15
 800d188:	6879      	ldr	r1, [r7, #4]
 800d18a:	4613      	mov	r3, r2
 800d18c:	009b      	lsls	r3, r3, #2
 800d18e:	4413      	add	r3, r2
 800d190:	009b      	lsls	r3, r3, #2
 800d192:	440b      	add	r3, r1
 800d194:	3324      	adds	r3, #36	; 0x24
 800d196:	2201      	movs	r2, #1
 800d198:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d19a:	4b39      	ldr	r3, [pc, #228]	; (800d280 <USBD_CDC_Init+0x1e8>)
 800d19c:	7819      	ldrb	r1, [r3, #0]
 800d19e:	2340      	movs	r3, #64	; 0x40
 800d1a0:	2202      	movs	r2, #2
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f002 faff 	bl	800f7a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d1a8:	4b35      	ldr	r3, [pc, #212]	; (800d280 <USBD_CDC_Init+0x1e8>)
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	f003 020f 	and.w	r2, r3, #15
 800d1b0:	6879      	ldr	r1, [r7, #4]
 800d1b2:	4613      	mov	r3, r2
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	4413      	add	r3, r2
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	440b      	add	r3, r1
 800d1bc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d1c0:	2201      	movs	r2, #1
 800d1c2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d1c4:	4b2f      	ldr	r3, [pc, #188]	; (800d284 <USBD_CDC_Init+0x1ec>)
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	f003 020f 	and.w	r2, r3, #15
 800d1cc:	6879      	ldr	r1, [r7, #4]
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	009b      	lsls	r3, r3, #2
 800d1d2:	4413      	add	r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	440b      	add	r3, r1
 800d1d8:	3326      	adds	r3, #38	; 0x26
 800d1da:	2210      	movs	r2, #16
 800d1dc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d1de:	4b29      	ldr	r3, [pc, #164]	; (800d284 <USBD_CDC_Init+0x1ec>)
 800d1e0:	7819      	ldrb	r1, [r3, #0]
 800d1e2:	2308      	movs	r3, #8
 800d1e4:	2203      	movs	r2, #3
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f002 fadd 	bl	800f7a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800d1ec:	4b25      	ldr	r3, [pc, #148]	; (800d284 <USBD_CDC_Init+0x1ec>)
 800d1ee:	781b      	ldrb	r3, [r3, #0]
 800d1f0:	f003 020f 	and.w	r2, r3, #15
 800d1f4:	6879      	ldr	r1, [r7, #4]
 800d1f6:	4613      	mov	r3, r2
 800d1f8:	009b      	lsls	r3, r3, #2
 800d1fa:	4413      	add	r3, r2
 800d1fc:	009b      	lsls	r3, r3, #2
 800d1fe:	440b      	add	r3, r1
 800d200:	3324      	adds	r3, #36	; 0x24
 800d202:	2201      	movs	r2, #1
 800d204:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	2200      	movs	r2, #0
 800d20a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	33b0      	adds	r3, #176	; 0xb0
 800d218:	009b      	lsls	r3, r3, #2
 800d21a:	4413      	add	r3, r2
 800d21c:	685b      	ldr	r3, [r3, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	2200      	movs	r2, #0
 800d226:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	2200      	movs	r2, #0
 800d22e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d101      	bne.n	800d240 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800d23c:	2302      	movs	r3, #2
 800d23e:	e018      	b.n	800d272 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	7c1b      	ldrb	r3, [r3, #16]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d10a      	bne.n	800d25e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d248:	4b0d      	ldr	r3, [pc, #52]	; (800d280 <USBD_CDC_Init+0x1e8>)
 800d24a:	7819      	ldrb	r1, [r3, #0]
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d252:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f002 fb94 	bl	800f984 <USBD_LL_PrepareReceive>
 800d25c:	e008      	b.n	800d270 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d25e:	4b08      	ldr	r3, [pc, #32]	; (800d280 <USBD_CDC_Init+0x1e8>)
 800d260:	7819      	ldrb	r1, [r3, #0]
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d268:	2340      	movs	r3, #64	; 0x40
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f002 fb8a 	bl	800f984 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d270:	2300      	movs	r3, #0
}
 800d272:	4618      	mov	r0, r3
 800d274:	3710      	adds	r7, #16
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	20000093 	.word	0x20000093
 800d280:	20000094 	.word	0x20000094
 800d284:	20000095 	.word	0x20000095

0800d288 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	460b      	mov	r3, r1
 800d292:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800d294:	4b3a      	ldr	r3, [pc, #232]	; (800d380 <USBD_CDC_DeInit+0xf8>)
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	4619      	mov	r1, r3
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f002 faa9 	bl	800f7f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800d2a0:	4b37      	ldr	r3, [pc, #220]	; (800d380 <USBD_CDC_DeInit+0xf8>)
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	f003 020f 	and.w	r2, r3, #15
 800d2a8:	6879      	ldr	r1, [r7, #4]
 800d2aa:	4613      	mov	r3, r2
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	4413      	add	r3, r2
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	440b      	add	r3, r1
 800d2b4:	3324      	adds	r3, #36	; 0x24
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800d2ba:	4b32      	ldr	r3, [pc, #200]	; (800d384 <USBD_CDC_DeInit+0xfc>)
 800d2bc:	781b      	ldrb	r3, [r3, #0]
 800d2be:	4619      	mov	r1, r3
 800d2c0:	6878      	ldr	r0, [r7, #4]
 800d2c2:	f002 fa96 	bl	800f7f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800d2c6:	4b2f      	ldr	r3, [pc, #188]	; (800d384 <USBD_CDC_DeInit+0xfc>)
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	f003 020f 	and.w	r2, r3, #15
 800d2ce:	6879      	ldr	r1, [r7, #4]
 800d2d0:	4613      	mov	r3, r2
 800d2d2:	009b      	lsls	r3, r3, #2
 800d2d4:	4413      	add	r3, r2
 800d2d6:	009b      	lsls	r3, r3, #2
 800d2d8:	440b      	add	r3, r1
 800d2da:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d2de:	2200      	movs	r2, #0
 800d2e0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800d2e2:	4b29      	ldr	r3, [pc, #164]	; (800d388 <USBD_CDC_DeInit+0x100>)
 800d2e4:	781b      	ldrb	r3, [r3, #0]
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f002 fa82 	bl	800f7f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800d2ee:	4b26      	ldr	r3, [pc, #152]	; (800d388 <USBD_CDC_DeInit+0x100>)
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	f003 020f 	and.w	r2, r3, #15
 800d2f6:	6879      	ldr	r1, [r7, #4]
 800d2f8:	4613      	mov	r3, r2
 800d2fa:	009b      	lsls	r3, r3, #2
 800d2fc:	4413      	add	r3, r2
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	440b      	add	r3, r1
 800d302:	3324      	adds	r3, #36	; 0x24
 800d304:	2200      	movs	r2, #0
 800d306:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800d308:	4b1f      	ldr	r3, [pc, #124]	; (800d388 <USBD_CDC_DeInit+0x100>)
 800d30a:	781b      	ldrb	r3, [r3, #0]
 800d30c:	f003 020f 	and.w	r2, r3, #15
 800d310:	6879      	ldr	r1, [r7, #4]
 800d312:	4613      	mov	r3, r2
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	4413      	add	r3, r2
 800d318:	009b      	lsls	r3, r3, #2
 800d31a:	440b      	add	r3, r1
 800d31c:	3326      	adds	r3, #38	; 0x26
 800d31e:	2200      	movs	r2, #0
 800d320:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	32b0      	adds	r2, #176	; 0xb0
 800d32c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d01f      	beq.n	800d374 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d33a:	687a      	ldr	r2, [r7, #4]
 800d33c:	33b0      	adds	r3, #176	; 0xb0
 800d33e:	009b      	lsls	r3, r3, #2
 800d340:	4413      	add	r3, r2
 800d342:	685b      	ldr	r3, [r3, #4]
 800d344:	685b      	ldr	r3, [r3, #4]
 800d346:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	32b0      	adds	r2, #176	; 0xb0
 800d352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d356:	4618      	mov	r0, r3
 800d358:	f002 fb56 	bl	800fa08 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	32b0      	adds	r2, #176	; 0xb0
 800d366:	2100      	movs	r1, #0
 800d368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2200      	movs	r2, #0
 800d370:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d374:	2300      	movs	r3, #0
}
 800d376:	4618      	mov	r0, r3
 800d378:	3708      	adds	r7, #8
 800d37a:	46bd      	mov	sp, r7
 800d37c:	bd80      	pop	{r7, pc}
 800d37e:	bf00      	nop
 800d380:	20000093 	.word	0x20000093
 800d384:	20000094 	.word	0x20000094
 800d388:	20000095 	.word	0x20000095

0800d38c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b086      	sub	sp, #24
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
 800d394:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	32b0      	adds	r2, #176	; 0xb0
 800d3a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3a4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d3b2:	693b      	ldr	r3, [r7, #16]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d101      	bne.n	800d3bc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800d3b8:	2303      	movs	r3, #3
 800d3ba:	e0bf      	b.n	800d53c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d050      	beq.n	800d46a <USBD_CDC_Setup+0xde>
 800d3c8:	2b20      	cmp	r3, #32
 800d3ca:	f040 80af 	bne.w	800d52c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	88db      	ldrh	r3, [r3, #6]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d03a      	beq.n	800d44c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	781b      	ldrb	r3, [r3, #0]
 800d3da:	b25b      	sxtb	r3, r3
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	da1b      	bge.n	800d418 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d3e6:	687a      	ldr	r2, [r7, #4]
 800d3e8:	33b0      	adds	r3, #176	; 0xb0
 800d3ea:	009b      	lsls	r3, r3, #2
 800d3ec:	4413      	add	r3, r2
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	683a      	ldr	r2, [r7, #0]
 800d3f4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800d3f6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d3f8:	683a      	ldr	r2, [r7, #0]
 800d3fa:	88d2      	ldrh	r2, [r2, #6]
 800d3fc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	88db      	ldrh	r3, [r3, #6]
 800d402:	2b07      	cmp	r3, #7
 800d404:	bf28      	it	cs
 800d406:	2307      	movcs	r3, #7
 800d408:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d40a:	693b      	ldr	r3, [r7, #16]
 800d40c:	89fa      	ldrh	r2, [r7, #14]
 800d40e:	4619      	mov	r1, r3
 800d410:	6878      	ldr	r0, [r7, #4]
 800d412:	f001 fd43 	bl	800ee9c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800d416:	e090      	b.n	800d53a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	785a      	ldrb	r2, [r3, #1]
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	88db      	ldrh	r3, [r3, #6]
 800d426:	2b3f      	cmp	r3, #63	; 0x3f
 800d428:	d803      	bhi.n	800d432 <USBD_CDC_Setup+0xa6>
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	88db      	ldrh	r3, [r3, #6]
 800d42e:	b2da      	uxtb	r2, r3
 800d430:	e000      	b.n	800d434 <USBD_CDC_Setup+0xa8>
 800d432:	2240      	movs	r2, #64	; 0x40
 800d434:	693b      	ldr	r3, [r7, #16]
 800d436:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800d43a:	6939      	ldr	r1, [r7, #16]
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800d442:	461a      	mov	r2, r3
 800d444:	6878      	ldr	r0, [r7, #4]
 800d446:	f001 fd55 	bl	800eef4 <USBD_CtlPrepareRx>
      break;
 800d44a:	e076      	b.n	800d53a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d452:	687a      	ldr	r2, [r7, #4]
 800d454:	33b0      	adds	r3, #176	; 0xb0
 800d456:	009b      	lsls	r3, r3, #2
 800d458:	4413      	add	r3, r2
 800d45a:	685b      	ldr	r3, [r3, #4]
 800d45c:	689b      	ldr	r3, [r3, #8]
 800d45e:	683a      	ldr	r2, [r7, #0]
 800d460:	7850      	ldrb	r0, [r2, #1]
 800d462:	2200      	movs	r2, #0
 800d464:	6839      	ldr	r1, [r7, #0]
 800d466:	4798      	blx	r3
      break;
 800d468:	e067      	b.n	800d53a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	785b      	ldrb	r3, [r3, #1]
 800d46e:	2b0b      	cmp	r3, #11
 800d470:	d851      	bhi.n	800d516 <USBD_CDC_Setup+0x18a>
 800d472:	a201      	add	r2, pc, #4	; (adr r2, 800d478 <USBD_CDC_Setup+0xec>)
 800d474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d478:	0800d4a9 	.word	0x0800d4a9
 800d47c:	0800d525 	.word	0x0800d525
 800d480:	0800d517 	.word	0x0800d517
 800d484:	0800d517 	.word	0x0800d517
 800d488:	0800d517 	.word	0x0800d517
 800d48c:	0800d517 	.word	0x0800d517
 800d490:	0800d517 	.word	0x0800d517
 800d494:	0800d517 	.word	0x0800d517
 800d498:	0800d517 	.word	0x0800d517
 800d49c:	0800d517 	.word	0x0800d517
 800d4a0:	0800d4d3 	.word	0x0800d4d3
 800d4a4:	0800d4fd 	.word	0x0800d4fd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4ae:	b2db      	uxtb	r3, r3
 800d4b0:	2b03      	cmp	r3, #3
 800d4b2:	d107      	bne.n	800d4c4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d4b4:	f107 030a 	add.w	r3, r7, #10
 800d4b8:	2202      	movs	r2, #2
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f001 fced 	bl	800ee9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d4c2:	e032      	b.n	800d52a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d4c4:	6839      	ldr	r1, [r7, #0]
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f001 fc77 	bl	800edba <USBD_CtlError>
            ret = USBD_FAIL;
 800d4cc:	2303      	movs	r3, #3
 800d4ce:	75fb      	strb	r3, [r7, #23]
          break;
 800d4d0:	e02b      	b.n	800d52a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4d8:	b2db      	uxtb	r3, r3
 800d4da:	2b03      	cmp	r3, #3
 800d4dc:	d107      	bne.n	800d4ee <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d4de:	f107 030d 	add.w	r3, r7, #13
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	4619      	mov	r1, r3
 800d4e6:	6878      	ldr	r0, [r7, #4]
 800d4e8:	f001 fcd8 	bl	800ee9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d4ec:	e01d      	b.n	800d52a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d4ee:	6839      	ldr	r1, [r7, #0]
 800d4f0:	6878      	ldr	r0, [r7, #4]
 800d4f2:	f001 fc62 	bl	800edba <USBD_CtlError>
            ret = USBD_FAIL;
 800d4f6:	2303      	movs	r3, #3
 800d4f8:	75fb      	strb	r3, [r7, #23]
          break;
 800d4fa:	e016      	b.n	800d52a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d502:	b2db      	uxtb	r3, r3
 800d504:	2b03      	cmp	r3, #3
 800d506:	d00f      	beq.n	800d528 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800d508:	6839      	ldr	r1, [r7, #0]
 800d50a:	6878      	ldr	r0, [r7, #4]
 800d50c:	f001 fc55 	bl	800edba <USBD_CtlError>
            ret = USBD_FAIL;
 800d510:	2303      	movs	r3, #3
 800d512:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d514:	e008      	b.n	800d528 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d516:	6839      	ldr	r1, [r7, #0]
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f001 fc4e 	bl	800edba <USBD_CtlError>
          ret = USBD_FAIL;
 800d51e:	2303      	movs	r3, #3
 800d520:	75fb      	strb	r3, [r7, #23]
          break;
 800d522:	e002      	b.n	800d52a <USBD_CDC_Setup+0x19e>
          break;
 800d524:	bf00      	nop
 800d526:	e008      	b.n	800d53a <USBD_CDC_Setup+0x1ae>
          break;
 800d528:	bf00      	nop
      }
      break;
 800d52a:	e006      	b.n	800d53a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800d52c:	6839      	ldr	r1, [r7, #0]
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f001 fc43 	bl	800edba <USBD_CtlError>
      ret = USBD_FAIL;
 800d534:	2303      	movs	r3, #3
 800d536:	75fb      	strb	r3, [r7, #23]
      break;
 800d538:	bf00      	nop
  }

  return (uint8_t)ret;
 800d53a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3718      	adds	r7, #24
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}

0800d544 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b084      	sub	sp, #16
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	460b      	mov	r3, r1
 800d54e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d556:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	32b0      	adds	r2, #176	; 0xb0
 800d562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d101      	bne.n	800d56e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e065      	b.n	800d63a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	32b0      	adds	r2, #176	; 0xb0
 800d578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d57c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d57e:	78fb      	ldrb	r3, [r7, #3]
 800d580:	f003 020f 	and.w	r2, r3, #15
 800d584:	6879      	ldr	r1, [r7, #4]
 800d586:	4613      	mov	r3, r2
 800d588:	009b      	lsls	r3, r3, #2
 800d58a:	4413      	add	r3, r2
 800d58c:	009b      	lsls	r3, r3, #2
 800d58e:	440b      	add	r3, r1
 800d590:	3318      	adds	r3, #24
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d02f      	beq.n	800d5f8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800d598:	78fb      	ldrb	r3, [r7, #3]
 800d59a:	f003 020f 	and.w	r2, r3, #15
 800d59e:	6879      	ldr	r1, [r7, #4]
 800d5a0:	4613      	mov	r3, r2
 800d5a2:	009b      	lsls	r3, r3, #2
 800d5a4:	4413      	add	r3, r2
 800d5a6:	009b      	lsls	r3, r3, #2
 800d5a8:	440b      	add	r3, r1
 800d5aa:	3318      	adds	r3, #24
 800d5ac:	681a      	ldr	r2, [r3, #0]
 800d5ae:	78fb      	ldrb	r3, [r7, #3]
 800d5b0:	f003 010f 	and.w	r1, r3, #15
 800d5b4:	68f8      	ldr	r0, [r7, #12]
 800d5b6:	460b      	mov	r3, r1
 800d5b8:	00db      	lsls	r3, r3, #3
 800d5ba:	440b      	add	r3, r1
 800d5bc:	009b      	lsls	r3, r3, #2
 800d5be:	4403      	add	r3, r0
 800d5c0:	3348      	adds	r3, #72	; 0x48
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	fbb2 f1f3 	udiv	r1, r2, r3
 800d5c8:	fb01 f303 	mul.w	r3, r1, r3
 800d5cc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d112      	bne.n	800d5f8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800d5d2:	78fb      	ldrb	r3, [r7, #3]
 800d5d4:	f003 020f 	and.w	r2, r3, #15
 800d5d8:	6879      	ldr	r1, [r7, #4]
 800d5da:	4613      	mov	r3, r2
 800d5dc:	009b      	lsls	r3, r3, #2
 800d5de:	4413      	add	r3, r2
 800d5e0:	009b      	lsls	r3, r3, #2
 800d5e2:	440b      	add	r3, r1
 800d5e4:	3318      	adds	r3, #24
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d5ea:	78f9      	ldrb	r1, [r7, #3]
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	f002 f9a6 	bl	800f942 <USBD_LL_Transmit>
 800d5f6:	e01f      	b.n	800d638 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d606:	687a      	ldr	r2, [r7, #4]
 800d608:	33b0      	adds	r3, #176	; 0xb0
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	4413      	add	r3, r2
 800d60e:	685b      	ldr	r3, [r3, #4]
 800d610:	691b      	ldr	r3, [r3, #16]
 800d612:	2b00      	cmp	r3, #0
 800d614:	d010      	beq.n	800d638 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d61c:	687a      	ldr	r2, [r7, #4]
 800d61e:	33b0      	adds	r3, #176	; 0xb0
 800d620:	009b      	lsls	r3, r3, #2
 800d622:	4413      	add	r3, r2
 800d624:	685b      	ldr	r3, [r3, #4]
 800d626:	691b      	ldr	r3, [r3, #16]
 800d628:	68ba      	ldr	r2, [r7, #8]
 800d62a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d62e:	68ba      	ldr	r2, [r7, #8]
 800d630:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d634:	78fa      	ldrb	r2, [r7, #3]
 800d636:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d638:	2300      	movs	r3, #0
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3710      	adds	r7, #16
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}

0800d642 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d642:	b580      	push	{r7, lr}
 800d644:	b084      	sub	sp, #16
 800d646:	af00      	add	r7, sp, #0
 800d648:	6078      	str	r0, [r7, #4]
 800d64a:	460b      	mov	r3, r1
 800d64c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	32b0      	adds	r2, #176	; 0xb0
 800d658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d65c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	32b0      	adds	r2, #176	; 0xb0
 800d668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d101      	bne.n	800d674 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800d670:	2303      	movs	r3, #3
 800d672:	e01a      	b.n	800d6aa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d674:	78fb      	ldrb	r3, [r7, #3]
 800d676:	4619      	mov	r1, r3
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	f002 f9a4 	bl	800f9c6 <USBD_LL_GetRxDataSize>
 800d67e:	4602      	mov	r2, r0
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d68c:	687a      	ldr	r2, [r7, #4]
 800d68e:	33b0      	adds	r3, #176	; 0xb0
 800d690:	009b      	lsls	r3, r3, #2
 800d692:	4413      	add	r3, r2
 800d694:	685b      	ldr	r3, [r3, #4]
 800d696:	68db      	ldr	r3, [r3, #12]
 800d698:	68fa      	ldr	r2, [r7, #12]
 800d69a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d69e:	68fa      	ldr	r2, [r7, #12]
 800d6a0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d6a4:	4611      	mov	r1, r2
 800d6a6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d6a8:	2300      	movs	r3, #0
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3710      	adds	r7, #16
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}

0800d6b2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d6b2:	b580      	push	{r7, lr}
 800d6b4:	b084      	sub	sp, #16
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	32b0      	adds	r2, #176	; 0xb0
 800d6c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d101      	bne.n	800d6d4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d6d0:	2303      	movs	r3, #3
 800d6d2:	e025      	b.n	800d720 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d6da:	687a      	ldr	r2, [r7, #4]
 800d6dc:	33b0      	adds	r3, #176	; 0xb0
 800d6de:	009b      	lsls	r3, r3, #2
 800d6e0:	4413      	add	r3, r2
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d01a      	beq.n	800d71e <USBD_CDC_EP0_RxReady+0x6c>
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d6ee:	2bff      	cmp	r3, #255	; 0xff
 800d6f0:	d015      	beq.n	800d71e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d6f8:	687a      	ldr	r2, [r7, #4]
 800d6fa:	33b0      	adds	r3, #176	; 0xb0
 800d6fc:	009b      	lsls	r3, r3, #2
 800d6fe:	4413      	add	r3, r2
 800d700:	685b      	ldr	r3, [r3, #4]
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	68fa      	ldr	r2, [r7, #12]
 800d706:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800d70a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800d70c:	68fa      	ldr	r2, [r7, #12]
 800d70e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d712:	b292      	uxth	r2, r2
 800d714:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	22ff      	movs	r2, #255	; 0xff
 800d71a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d71e:	2300      	movs	r3, #0
}
 800d720:	4618      	mov	r0, r3
 800d722:	3710      	adds	r7, #16
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}

0800d728 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b086      	sub	sp, #24
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d730:	2182      	movs	r1, #130	; 0x82
 800d732:	4818      	ldr	r0, [pc, #96]	; (800d794 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d734:	f000 fd09 	bl	800e14a <USBD_GetEpDesc>
 800d738:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d73a:	2101      	movs	r1, #1
 800d73c:	4815      	ldr	r0, [pc, #84]	; (800d794 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d73e:	f000 fd04 	bl	800e14a <USBD_GetEpDesc>
 800d742:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d744:	2181      	movs	r1, #129	; 0x81
 800d746:	4813      	ldr	r0, [pc, #76]	; (800d794 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d748:	f000 fcff 	bl	800e14a <USBD_GetEpDesc>
 800d74c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d74e:	697b      	ldr	r3, [r7, #20]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d002      	beq.n	800d75a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	2210      	movs	r2, #16
 800d758:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d006      	beq.n	800d76e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	2200      	movs	r2, #0
 800d764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d768:	711a      	strb	r2, [r3, #4]
 800d76a:	2200      	movs	r2, #0
 800d76c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d006      	beq.n	800d782 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	2200      	movs	r2, #0
 800d778:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d77c:	711a      	strb	r2, [r3, #4]
 800d77e:	2200      	movs	r2, #0
 800d780:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2243      	movs	r2, #67	; 0x43
 800d786:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d788:	4b02      	ldr	r3, [pc, #8]	; (800d794 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3718      	adds	r7, #24
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}
 800d792:	bf00      	nop
 800d794:	20000050 	.word	0x20000050

0800d798 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b086      	sub	sp, #24
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d7a0:	2182      	movs	r1, #130	; 0x82
 800d7a2:	4818      	ldr	r0, [pc, #96]	; (800d804 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d7a4:	f000 fcd1 	bl	800e14a <USBD_GetEpDesc>
 800d7a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d7aa:	2101      	movs	r1, #1
 800d7ac:	4815      	ldr	r0, [pc, #84]	; (800d804 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d7ae:	f000 fccc 	bl	800e14a <USBD_GetEpDesc>
 800d7b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d7b4:	2181      	movs	r1, #129	; 0x81
 800d7b6:	4813      	ldr	r0, [pc, #76]	; (800d804 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d7b8:	f000 fcc7 	bl	800e14a <USBD_GetEpDesc>
 800d7bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d002      	beq.n	800d7ca <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	2210      	movs	r2, #16
 800d7c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d7ca:	693b      	ldr	r3, [r7, #16]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d006      	beq.n	800d7de <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	711a      	strb	r2, [r3, #4]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	f042 0202 	orr.w	r2, r2, #2
 800d7dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d006      	beq.n	800d7f2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	711a      	strb	r2, [r3, #4]
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	f042 0202 	orr.w	r2, r2, #2
 800d7f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2243      	movs	r2, #67	; 0x43
 800d7f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d7f8:	4b02      	ldr	r3, [pc, #8]	; (800d804 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3718      	adds	r7, #24
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
 800d802:	bf00      	nop
 800d804:	20000050 	.word	0x20000050

0800d808 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b086      	sub	sp, #24
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d810:	2182      	movs	r1, #130	; 0x82
 800d812:	4818      	ldr	r0, [pc, #96]	; (800d874 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d814:	f000 fc99 	bl	800e14a <USBD_GetEpDesc>
 800d818:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d81a:	2101      	movs	r1, #1
 800d81c:	4815      	ldr	r0, [pc, #84]	; (800d874 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d81e:	f000 fc94 	bl	800e14a <USBD_GetEpDesc>
 800d822:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d824:	2181      	movs	r1, #129	; 0x81
 800d826:	4813      	ldr	r0, [pc, #76]	; (800d874 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d828:	f000 fc8f 	bl	800e14a <USBD_GetEpDesc>
 800d82c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d002      	beq.n	800d83a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	2210      	movs	r2, #16
 800d838:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d006      	beq.n	800d84e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d840:	693b      	ldr	r3, [r7, #16]
 800d842:	2200      	movs	r2, #0
 800d844:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d848:	711a      	strb	r2, [r3, #4]
 800d84a:	2200      	movs	r2, #0
 800d84c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d006      	beq.n	800d862 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	2200      	movs	r2, #0
 800d858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d85c:	711a      	strb	r2, [r3, #4]
 800d85e:	2200      	movs	r2, #0
 800d860:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2243      	movs	r2, #67	; 0x43
 800d866:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d868:	4b02      	ldr	r3, [pc, #8]	; (800d874 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d86a:	4618      	mov	r0, r3
 800d86c:	3718      	adds	r7, #24
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd80      	pop	{r7, pc}
 800d872:	bf00      	nop
 800d874:	20000050 	.word	0x20000050

0800d878 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d878:	b480      	push	{r7}
 800d87a:	b083      	sub	sp, #12
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	220a      	movs	r2, #10
 800d884:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d886:	4b03      	ldr	r3, [pc, #12]	; (800d894 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d888:	4618      	mov	r0, r3
 800d88a:	370c      	adds	r7, #12
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr
 800d894:	2000000c 	.word	0x2000000c

0800d898 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d898:	b480      	push	{r7}
 800d89a:	b083      	sub	sp, #12
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
 800d8a0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d101      	bne.n	800d8ac <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d8a8:	2303      	movs	r3, #3
 800d8aa:	e009      	b.n	800d8c0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	33b0      	adds	r3, #176	; 0xb0
 800d8b6:	009b      	lsls	r3, r3, #2
 800d8b8:	4413      	add	r3, r2
 800d8ba:	683a      	ldr	r2, [r7, #0]
 800d8bc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d8be:	2300      	movs	r3, #0
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	370c      	adds	r7, #12
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ca:	4770      	bx	lr

0800d8cc <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d8cc:	b480      	push	{r7}
 800d8ce:	b087      	sub	sp, #28
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	60f8      	str	r0, [r7, #12]
 800d8d4:	60b9      	str	r1, [r7, #8]
 800d8d6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	32b0      	adds	r2, #176	; 0xb0
 800d8e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8e6:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d8e8:	697b      	ldr	r3, [r7, #20]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d101      	bne.n	800d8f2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d8ee:	2303      	movs	r3, #3
 800d8f0:	e008      	b.n	800d904 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d8f2:	697b      	ldr	r3, [r7, #20]
 800d8f4:	68ba      	ldr	r2, [r7, #8]
 800d8f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	687a      	ldr	r2, [r7, #4]
 800d8fe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d902:	2300      	movs	r3, #0
}
 800d904:	4618      	mov	r0, r3
 800d906:	371c      	adds	r7, #28
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr

0800d910 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d910:	b480      	push	{r7}
 800d912:	b085      	sub	sp, #20
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
 800d918:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	32b0      	adds	r2, #176	; 0xb0
 800d924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d928:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d101      	bne.n	800d934 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d930:	2303      	movs	r3, #3
 800d932:	e004      	b.n	800d93e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	683a      	ldr	r2, [r7, #0]
 800d938:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d93c:	2300      	movs	r3, #0
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3714      	adds	r7, #20
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
	...

0800d94c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b084      	sub	sp, #16
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	32b0      	adds	r2, #176	; 0xb0
 800d95e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d962:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	32b0      	adds	r2, #176	; 0xb0
 800d96e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d101      	bne.n	800d97a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d976:	2303      	movs	r3, #3
 800d978:	e018      	b.n	800d9ac <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	7c1b      	ldrb	r3, [r3, #16]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d10a      	bne.n	800d998 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d982:	4b0c      	ldr	r3, [pc, #48]	; (800d9b4 <USBD_CDC_ReceivePacket+0x68>)
 800d984:	7819      	ldrb	r1, [r3, #0]
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d98c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f001 fff7 	bl	800f984 <USBD_LL_PrepareReceive>
 800d996:	e008      	b.n	800d9aa <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d998:	4b06      	ldr	r3, [pc, #24]	; (800d9b4 <USBD_CDC_ReceivePacket+0x68>)
 800d99a:	7819      	ldrb	r1, [r3, #0]
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d9a2:	2340      	movs	r3, #64	; 0x40
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f001 ffed 	bl	800f984 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d9aa:	2300      	movs	r3, #0
}
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	3710      	adds	r7, #16
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}
 800d9b4:	20000094 	.word	0x20000094

0800d9b8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b086      	sub	sp, #24
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	4613      	mov	r3, r2
 800d9c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d101      	bne.n	800d9d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d9cc:	2303      	movs	r3, #3
 800d9ce:	e01f      	b.n	800da10 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	2200      	movs	r2, #0
 800d9dc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d003      	beq.n	800d9f6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	68ba      	ldr	r2, [r7, #8]
 800d9f2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	2201      	movs	r2, #1
 800d9fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	79fa      	ldrb	r2, [r7, #7]
 800da02:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800da04:	68f8      	ldr	r0, [r7, #12]
 800da06:	f001 fe67 	bl	800f6d8 <USBD_LL_Init>
 800da0a:	4603      	mov	r3, r0
 800da0c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800da0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800da10:	4618      	mov	r0, r3
 800da12:	3718      	adds	r7, #24
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b084      	sub	sp, #16
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
 800da20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800da22:	2300      	movs	r3, #0
 800da24:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d101      	bne.n	800da30 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800da2c:	2303      	movs	r3, #3
 800da2e:	e025      	b.n	800da7c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	683a      	ldr	r2, [r7, #0]
 800da34:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	32ae      	adds	r2, #174	; 0xae
 800da42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d00f      	beq.n	800da6c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	32ae      	adds	r2, #174	; 0xae
 800da56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da5c:	f107 020e 	add.w	r2, r7, #14
 800da60:	4610      	mov	r0, r2
 800da62:	4798      	blx	r3
 800da64:	4602      	mov	r2, r0
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800da72:	1c5a      	adds	r2, r3, #1
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800da7a:	2300      	movs	r3, #0
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	3710      	adds	r7, #16
 800da80:	46bd      	mov	sp, r7
 800da82:	bd80      	pop	{r7, pc}

0800da84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b082      	sub	sp, #8
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800da8c:	6878      	ldr	r0, [r7, #4]
 800da8e:	f001 fe6f 	bl	800f770 <USBD_LL_Start>
 800da92:	4603      	mov	r3, r0
}
 800da94:	4618      	mov	r0, r3
 800da96:	3708      	adds	r7, #8
 800da98:	46bd      	mov	sp, r7
 800da9a:	bd80      	pop	{r7, pc}

0800da9c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800da9c:	b480      	push	{r7}
 800da9e:	b083      	sub	sp, #12
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800daa4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	370c      	adds	r7, #12
 800daaa:	46bd      	mov	sp, r7
 800daac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab0:	4770      	bx	lr

0800dab2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dab2:	b580      	push	{r7, lr}
 800dab4:	b084      	sub	sp, #16
 800dab6:	af00      	add	r7, sp, #0
 800dab8:	6078      	str	r0, [r7, #4]
 800daba:	460b      	mov	r3, r1
 800dabc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800dabe:	2300      	movs	r3, #0
 800dac0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d009      	beq.n	800dae0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	78fa      	ldrb	r2, [r7, #3]
 800dad6:	4611      	mov	r1, r2
 800dad8:	6878      	ldr	r0, [r7, #4]
 800dada:	4798      	blx	r3
 800dadc:	4603      	mov	r3, r0
 800dade:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dae0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dae2:	4618      	mov	r0, r3
 800dae4:	3710      	adds	r7, #16
 800dae6:	46bd      	mov	sp, r7
 800dae8:	bd80      	pop	{r7, pc}

0800daea <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800daea:	b580      	push	{r7, lr}
 800daec:	b084      	sub	sp, #16
 800daee:	af00      	add	r7, sp, #0
 800daf0:	6078      	str	r0, [r7, #4]
 800daf2:	460b      	mov	r3, r1
 800daf4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800daf6:	2300      	movs	r3, #0
 800daf8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	78fa      	ldrb	r2, [r7, #3]
 800db04:	4611      	mov	r1, r2
 800db06:	6878      	ldr	r0, [r7, #4]
 800db08:	4798      	blx	r3
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d001      	beq.n	800db14 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800db10:	2303      	movs	r3, #3
 800db12:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800db14:	7bfb      	ldrb	r3, [r7, #15]
}
 800db16:	4618      	mov	r0, r3
 800db18:	3710      	adds	r7, #16
 800db1a:	46bd      	mov	sp, r7
 800db1c:	bd80      	pop	{r7, pc}

0800db1e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800db1e:	b580      	push	{r7, lr}
 800db20:	b084      	sub	sp, #16
 800db22:	af00      	add	r7, sp, #0
 800db24:	6078      	str	r0, [r7, #4]
 800db26:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800db2e:	6839      	ldr	r1, [r7, #0]
 800db30:	4618      	mov	r0, r3
 800db32:	f001 f908 	bl	800ed46 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2201      	movs	r2, #1
 800db3a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800db44:	461a      	mov	r2, r3
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800db52:	f003 031f 	and.w	r3, r3, #31
 800db56:	2b02      	cmp	r3, #2
 800db58:	d01a      	beq.n	800db90 <USBD_LL_SetupStage+0x72>
 800db5a:	2b02      	cmp	r3, #2
 800db5c:	d822      	bhi.n	800dba4 <USBD_LL_SetupStage+0x86>
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d002      	beq.n	800db68 <USBD_LL_SetupStage+0x4a>
 800db62:	2b01      	cmp	r3, #1
 800db64:	d00a      	beq.n	800db7c <USBD_LL_SetupStage+0x5e>
 800db66:	e01d      	b.n	800dba4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800db6e:	4619      	mov	r1, r3
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f000 fb5f 	bl	800e234 <USBD_StdDevReq>
 800db76:	4603      	mov	r3, r0
 800db78:	73fb      	strb	r3, [r7, #15]
      break;
 800db7a:	e020      	b.n	800dbbe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800db82:	4619      	mov	r1, r3
 800db84:	6878      	ldr	r0, [r7, #4]
 800db86:	f000 fbc7 	bl	800e318 <USBD_StdItfReq>
 800db8a:	4603      	mov	r3, r0
 800db8c:	73fb      	strb	r3, [r7, #15]
      break;
 800db8e:	e016      	b.n	800dbbe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800db96:	4619      	mov	r1, r3
 800db98:	6878      	ldr	r0, [r7, #4]
 800db9a:	f000 fc29 	bl	800e3f0 <USBD_StdEPReq>
 800db9e:	4603      	mov	r3, r0
 800dba0:	73fb      	strb	r3, [r7, #15]
      break;
 800dba2:	e00c      	b.n	800dbbe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800dbaa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	4619      	mov	r1, r3
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f001 fe3c 	bl	800f830 <USBD_LL_StallEP>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	73fb      	strb	r3, [r7, #15]
      break;
 800dbbc:	bf00      	nop
  }

  return ret;
 800dbbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3710      	adds	r7, #16
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b086      	sub	sp, #24
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	60f8      	str	r0, [r7, #12]
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	607a      	str	r2, [r7, #4]
 800dbd4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800dbda:	7afb      	ldrb	r3, [r7, #11]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d16e      	bne.n	800dcbe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800dbe6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dbee:	2b03      	cmp	r3, #3
 800dbf0:	f040 8098 	bne.w	800dd24 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800dbf4:	693b      	ldr	r3, [r7, #16]
 800dbf6:	689a      	ldr	r2, [r3, #8]
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	68db      	ldr	r3, [r3, #12]
 800dbfc:	429a      	cmp	r2, r3
 800dbfe:	d913      	bls.n	800dc28 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	689a      	ldr	r2, [r3, #8]
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	68db      	ldr	r3, [r3, #12]
 800dc08:	1ad2      	subs	r2, r2, r3
 800dc0a:	693b      	ldr	r3, [r7, #16]
 800dc0c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	68da      	ldr	r2, [r3, #12]
 800dc12:	693b      	ldr	r3, [r7, #16]
 800dc14:	689b      	ldr	r3, [r3, #8]
 800dc16:	4293      	cmp	r3, r2
 800dc18:	bf28      	it	cs
 800dc1a:	4613      	movcs	r3, r2
 800dc1c:	461a      	mov	r2, r3
 800dc1e:	6879      	ldr	r1, [r7, #4]
 800dc20:	68f8      	ldr	r0, [r7, #12]
 800dc22:	f001 f984 	bl	800ef2e <USBD_CtlContinueRx>
 800dc26:	e07d      	b.n	800dd24 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800dc2e:	f003 031f 	and.w	r3, r3, #31
 800dc32:	2b02      	cmp	r3, #2
 800dc34:	d014      	beq.n	800dc60 <USBD_LL_DataOutStage+0x98>
 800dc36:	2b02      	cmp	r3, #2
 800dc38:	d81d      	bhi.n	800dc76 <USBD_LL_DataOutStage+0xae>
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d002      	beq.n	800dc44 <USBD_LL_DataOutStage+0x7c>
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d003      	beq.n	800dc4a <USBD_LL_DataOutStage+0x82>
 800dc42:	e018      	b.n	800dc76 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800dc44:	2300      	movs	r3, #0
 800dc46:	75bb      	strb	r3, [r7, #22]
            break;
 800dc48:	e018      	b.n	800dc7c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	4619      	mov	r1, r3
 800dc54:	68f8      	ldr	r0, [r7, #12]
 800dc56:	f000 fa5e 	bl	800e116 <USBD_CoreFindIF>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	75bb      	strb	r3, [r7, #22]
            break;
 800dc5e:	e00d      	b.n	800dc7c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	4619      	mov	r1, r3
 800dc6a:	68f8      	ldr	r0, [r7, #12]
 800dc6c:	f000 fa60 	bl	800e130 <USBD_CoreFindEP>
 800dc70:	4603      	mov	r3, r0
 800dc72:	75bb      	strb	r3, [r7, #22]
            break;
 800dc74:	e002      	b.n	800dc7c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800dc76:	2300      	movs	r3, #0
 800dc78:	75bb      	strb	r3, [r7, #22]
            break;
 800dc7a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800dc7c:	7dbb      	ldrb	r3, [r7, #22]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d119      	bne.n	800dcb6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc88:	b2db      	uxtb	r3, r3
 800dc8a:	2b03      	cmp	r3, #3
 800dc8c:	d113      	bne.n	800dcb6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800dc8e:	7dba      	ldrb	r2, [r7, #22]
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	32ae      	adds	r2, #174	; 0xae
 800dc94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc98:	691b      	ldr	r3, [r3, #16]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d00b      	beq.n	800dcb6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800dc9e:	7dba      	ldrb	r2, [r7, #22]
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800dca6:	7dba      	ldrb	r2, [r7, #22]
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	32ae      	adds	r2, #174	; 0xae
 800dcac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcb0:	691b      	ldr	r3, [r3, #16]
 800dcb2:	68f8      	ldr	r0, [r7, #12]
 800dcb4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dcb6:	68f8      	ldr	r0, [r7, #12]
 800dcb8:	f001 f94a 	bl	800ef50 <USBD_CtlSendStatus>
 800dcbc:	e032      	b.n	800dd24 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800dcbe:	7afb      	ldrb	r3, [r7, #11]
 800dcc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcc4:	b2db      	uxtb	r3, r3
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	68f8      	ldr	r0, [r7, #12]
 800dcca:	f000 fa31 	bl	800e130 <USBD_CoreFindEP>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dcd2:	7dbb      	ldrb	r3, [r7, #22]
 800dcd4:	2bff      	cmp	r3, #255	; 0xff
 800dcd6:	d025      	beq.n	800dd24 <USBD_LL_DataOutStage+0x15c>
 800dcd8:	7dbb      	ldrb	r3, [r7, #22]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d122      	bne.n	800dd24 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dce4:	b2db      	uxtb	r3, r3
 800dce6:	2b03      	cmp	r3, #3
 800dce8:	d117      	bne.n	800dd1a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800dcea:	7dba      	ldrb	r2, [r7, #22]
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	32ae      	adds	r2, #174	; 0xae
 800dcf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcf4:	699b      	ldr	r3, [r3, #24]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d00f      	beq.n	800dd1a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800dcfa:	7dba      	ldrb	r2, [r7, #22]
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800dd02:	7dba      	ldrb	r2, [r7, #22]
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	32ae      	adds	r2, #174	; 0xae
 800dd08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd0c:	699b      	ldr	r3, [r3, #24]
 800dd0e:	7afa      	ldrb	r2, [r7, #11]
 800dd10:	4611      	mov	r1, r2
 800dd12:	68f8      	ldr	r0, [r7, #12]
 800dd14:	4798      	blx	r3
 800dd16:	4603      	mov	r3, r0
 800dd18:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800dd1a:	7dfb      	ldrb	r3, [r7, #23]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d001      	beq.n	800dd24 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800dd20:	7dfb      	ldrb	r3, [r7, #23]
 800dd22:	e000      	b.n	800dd26 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800dd24:	2300      	movs	r3, #0
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3718      	adds	r7, #24
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bd80      	pop	{r7, pc}

0800dd2e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dd2e:	b580      	push	{r7, lr}
 800dd30:	b086      	sub	sp, #24
 800dd32:	af00      	add	r7, sp, #0
 800dd34:	60f8      	str	r0, [r7, #12]
 800dd36:	460b      	mov	r3, r1
 800dd38:	607a      	str	r2, [r7, #4]
 800dd3a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800dd3c:	7afb      	ldrb	r3, [r7, #11]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d16f      	bne.n	800de22 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	3314      	adds	r3, #20
 800dd46:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	d15a      	bne.n	800de08 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	689a      	ldr	r2, [r3, #8]
 800dd56:	693b      	ldr	r3, [r7, #16]
 800dd58:	68db      	ldr	r3, [r3, #12]
 800dd5a:	429a      	cmp	r2, r3
 800dd5c:	d914      	bls.n	800dd88 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	689a      	ldr	r2, [r3, #8]
 800dd62:	693b      	ldr	r3, [r7, #16]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	1ad2      	subs	r2, r2, r3
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dd6c:	693b      	ldr	r3, [r7, #16]
 800dd6e:	689b      	ldr	r3, [r3, #8]
 800dd70:	461a      	mov	r2, r3
 800dd72:	6879      	ldr	r1, [r7, #4]
 800dd74:	68f8      	ldr	r0, [r7, #12]
 800dd76:	f001 f8ac 	bl	800eed2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	2100      	movs	r1, #0
 800dd80:	68f8      	ldr	r0, [r7, #12]
 800dd82:	f001 fdff 	bl	800f984 <USBD_LL_PrepareReceive>
 800dd86:	e03f      	b.n	800de08 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	68da      	ldr	r2, [r3, #12]
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	689b      	ldr	r3, [r3, #8]
 800dd90:	429a      	cmp	r2, r3
 800dd92:	d11c      	bne.n	800ddce <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	685a      	ldr	r2, [r3, #4]
 800dd98:	693b      	ldr	r3, [r7, #16]
 800dd9a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	d316      	bcc.n	800ddce <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800dda0:	693b      	ldr	r3, [r7, #16]
 800dda2:	685a      	ldr	r2, [r3, #4]
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ddaa:	429a      	cmp	r2, r3
 800ddac:	d20f      	bcs.n	800ddce <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ddae:	2200      	movs	r2, #0
 800ddb0:	2100      	movs	r1, #0
 800ddb2:	68f8      	ldr	r0, [r7, #12]
 800ddb4:	f001 f88d 	bl	800eed2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	2100      	movs	r1, #0
 800ddc6:	68f8      	ldr	r0, [r7, #12]
 800ddc8:	f001 fddc 	bl	800f984 <USBD_LL_PrepareReceive>
 800ddcc:	e01c      	b.n	800de08 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	2b03      	cmp	r3, #3
 800ddd8:	d10f      	bne.n	800ddfa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dde0:	68db      	ldr	r3, [r3, #12]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d009      	beq.n	800ddfa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	2200      	movs	r2, #0
 800ddea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ddf4:	68db      	ldr	r3, [r3, #12]
 800ddf6:	68f8      	ldr	r0, [r7, #12]
 800ddf8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ddfa:	2180      	movs	r1, #128	; 0x80
 800ddfc:	68f8      	ldr	r0, [r7, #12]
 800ddfe:	f001 fd17 	bl	800f830 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800de02:	68f8      	ldr	r0, [r7, #12]
 800de04:	f001 f8b7 	bl	800ef76 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d03a      	beq.n	800de88 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800de12:	68f8      	ldr	r0, [r7, #12]
 800de14:	f7ff fe42 	bl	800da9c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2200      	movs	r2, #0
 800de1c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800de20:	e032      	b.n	800de88 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800de22:	7afb      	ldrb	r3, [r7, #11]
 800de24:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800de28:	b2db      	uxtb	r3, r3
 800de2a:	4619      	mov	r1, r3
 800de2c:	68f8      	ldr	r0, [r7, #12]
 800de2e:	f000 f97f 	bl	800e130 <USBD_CoreFindEP>
 800de32:	4603      	mov	r3, r0
 800de34:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800de36:	7dfb      	ldrb	r3, [r7, #23]
 800de38:	2bff      	cmp	r3, #255	; 0xff
 800de3a:	d025      	beq.n	800de88 <USBD_LL_DataInStage+0x15a>
 800de3c:	7dfb      	ldrb	r3, [r7, #23]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d122      	bne.n	800de88 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de48:	b2db      	uxtb	r3, r3
 800de4a:	2b03      	cmp	r3, #3
 800de4c:	d11c      	bne.n	800de88 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800de4e:	7dfa      	ldrb	r2, [r7, #23]
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	32ae      	adds	r2, #174	; 0xae
 800de54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de58:	695b      	ldr	r3, [r3, #20]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d014      	beq.n	800de88 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800de5e:	7dfa      	ldrb	r2, [r7, #23]
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800de66:	7dfa      	ldrb	r2, [r7, #23]
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	32ae      	adds	r2, #174	; 0xae
 800de6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de70:	695b      	ldr	r3, [r3, #20]
 800de72:	7afa      	ldrb	r2, [r7, #11]
 800de74:	4611      	mov	r1, r2
 800de76:	68f8      	ldr	r0, [r7, #12]
 800de78:	4798      	blx	r3
 800de7a:	4603      	mov	r3, r0
 800de7c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800de7e:	7dbb      	ldrb	r3, [r7, #22]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d001      	beq.n	800de88 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800de84:	7dbb      	ldrb	r3, [r7, #22]
 800de86:	e000      	b.n	800de8a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800de88:	2300      	movs	r3, #0
}
 800de8a:	4618      	mov	r0, r3
 800de8c:	3718      	adds	r7, #24
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}

0800de92 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800de92:	b580      	push	{r7, lr}
 800de94:	b084      	sub	sp, #16
 800de96:	af00      	add	r7, sp, #0
 800de98:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800de9a:	2300      	movs	r3, #0
 800de9c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	2201      	movs	r2, #1
 800dea2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	2200      	movs	r2, #0
 800deaa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	2200      	movs	r2, #0
 800deb2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2200      	movs	r2, #0
 800deb8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2200      	movs	r2, #0
 800dec0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800deca:	2b00      	cmp	r3, #0
 800decc:	d014      	beq.n	800def8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d00e      	beq.n	800def8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	6852      	ldr	r2, [r2, #4]
 800dee6:	b2d2      	uxtb	r2, r2
 800dee8:	4611      	mov	r1, r2
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	4798      	blx	r3
 800deee:	4603      	mov	r3, r0
 800def0:	2b00      	cmp	r3, #0
 800def2:	d001      	beq.n	800def8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800def4:	2303      	movs	r3, #3
 800def6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800def8:	2340      	movs	r3, #64	; 0x40
 800defa:	2200      	movs	r2, #0
 800defc:	2100      	movs	r1, #0
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f001 fc51 	bl	800f7a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	2201      	movs	r2, #1
 800df08:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	2240      	movs	r2, #64	; 0x40
 800df10:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df14:	2340      	movs	r3, #64	; 0x40
 800df16:	2200      	movs	r2, #0
 800df18:	2180      	movs	r1, #128	; 0x80
 800df1a:	6878      	ldr	r0, [r7, #4]
 800df1c:	f001 fc43 	bl	800f7a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	2201      	movs	r2, #1
 800df24:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2240      	movs	r2, #64	; 0x40
 800df2a:	621a      	str	r2, [r3, #32]

  return ret;
 800df2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3710      	adds	r7, #16
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}

0800df36 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800df36:	b480      	push	{r7}
 800df38:	b083      	sub	sp, #12
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
 800df3e:	460b      	mov	r3, r1
 800df40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	78fa      	ldrb	r2, [r7, #3]
 800df46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800df48:	2300      	movs	r3, #0
}
 800df4a:	4618      	mov	r0, r3
 800df4c:	370c      	adds	r7, #12
 800df4e:	46bd      	mov	sp, r7
 800df50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df54:	4770      	bx	lr

0800df56 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800df56:	b480      	push	{r7}
 800df58:	b083      	sub	sp, #12
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df64:	b2da      	uxtb	r2, r3
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2204      	movs	r2, #4
 800df70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800df74:	2300      	movs	r3, #0
}
 800df76:	4618      	mov	r0, r3
 800df78:	370c      	adds	r7, #12
 800df7a:	46bd      	mov	sp, r7
 800df7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df80:	4770      	bx	lr

0800df82 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800df82:	b480      	push	{r7}
 800df84:	b083      	sub	sp, #12
 800df86:	af00      	add	r7, sp, #0
 800df88:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df90:	b2db      	uxtb	r3, r3
 800df92:	2b04      	cmp	r3, #4
 800df94:	d106      	bne.n	800dfa4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800df9c:	b2da      	uxtb	r2, r3
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800dfa4:	2300      	movs	r3, #0
}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	370c      	adds	r7, #12
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb0:	4770      	bx	lr

0800dfb2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dfb2:	b580      	push	{r7, lr}
 800dfb4:	b082      	sub	sp, #8
 800dfb6:	af00      	add	r7, sp, #0
 800dfb8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dfc0:	b2db      	uxtb	r3, r3
 800dfc2:	2b03      	cmp	r3, #3
 800dfc4:	d110      	bne.n	800dfe8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d00b      	beq.n	800dfe8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfd6:	69db      	ldr	r3, [r3, #28]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d005      	beq.n	800dfe8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfe2:	69db      	ldr	r3, [r3, #28]
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800dfe8:	2300      	movs	r3, #0
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3708      	adds	r7, #8
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}

0800dff2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dff2:	b580      	push	{r7, lr}
 800dff4:	b082      	sub	sp, #8
 800dff6:	af00      	add	r7, sp, #0
 800dff8:	6078      	str	r0, [r7, #4]
 800dffa:	460b      	mov	r3, r1
 800dffc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	32ae      	adds	r2, #174	; 0xae
 800e008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d101      	bne.n	800e014 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e010:	2303      	movs	r3, #3
 800e012:	e01c      	b.n	800e04e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e01a:	b2db      	uxtb	r3, r3
 800e01c:	2b03      	cmp	r3, #3
 800e01e:	d115      	bne.n	800e04c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	32ae      	adds	r2, #174	; 0xae
 800e02a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e02e:	6a1b      	ldr	r3, [r3, #32]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d00b      	beq.n	800e04c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	32ae      	adds	r2, #174	; 0xae
 800e03e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e042:	6a1b      	ldr	r3, [r3, #32]
 800e044:	78fa      	ldrb	r2, [r7, #3]
 800e046:	4611      	mov	r1, r2
 800e048:	6878      	ldr	r0, [r7, #4]
 800e04a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e04c:	2300      	movs	r3, #0
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3708      	adds	r7, #8
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}

0800e056 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e056:	b580      	push	{r7, lr}
 800e058:	b082      	sub	sp, #8
 800e05a:	af00      	add	r7, sp, #0
 800e05c:	6078      	str	r0, [r7, #4]
 800e05e:	460b      	mov	r3, r1
 800e060:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	32ae      	adds	r2, #174	; 0xae
 800e06c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d101      	bne.n	800e078 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e074:	2303      	movs	r3, #3
 800e076:	e01c      	b.n	800e0b2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e07e:	b2db      	uxtb	r3, r3
 800e080:	2b03      	cmp	r3, #3
 800e082:	d115      	bne.n	800e0b0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	32ae      	adds	r2, #174	; 0xae
 800e08e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e094:	2b00      	cmp	r3, #0
 800e096:	d00b      	beq.n	800e0b0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	32ae      	adds	r2, #174	; 0xae
 800e0a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0a8:	78fa      	ldrb	r2, [r7, #3]
 800e0aa:	4611      	mov	r1, r2
 800e0ac:	6878      	ldr	r0, [r7, #4]
 800e0ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e0b0:	2300      	movs	r3, #0
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	3708      	adds	r7, #8
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	bd80      	pop	{r7, pc}

0800e0ba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e0ba:	b480      	push	{r7}
 800e0bc:	b083      	sub	sp, #12
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	370c      	adds	r7, #12
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b084      	sub	sp, #16
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e0d8:	2300      	movs	r3, #0
 800e0da:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2201      	movs	r2, #1
 800e0e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d00e      	beq.n	800e10c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e0f4:	685b      	ldr	r3, [r3, #4]
 800e0f6:	687a      	ldr	r2, [r7, #4]
 800e0f8:	6852      	ldr	r2, [r2, #4]
 800e0fa:	b2d2      	uxtb	r2, r2
 800e0fc:	4611      	mov	r1, r2
 800e0fe:	6878      	ldr	r0, [r7, #4]
 800e100:	4798      	blx	r3
 800e102:	4603      	mov	r3, r0
 800e104:	2b00      	cmp	r3, #0
 800e106:	d001      	beq.n	800e10c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e108:	2303      	movs	r3, #3
 800e10a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3710      	adds	r7, #16
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}

0800e116 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e116:	b480      	push	{r7}
 800e118:	b083      	sub	sp, #12
 800e11a:	af00      	add	r7, sp, #0
 800e11c:	6078      	str	r0, [r7, #4]
 800e11e:	460b      	mov	r3, r1
 800e120:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e122:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e124:	4618      	mov	r0, r3
 800e126:	370c      	adds	r7, #12
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr

0800e130 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e130:	b480      	push	{r7}
 800e132:	b083      	sub	sp, #12
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
 800e138:	460b      	mov	r3, r1
 800e13a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e13c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e13e:	4618      	mov	r0, r3
 800e140:	370c      	adds	r7, #12
 800e142:	46bd      	mov	sp, r7
 800e144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e148:	4770      	bx	lr

0800e14a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e14a:	b580      	push	{r7, lr}
 800e14c:	b086      	sub	sp, #24
 800e14e:	af00      	add	r7, sp, #0
 800e150:	6078      	str	r0, [r7, #4]
 800e152:	460b      	mov	r3, r1
 800e154:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e15e:	2300      	movs	r3, #0
 800e160:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	885b      	ldrh	r3, [r3, #2]
 800e166:	b29a      	uxth	r2, r3
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	781b      	ldrb	r3, [r3, #0]
 800e16c:	b29b      	uxth	r3, r3
 800e16e:	429a      	cmp	r2, r3
 800e170:	d920      	bls.n	800e1b4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	781b      	ldrb	r3, [r3, #0]
 800e176:	b29b      	uxth	r3, r3
 800e178:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e17a:	e013      	b.n	800e1a4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e17c:	f107 030a 	add.w	r3, r7, #10
 800e180:	4619      	mov	r1, r3
 800e182:	6978      	ldr	r0, [r7, #20]
 800e184:	f000 f81b 	bl	800e1be <USBD_GetNextDesc>
 800e188:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e18a:	697b      	ldr	r3, [r7, #20]
 800e18c:	785b      	ldrb	r3, [r3, #1]
 800e18e:	2b05      	cmp	r3, #5
 800e190:	d108      	bne.n	800e1a4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800e192:	697b      	ldr	r3, [r7, #20]
 800e194:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	789b      	ldrb	r3, [r3, #2]
 800e19a:	78fa      	ldrb	r2, [r7, #3]
 800e19c:	429a      	cmp	r2, r3
 800e19e:	d008      	beq.n	800e1b2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	885b      	ldrh	r3, [r3, #2]
 800e1a8:	b29a      	uxth	r2, r3
 800e1aa:	897b      	ldrh	r3, [r7, #10]
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d8e5      	bhi.n	800e17c <USBD_GetEpDesc+0x32>
 800e1b0:	e000      	b.n	800e1b4 <USBD_GetEpDesc+0x6a>
          break;
 800e1b2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800e1b4:	693b      	ldr	r3, [r7, #16]
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3718      	adds	r7, #24
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}

0800e1be <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e1be:	b480      	push	{r7}
 800e1c0:	b085      	sub	sp, #20
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	6078      	str	r0, [r7, #4]
 800e1c6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	881a      	ldrh	r2, [r3, #0]
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	781b      	ldrb	r3, [r3, #0]
 800e1d4:	b29b      	uxth	r3, r3
 800e1d6:	4413      	add	r3, r2
 800e1d8:	b29a      	uxth	r2, r3
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	781b      	ldrb	r3, [r3, #0]
 800e1e2:	461a      	mov	r2, r3
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	4413      	add	r3, r2
 800e1e8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e1ea:	68fb      	ldr	r3, [r7, #12]
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3714      	adds	r7, #20
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f6:	4770      	bx	lr

0800e1f8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b087      	sub	sp, #28
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e204:	697b      	ldr	r3, [r7, #20]
 800e206:	781b      	ldrb	r3, [r3, #0]
 800e208:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e20a:	697b      	ldr	r3, [r7, #20]
 800e20c:	3301      	adds	r3, #1
 800e20e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e210:	697b      	ldr	r3, [r7, #20]
 800e212:	781b      	ldrb	r3, [r3, #0]
 800e214:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e216:	8a3b      	ldrh	r3, [r7, #16]
 800e218:	021b      	lsls	r3, r3, #8
 800e21a:	b21a      	sxth	r2, r3
 800e21c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e220:	4313      	orrs	r3, r2
 800e222:	b21b      	sxth	r3, r3
 800e224:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e226:	89fb      	ldrh	r3, [r7, #14]
}
 800e228:	4618      	mov	r0, r3
 800e22a:	371c      	adds	r7, #28
 800e22c:	46bd      	mov	sp, r7
 800e22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e232:	4770      	bx	lr

0800e234 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b084      	sub	sp, #16
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
 800e23c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e23e:	2300      	movs	r3, #0
 800e240:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e24a:	2b40      	cmp	r3, #64	; 0x40
 800e24c:	d005      	beq.n	800e25a <USBD_StdDevReq+0x26>
 800e24e:	2b40      	cmp	r3, #64	; 0x40
 800e250:	d857      	bhi.n	800e302 <USBD_StdDevReq+0xce>
 800e252:	2b00      	cmp	r3, #0
 800e254:	d00f      	beq.n	800e276 <USBD_StdDevReq+0x42>
 800e256:	2b20      	cmp	r3, #32
 800e258:	d153      	bne.n	800e302 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	32ae      	adds	r2, #174	; 0xae
 800e264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e268:	689b      	ldr	r3, [r3, #8]
 800e26a:	6839      	ldr	r1, [r7, #0]
 800e26c:	6878      	ldr	r0, [r7, #4]
 800e26e:	4798      	blx	r3
 800e270:	4603      	mov	r3, r0
 800e272:	73fb      	strb	r3, [r7, #15]
      break;
 800e274:	e04a      	b.n	800e30c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	785b      	ldrb	r3, [r3, #1]
 800e27a:	2b09      	cmp	r3, #9
 800e27c:	d83b      	bhi.n	800e2f6 <USBD_StdDevReq+0xc2>
 800e27e:	a201      	add	r2, pc, #4	; (adr r2, 800e284 <USBD_StdDevReq+0x50>)
 800e280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e284:	0800e2d9 	.word	0x0800e2d9
 800e288:	0800e2ed 	.word	0x0800e2ed
 800e28c:	0800e2f7 	.word	0x0800e2f7
 800e290:	0800e2e3 	.word	0x0800e2e3
 800e294:	0800e2f7 	.word	0x0800e2f7
 800e298:	0800e2b7 	.word	0x0800e2b7
 800e29c:	0800e2ad 	.word	0x0800e2ad
 800e2a0:	0800e2f7 	.word	0x0800e2f7
 800e2a4:	0800e2cf 	.word	0x0800e2cf
 800e2a8:	0800e2c1 	.word	0x0800e2c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e2ac:	6839      	ldr	r1, [r7, #0]
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f000 fa3c 	bl	800e72c <USBD_GetDescriptor>
          break;
 800e2b4:	e024      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e2b6:	6839      	ldr	r1, [r7, #0]
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f000 fba1 	bl	800ea00 <USBD_SetAddress>
          break;
 800e2be:	e01f      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e2c0:	6839      	ldr	r1, [r7, #0]
 800e2c2:	6878      	ldr	r0, [r7, #4]
 800e2c4:	f000 fbe0 	bl	800ea88 <USBD_SetConfig>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	73fb      	strb	r3, [r7, #15]
          break;
 800e2cc:	e018      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e2ce:	6839      	ldr	r1, [r7, #0]
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f000 fc83 	bl	800ebdc <USBD_GetConfig>
          break;
 800e2d6:	e013      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e2d8:	6839      	ldr	r1, [r7, #0]
 800e2da:	6878      	ldr	r0, [r7, #4]
 800e2dc:	f000 fcb4 	bl	800ec48 <USBD_GetStatus>
          break;
 800e2e0:	e00e      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e2e2:	6839      	ldr	r1, [r7, #0]
 800e2e4:	6878      	ldr	r0, [r7, #4]
 800e2e6:	f000 fce3 	bl	800ecb0 <USBD_SetFeature>
          break;
 800e2ea:	e009      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e2ec:	6839      	ldr	r1, [r7, #0]
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 fd07 	bl	800ed02 <USBD_ClrFeature>
          break;
 800e2f4:	e004      	b.n	800e300 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e2f6:	6839      	ldr	r1, [r7, #0]
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 fd5e 	bl	800edba <USBD_CtlError>
          break;
 800e2fe:	bf00      	nop
      }
      break;
 800e300:	e004      	b.n	800e30c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e302:	6839      	ldr	r1, [r7, #0]
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 fd58 	bl	800edba <USBD_CtlError>
      break;
 800e30a:	bf00      	nop
  }

  return ret;
 800e30c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e30e:	4618      	mov	r0, r3
 800e310:	3710      	adds	r7, #16
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}
 800e316:	bf00      	nop

0800e318 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b084      	sub	sp, #16
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
 800e320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e322:	2300      	movs	r3, #0
 800e324:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	781b      	ldrb	r3, [r3, #0]
 800e32a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e32e:	2b40      	cmp	r3, #64	; 0x40
 800e330:	d005      	beq.n	800e33e <USBD_StdItfReq+0x26>
 800e332:	2b40      	cmp	r3, #64	; 0x40
 800e334:	d852      	bhi.n	800e3dc <USBD_StdItfReq+0xc4>
 800e336:	2b00      	cmp	r3, #0
 800e338:	d001      	beq.n	800e33e <USBD_StdItfReq+0x26>
 800e33a:	2b20      	cmp	r3, #32
 800e33c:	d14e      	bne.n	800e3dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e344:	b2db      	uxtb	r3, r3
 800e346:	3b01      	subs	r3, #1
 800e348:	2b02      	cmp	r3, #2
 800e34a:	d840      	bhi.n	800e3ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	889b      	ldrh	r3, [r3, #4]
 800e350:	b2db      	uxtb	r3, r3
 800e352:	2b01      	cmp	r3, #1
 800e354:	d836      	bhi.n	800e3c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	889b      	ldrh	r3, [r3, #4]
 800e35a:	b2db      	uxtb	r3, r3
 800e35c:	4619      	mov	r1, r3
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	f7ff fed9 	bl	800e116 <USBD_CoreFindIF>
 800e364:	4603      	mov	r3, r0
 800e366:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e368:	7bbb      	ldrb	r3, [r7, #14]
 800e36a:	2bff      	cmp	r3, #255	; 0xff
 800e36c:	d01d      	beq.n	800e3aa <USBD_StdItfReq+0x92>
 800e36e:	7bbb      	ldrb	r3, [r7, #14]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d11a      	bne.n	800e3aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e374:	7bba      	ldrb	r2, [r7, #14]
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	32ae      	adds	r2, #174	; 0xae
 800e37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d00f      	beq.n	800e3a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e384:	7bba      	ldrb	r2, [r7, #14]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e38c:	7bba      	ldrb	r2, [r7, #14]
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	32ae      	adds	r2, #174	; 0xae
 800e392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e396:	689b      	ldr	r3, [r3, #8]
 800e398:	6839      	ldr	r1, [r7, #0]
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	4798      	blx	r3
 800e39e:	4603      	mov	r3, r0
 800e3a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e3a2:	e004      	b.n	800e3ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e3a4:	2303      	movs	r3, #3
 800e3a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e3a8:	e001      	b.n	800e3ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e3aa:	2303      	movs	r3, #3
 800e3ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	88db      	ldrh	r3, [r3, #6]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d110      	bne.n	800e3d8 <USBD_StdItfReq+0xc0>
 800e3b6:	7bfb      	ldrb	r3, [r7, #15]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d10d      	bne.n	800e3d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f000 fdc7 	bl	800ef50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e3c2:	e009      	b.n	800e3d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e3c4:	6839      	ldr	r1, [r7, #0]
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f000 fcf7 	bl	800edba <USBD_CtlError>
          break;
 800e3cc:	e004      	b.n	800e3d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e3ce:	6839      	ldr	r1, [r7, #0]
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f000 fcf2 	bl	800edba <USBD_CtlError>
          break;
 800e3d6:	e000      	b.n	800e3da <USBD_StdItfReq+0xc2>
          break;
 800e3d8:	bf00      	nop
      }
      break;
 800e3da:	e004      	b.n	800e3e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e3dc:	6839      	ldr	r1, [r7, #0]
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f000 fceb 	bl	800edba <USBD_CtlError>
      break;
 800e3e4:	bf00      	nop
  }

  return ret;
 800e3e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3710      	adds	r7, #16
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	889b      	ldrh	r3, [r3, #4]
 800e402:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	781b      	ldrb	r3, [r3, #0]
 800e408:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e40c:	2b40      	cmp	r3, #64	; 0x40
 800e40e:	d007      	beq.n	800e420 <USBD_StdEPReq+0x30>
 800e410:	2b40      	cmp	r3, #64	; 0x40
 800e412:	f200 817f 	bhi.w	800e714 <USBD_StdEPReq+0x324>
 800e416:	2b00      	cmp	r3, #0
 800e418:	d02a      	beq.n	800e470 <USBD_StdEPReq+0x80>
 800e41a:	2b20      	cmp	r3, #32
 800e41c:	f040 817a 	bne.w	800e714 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e420:	7bbb      	ldrb	r3, [r7, #14]
 800e422:	4619      	mov	r1, r3
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f7ff fe83 	bl	800e130 <USBD_CoreFindEP>
 800e42a:	4603      	mov	r3, r0
 800e42c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e42e:	7b7b      	ldrb	r3, [r7, #13]
 800e430:	2bff      	cmp	r3, #255	; 0xff
 800e432:	f000 8174 	beq.w	800e71e <USBD_StdEPReq+0x32e>
 800e436:	7b7b      	ldrb	r3, [r7, #13]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f040 8170 	bne.w	800e71e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800e43e:	7b7a      	ldrb	r2, [r7, #13]
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e446:	7b7a      	ldrb	r2, [r7, #13]
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	32ae      	adds	r2, #174	; 0xae
 800e44c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	2b00      	cmp	r3, #0
 800e454:	f000 8163 	beq.w	800e71e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e458:	7b7a      	ldrb	r2, [r7, #13]
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	32ae      	adds	r2, #174	; 0xae
 800e45e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e462:	689b      	ldr	r3, [r3, #8]
 800e464:	6839      	ldr	r1, [r7, #0]
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	4798      	blx	r3
 800e46a:	4603      	mov	r3, r0
 800e46c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e46e:	e156      	b.n	800e71e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	785b      	ldrb	r3, [r3, #1]
 800e474:	2b03      	cmp	r3, #3
 800e476:	d008      	beq.n	800e48a <USBD_StdEPReq+0x9a>
 800e478:	2b03      	cmp	r3, #3
 800e47a:	f300 8145 	bgt.w	800e708 <USBD_StdEPReq+0x318>
 800e47e:	2b00      	cmp	r3, #0
 800e480:	f000 809b 	beq.w	800e5ba <USBD_StdEPReq+0x1ca>
 800e484:	2b01      	cmp	r3, #1
 800e486:	d03c      	beq.n	800e502 <USBD_StdEPReq+0x112>
 800e488:	e13e      	b.n	800e708 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e490:	b2db      	uxtb	r3, r3
 800e492:	2b02      	cmp	r3, #2
 800e494:	d002      	beq.n	800e49c <USBD_StdEPReq+0xac>
 800e496:	2b03      	cmp	r3, #3
 800e498:	d016      	beq.n	800e4c8 <USBD_StdEPReq+0xd8>
 800e49a:	e02c      	b.n	800e4f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e49c:	7bbb      	ldrb	r3, [r7, #14]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d00d      	beq.n	800e4be <USBD_StdEPReq+0xce>
 800e4a2:	7bbb      	ldrb	r3, [r7, #14]
 800e4a4:	2b80      	cmp	r3, #128	; 0x80
 800e4a6:	d00a      	beq.n	800e4be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e4a8:	7bbb      	ldrb	r3, [r7, #14]
 800e4aa:	4619      	mov	r1, r3
 800e4ac:	6878      	ldr	r0, [r7, #4]
 800e4ae:	f001 f9bf 	bl	800f830 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4b2:	2180      	movs	r1, #128	; 0x80
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f001 f9bb 	bl	800f830 <USBD_LL_StallEP>
 800e4ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e4bc:	e020      	b.n	800e500 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e4be:	6839      	ldr	r1, [r7, #0]
 800e4c0:	6878      	ldr	r0, [r7, #4]
 800e4c2:	f000 fc7a 	bl	800edba <USBD_CtlError>
              break;
 800e4c6:	e01b      	b.n	800e500 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	885b      	ldrh	r3, [r3, #2]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d10e      	bne.n	800e4ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e4d0:	7bbb      	ldrb	r3, [r7, #14]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d00b      	beq.n	800e4ee <USBD_StdEPReq+0xfe>
 800e4d6:	7bbb      	ldrb	r3, [r7, #14]
 800e4d8:	2b80      	cmp	r3, #128	; 0x80
 800e4da:	d008      	beq.n	800e4ee <USBD_StdEPReq+0xfe>
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	88db      	ldrh	r3, [r3, #6]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d104      	bne.n	800e4ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e4e4:	7bbb      	ldrb	r3, [r7, #14]
 800e4e6:	4619      	mov	r1, r3
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f001 f9a1 	bl	800f830 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f000 fd2e 	bl	800ef50 <USBD_CtlSendStatus>

              break;
 800e4f4:	e004      	b.n	800e500 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e4f6:	6839      	ldr	r1, [r7, #0]
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 fc5e 	bl	800edba <USBD_CtlError>
              break;
 800e4fe:	bf00      	nop
          }
          break;
 800e500:	e107      	b.n	800e712 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	2b02      	cmp	r3, #2
 800e50c:	d002      	beq.n	800e514 <USBD_StdEPReq+0x124>
 800e50e:	2b03      	cmp	r3, #3
 800e510:	d016      	beq.n	800e540 <USBD_StdEPReq+0x150>
 800e512:	e04b      	b.n	800e5ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e514:	7bbb      	ldrb	r3, [r7, #14]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d00d      	beq.n	800e536 <USBD_StdEPReq+0x146>
 800e51a:	7bbb      	ldrb	r3, [r7, #14]
 800e51c:	2b80      	cmp	r3, #128	; 0x80
 800e51e:	d00a      	beq.n	800e536 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e520:	7bbb      	ldrb	r3, [r7, #14]
 800e522:	4619      	mov	r1, r3
 800e524:	6878      	ldr	r0, [r7, #4]
 800e526:	f001 f983 	bl	800f830 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e52a:	2180      	movs	r1, #128	; 0x80
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f001 f97f 	bl	800f830 <USBD_LL_StallEP>
 800e532:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e534:	e040      	b.n	800e5b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e536:	6839      	ldr	r1, [r7, #0]
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f000 fc3e 	bl	800edba <USBD_CtlError>
              break;
 800e53e:	e03b      	b.n	800e5b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	885b      	ldrh	r3, [r3, #2]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d136      	bne.n	800e5b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e548:	7bbb      	ldrb	r3, [r7, #14]
 800e54a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d004      	beq.n	800e55c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e552:	7bbb      	ldrb	r3, [r7, #14]
 800e554:	4619      	mov	r1, r3
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f001 f989 	bl	800f86e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f000 fcf7 	bl	800ef50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e562:	7bbb      	ldrb	r3, [r7, #14]
 800e564:	4619      	mov	r1, r3
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f7ff fde2 	bl	800e130 <USBD_CoreFindEP>
 800e56c:	4603      	mov	r3, r0
 800e56e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e570:	7b7b      	ldrb	r3, [r7, #13]
 800e572:	2bff      	cmp	r3, #255	; 0xff
 800e574:	d01f      	beq.n	800e5b6 <USBD_StdEPReq+0x1c6>
 800e576:	7b7b      	ldrb	r3, [r7, #13]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d11c      	bne.n	800e5b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e57c:	7b7a      	ldrb	r2, [r7, #13]
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e584:	7b7a      	ldrb	r2, [r7, #13]
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	32ae      	adds	r2, #174	; 0xae
 800e58a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e58e:	689b      	ldr	r3, [r3, #8]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d010      	beq.n	800e5b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e594:	7b7a      	ldrb	r2, [r7, #13]
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	32ae      	adds	r2, #174	; 0xae
 800e59a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e59e:	689b      	ldr	r3, [r3, #8]
 800e5a0:	6839      	ldr	r1, [r7, #0]
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	4798      	blx	r3
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e5aa:	e004      	b.n	800e5b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e5ac:	6839      	ldr	r1, [r7, #0]
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f000 fc03 	bl	800edba <USBD_CtlError>
              break;
 800e5b4:	e000      	b.n	800e5b8 <USBD_StdEPReq+0x1c8>
              break;
 800e5b6:	bf00      	nop
          }
          break;
 800e5b8:	e0ab      	b.n	800e712 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e5c0:	b2db      	uxtb	r3, r3
 800e5c2:	2b02      	cmp	r3, #2
 800e5c4:	d002      	beq.n	800e5cc <USBD_StdEPReq+0x1dc>
 800e5c6:	2b03      	cmp	r3, #3
 800e5c8:	d032      	beq.n	800e630 <USBD_StdEPReq+0x240>
 800e5ca:	e097      	b.n	800e6fc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e5cc:	7bbb      	ldrb	r3, [r7, #14]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d007      	beq.n	800e5e2 <USBD_StdEPReq+0x1f2>
 800e5d2:	7bbb      	ldrb	r3, [r7, #14]
 800e5d4:	2b80      	cmp	r3, #128	; 0x80
 800e5d6:	d004      	beq.n	800e5e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e5d8:	6839      	ldr	r1, [r7, #0]
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f000 fbed 	bl	800edba <USBD_CtlError>
                break;
 800e5e0:	e091      	b.n	800e706 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e5e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	da0b      	bge.n	800e602 <USBD_StdEPReq+0x212>
 800e5ea:	7bbb      	ldrb	r3, [r7, #14]
 800e5ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e5f0:	4613      	mov	r3, r2
 800e5f2:	009b      	lsls	r3, r3, #2
 800e5f4:	4413      	add	r3, r2
 800e5f6:	009b      	lsls	r3, r3, #2
 800e5f8:	3310      	adds	r3, #16
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	4413      	add	r3, r2
 800e5fe:	3304      	adds	r3, #4
 800e600:	e00b      	b.n	800e61a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e602:	7bbb      	ldrb	r3, [r7, #14]
 800e604:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e608:	4613      	mov	r3, r2
 800e60a:	009b      	lsls	r3, r3, #2
 800e60c:	4413      	add	r3, r2
 800e60e:	009b      	lsls	r3, r3, #2
 800e610:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e614:	687a      	ldr	r2, [r7, #4]
 800e616:	4413      	add	r3, r2
 800e618:	3304      	adds	r3, #4
 800e61a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	2200      	movs	r2, #0
 800e620:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e622:	68bb      	ldr	r3, [r7, #8]
 800e624:	2202      	movs	r2, #2
 800e626:	4619      	mov	r1, r3
 800e628:	6878      	ldr	r0, [r7, #4]
 800e62a:	f000 fc37 	bl	800ee9c <USBD_CtlSendData>
              break;
 800e62e:	e06a      	b.n	800e706 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e630:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e634:	2b00      	cmp	r3, #0
 800e636:	da11      	bge.n	800e65c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e638:	7bbb      	ldrb	r3, [r7, #14]
 800e63a:	f003 020f 	and.w	r2, r3, #15
 800e63e:	6879      	ldr	r1, [r7, #4]
 800e640:	4613      	mov	r3, r2
 800e642:	009b      	lsls	r3, r3, #2
 800e644:	4413      	add	r3, r2
 800e646:	009b      	lsls	r3, r3, #2
 800e648:	440b      	add	r3, r1
 800e64a:	3324      	adds	r3, #36	; 0x24
 800e64c:	881b      	ldrh	r3, [r3, #0]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d117      	bne.n	800e682 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e652:	6839      	ldr	r1, [r7, #0]
 800e654:	6878      	ldr	r0, [r7, #4]
 800e656:	f000 fbb0 	bl	800edba <USBD_CtlError>
                  break;
 800e65a:	e054      	b.n	800e706 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e65c:	7bbb      	ldrb	r3, [r7, #14]
 800e65e:	f003 020f 	and.w	r2, r3, #15
 800e662:	6879      	ldr	r1, [r7, #4]
 800e664:	4613      	mov	r3, r2
 800e666:	009b      	lsls	r3, r3, #2
 800e668:	4413      	add	r3, r2
 800e66a:	009b      	lsls	r3, r3, #2
 800e66c:	440b      	add	r3, r1
 800e66e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e672:	881b      	ldrh	r3, [r3, #0]
 800e674:	2b00      	cmp	r3, #0
 800e676:	d104      	bne.n	800e682 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e678:	6839      	ldr	r1, [r7, #0]
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 fb9d 	bl	800edba <USBD_CtlError>
                  break;
 800e680:	e041      	b.n	800e706 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e682:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e686:	2b00      	cmp	r3, #0
 800e688:	da0b      	bge.n	800e6a2 <USBD_StdEPReq+0x2b2>
 800e68a:	7bbb      	ldrb	r3, [r7, #14]
 800e68c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e690:	4613      	mov	r3, r2
 800e692:	009b      	lsls	r3, r3, #2
 800e694:	4413      	add	r3, r2
 800e696:	009b      	lsls	r3, r3, #2
 800e698:	3310      	adds	r3, #16
 800e69a:	687a      	ldr	r2, [r7, #4]
 800e69c:	4413      	add	r3, r2
 800e69e:	3304      	adds	r3, #4
 800e6a0:	e00b      	b.n	800e6ba <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e6a2:	7bbb      	ldrb	r3, [r7, #14]
 800e6a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e6a8:	4613      	mov	r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	4413      	add	r3, r2
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	4413      	add	r3, r2
 800e6b8:	3304      	adds	r3, #4
 800e6ba:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e6bc:	7bbb      	ldrb	r3, [r7, #14]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d002      	beq.n	800e6c8 <USBD_StdEPReq+0x2d8>
 800e6c2:	7bbb      	ldrb	r3, [r7, #14]
 800e6c4:	2b80      	cmp	r3, #128	; 0x80
 800e6c6:	d103      	bne.n	800e6d0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	601a      	str	r2, [r3, #0]
 800e6ce:	e00e      	b.n	800e6ee <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e6d0:	7bbb      	ldrb	r3, [r7, #14]
 800e6d2:	4619      	mov	r1, r3
 800e6d4:	6878      	ldr	r0, [r7, #4]
 800e6d6:	f001 f8e9 	bl	800f8ac <USBD_LL_IsStallEP>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d003      	beq.n	800e6e8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e6e0:	68bb      	ldr	r3, [r7, #8]
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	601a      	str	r2, [r3, #0]
 800e6e6:	e002      	b.n	800e6ee <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	2202      	movs	r2, #2
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	f000 fbd1 	bl	800ee9c <USBD_CtlSendData>
              break;
 800e6fa:	e004      	b.n	800e706 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e6fc:	6839      	ldr	r1, [r7, #0]
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f000 fb5b 	bl	800edba <USBD_CtlError>
              break;
 800e704:	bf00      	nop
          }
          break;
 800e706:	e004      	b.n	800e712 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e708:	6839      	ldr	r1, [r7, #0]
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 fb55 	bl	800edba <USBD_CtlError>
          break;
 800e710:	bf00      	nop
      }
      break;
 800e712:	e005      	b.n	800e720 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e714:	6839      	ldr	r1, [r7, #0]
 800e716:	6878      	ldr	r0, [r7, #4]
 800e718:	f000 fb4f 	bl	800edba <USBD_CtlError>
      break;
 800e71c:	e000      	b.n	800e720 <USBD_StdEPReq+0x330>
      break;
 800e71e:	bf00      	nop
  }

  return ret;
 800e720:	7bfb      	ldrb	r3, [r7, #15]
}
 800e722:	4618      	mov	r0, r3
 800e724:	3710      	adds	r7, #16
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}
	...

0800e72c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b084      	sub	sp, #16
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
 800e734:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e736:	2300      	movs	r3, #0
 800e738:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e73a:	2300      	movs	r3, #0
 800e73c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e73e:	2300      	movs	r3, #0
 800e740:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	885b      	ldrh	r3, [r3, #2]
 800e746:	0a1b      	lsrs	r3, r3, #8
 800e748:	b29b      	uxth	r3, r3
 800e74a:	3b01      	subs	r3, #1
 800e74c:	2b06      	cmp	r3, #6
 800e74e:	f200 8128 	bhi.w	800e9a2 <USBD_GetDescriptor+0x276>
 800e752:	a201      	add	r2, pc, #4	; (adr r2, 800e758 <USBD_GetDescriptor+0x2c>)
 800e754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e758:	0800e775 	.word	0x0800e775
 800e75c:	0800e78d 	.word	0x0800e78d
 800e760:	0800e7cd 	.word	0x0800e7cd
 800e764:	0800e9a3 	.word	0x0800e9a3
 800e768:	0800e9a3 	.word	0x0800e9a3
 800e76c:	0800e943 	.word	0x0800e943
 800e770:	0800e96f 	.word	0x0800e96f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	687a      	ldr	r2, [r7, #4]
 800e77e:	7c12      	ldrb	r2, [r2, #16]
 800e780:	f107 0108 	add.w	r1, r7, #8
 800e784:	4610      	mov	r0, r2
 800e786:	4798      	blx	r3
 800e788:	60f8      	str	r0, [r7, #12]
      break;
 800e78a:	e112      	b.n	800e9b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	7c1b      	ldrb	r3, [r3, #16]
 800e790:	2b00      	cmp	r3, #0
 800e792:	d10d      	bne.n	800e7b0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e79a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e79c:	f107 0208 	add.w	r2, r7, #8
 800e7a0:	4610      	mov	r0, r2
 800e7a2:	4798      	blx	r3
 800e7a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	3301      	adds	r3, #1
 800e7aa:	2202      	movs	r2, #2
 800e7ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e7ae:	e100      	b.n	800e9b2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7b8:	f107 0208 	add.w	r2, r7, #8
 800e7bc:	4610      	mov	r0, r2
 800e7be:	4798      	blx	r3
 800e7c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	3301      	adds	r3, #1
 800e7c6:	2202      	movs	r2, #2
 800e7c8:	701a      	strb	r2, [r3, #0]
      break;
 800e7ca:	e0f2      	b.n	800e9b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	885b      	ldrh	r3, [r3, #2]
 800e7d0:	b2db      	uxtb	r3, r3
 800e7d2:	2b05      	cmp	r3, #5
 800e7d4:	f200 80ac 	bhi.w	800e930 <USBD_GetDescriptor+0x204>
 800e7d8:	a201      	add	r2, pc, #4	; (adr r2, 800e7e0 <USBD_GetDescriptor+0xb4>)
 800e7da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7de:	bf00      	nop
 800e7e0:	0800e7f9 	.word	0x0800e7f9
 800e7e4:	0800e82d 	.word	0x0800e82d
 800e7e8:	0800e861 	.word	0x0800e861
 800e7ec:	0800e895 	.word	0x0800e895
 800e7f0:	0800e8c9 	.word	0x0800e8c9
 800e7f4:	0800e8fd 	.word	0x0800e8fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d00b      	beq.n	800e81c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e80a:	685b      	ldr	r3, [r3, #4]
 800e80c:	687a      	ldr	r2, [r7, #4]
 800e80e:	7c12      	ldrb	r2, [r2, #16]
 800e810:	f107 0108 	add.w	r1, r7, #8
 800e814:	4610      	mov	r0, r2
 800e816:	4798      	blx	r3
 800e818:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e81a:	e091      	b.n	800e940 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e81c:	6839      	ldr	r1, [r7, #0]
 800e81e:	6878      	ldr	r0, [r7, #4]
 800e820:	f000 facb 	bl	800edba <USBD_CtlError>
            err++;
 800e824:	7afb      	ldrb	r3, [r7, #11]
 800e826:	3301      	adds	r3, #1
 800e828:	72fb      	strb	r3, [r7, #11]
          break;
 800e82a:	e089      	b.n	800e940 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e832:	689b      	ldr	r3, [r3, #8]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d00b      	beq.n	800e850 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e83e:	689b      	ldr	r3, [r3, #8]
 800e840:	687a      	ldr	r2, [r7, #4]
 800e842:	7c12      	ldrb	r2, [r2, #16]
 800e844:	f107 0108 	add.w	r1, r7, #8
 800e848:	4610      	mov	r0, r2
 800e84a:	4798      	blx	r3
 800e84c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e84e:	e077      	b.n	800e940 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e850:	6839      	ldr	r1, [r7, #0]
 800e852:	6878      	ldr	r0, [r7, #4]
 800e854:	f000 fab1 	bl	800edba <USBD_CtlError>
            err++;
 800e858:	7afb      	ldrb	r3, [r7, #11]
 800e85a:	3301      	adds	r3, #1
 800e85c:	72fb      	strb	r3, [r7, #11]
          break;
 800e85e:	e06f      	b.n	800e940 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e866:	68db      	ldr	r3, [r3, #12]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d00b      	beq.n	800e884 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e872:	68db      	ldr	r3, [r3, #12]
 800e874:	687a      	ldr	r2, [r7, #4]
 800e876:	7c12      	ldrb	r2, [r2, #16]
 800e878:	f107 0108 	add.w	r1, r7, #8
 800e87c:	4610      	mov	r0, r2
 800e87e:	4798      	blx	r3
 800e880:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e882:	e05d      	b.n	800e940 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e884:	6839      	ldr	r1, [r7, #0]
 800e886:	6878      	ldr	r0, [r7, #4]
 800e888:	f000 fa97 	bl	800edba <USBD_CtlError>
            err++;
 800e88c:	7afb      	ldrb	r3, [r7, #11]
 800e88e:	3301      	adds	r3, #1
 800e890:	72fb      	strb	r3, [r7, #11]
          break;
 800e892:	e055      	b.n	800e940 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e89a:	691b      	ldr	r3, [r3, #16]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d00b      	beq.n	800e8b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e8a6:	691b      	ldr	r3, [r3, #16]
 800e8a8:	687a      	ldr	r2, [r7, #4]
 800e8aa:	7c12      	ldrb	r2, [r2, #16]
 800e8ac:	f107 0108 	add.w	r1, r7, #8
 800e8b0:	4610      	mov	r0, r2
 800e8b2:	4798      	blx	r3
 800e8b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e8b6:	e043      	b.n	800e940 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e8b8:	6839      	ldr	r1, [r7, #0]
 800e8ba:	6878      	ldr	r0, [r7, #4]
 800e8bc:	f000 fa7d 	bl	800edba <USBD_CtlError>
            err++;
 800e8c0:	7afb      	ldrb	r3, [r7, #11]
 800e8c2:	3301      	adds	r3, #1
 800e8c4:	72fb      	strb	r3, [r7, #11]
          break;
 800e8c6:	e03b      	b.n	800e940 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e8ce:	695b      	ldr	r3, [r3, #20]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d00b      	beq.n	800e8ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e8da:	695b      	ldr	r3, [r3, #20]
 800e8dc:	687a      	ldr	r2, [r7, #4]
 800e8de:	7c12      	ldrb	r2, [r2, #16]
 800e8e0:	f107 0108 	add.w	r1, r7, #8
 800e8e4:	4610      	mov	r0, r2
 800e8e6:	4798      	blx	r3
 800e8e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e8ea:	e029      	b.n	800e940 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e8ec:	6839      	ldr	r1, [r7, #0]
 800e8ee:	6878      	ldr	r0, [r7, #4]
 800e8f0:	f000 fa63 	bl	800edba <USBD_CtlError>
            err++;
 800e8f4:	7afb      	ldrb	r3, [r7, #11]
 800e8f6:	3301      	adds	r3, #1
 800e8f8:	72fb      	strb	r3, [r7, #11]
          break;
 800e8fa:	e021      	b.n	800e940 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e902:	699b      	ldr	r3, [r3, #24]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d00b      	beq.n	800e920 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e90e:	699b      	ldr	r3, [r3, #24]
 800e910:	687a      	ldr	r2, [r7, #4]
 800e912:	7c12      	ldrb	r2, [r2, #16]
 800e914:	f107 0108 	add.w	r1, r7, #8
 800e918:	4610      	mov	r0, r2
 800e91a:	4798      	blx	r3
 800e91c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e91e:	e00f      	b.n	800e940 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e920:	6839      	ldr	r1, [r7, #0]
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 fa49 	bl	800edba <USBD_CtlError>
            err++;
 800e928:	7afb      	ldrb	r3, [r7, #11]
 800e92a:	3301      	adds	r3, #1
 800e92c:	72fb      	strb	r3, [r7, #11]
          break;
 800e92e:	e007      	b.n	800e940 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e930:	6839      	ldr	r1, [r7, #0]
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f000 fa41 	bl	800edba <USBD_CtlError>
          err++;
 800e938:	7afb      	ldrb	r3, [r7, #11]
 800e93a:	3301      	adds	r3, #1
 800e93c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e93e:	bf00      	nop
      }
      break;
 800e940:	e037      	b.n	800e9b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	7c1b      	ldrb	r3, [r3, #16]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d109      	bne.n	800e95e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e952:	f107 0208 	add.w	r2, r7, #8
 800e956:	4610      	mov	r0, r2
 800e958:	4798      	blx	r3
 800e95a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e95c:	e029      	b.n	800e9b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e95e:	6839      	ldr	r1, [r7, #0]
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f000 fa2a 	bl	800edba <USBD_CtlError>
        err++;
 800e966:	7afb      	ldrb	r3, [r7, #11]
 800e968:	3301      	adds	r3, #1
 800e96a:	72fb      	strb	r3, [r7, #11]
      break;
 800e96c:	e021      	b.n	800e9b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	7c1b      	ldrb	r3, [r3, #16]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d10d      	bne.n	800e992 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e97c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e97e:	f107 0208 	add.w	r2, r7, #8
 800e982:	4610      	mov	r0, r2
 800e984:	4798      	blx	r3
 800e986:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	3301      	adds	r3, #1
 800e98c:	2207      	movs	r2, #7
 800e98e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e990:	e00f      	b.n	800e9b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e992:	6839      	ldr	r1, [r7, #0]
 800e994:	6878      	ldr	r0, [r7, #4]
 800e996:	f000 fa10 	bl	800edba <USBD_CtlError>
        err++;
 800e99a:	7afb      	ldrb	r3, [r7, #11]
 800e99c:	3301      	adds	r3, #1
 800e99e:	72fb      	strb	r3, [r7, #11]
      break;
 800e9a0:	e007      	b.n	800e9b2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e9a2:	6839      	ldr	r1, [r7, #0]
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f000 fa08 	bl	800edba <USBD_CtlError>
      err++;
 800e9aa:	7afb      	ldrb	r3, [r7, #11]
 800e9ac:	3301      	adds	r3, #1
 800e9ae:	72fb      	strb	r3, [r7, #11]
      break;
 800e9b0:	bf00      	nop
  }

  if (err != 0U)
 800e9b2:	7afb      	ldrb	r3, [r7, #11]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d11e      	bne.n	800e9f6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	88db      	ldrh	r3, [r3, #6]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d016      	beq.n	800e9ee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e9c0:	893b      	ldrh	r3, [r7, #8]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d00e      	beq.n	800e9e4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	88da      	ldrh	r2, [r3, #6]
 800e9ca:	893b      	ldrh	r3, [r7, #8]
 800e9cc:	4293      	cmp	r3, r2
 800e9ce:	bf28      	it	cs
 800e9d0:	4613      	movcs	r3, r2
 800e9d2:	b29b      	uxth	r3, r3
 800e9d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e9d6:	893b      	ldrh	r3, [r7, #8]
 800e9d8:	461a      	mov	r2, r3
 800e9da:	68f9      	ldr	r1, [r7, #12]
 800e9dc:	6878      	ldr	r0, [r7, #4]
 800e9de:	f000 fa5d 	bl	800ee9c <USBD_CtlSendData>
 800e9e2:	e009      	b.n	800e9f8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e9e4:	6839      	ldr	r1, [r7, #0]
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f000 f9e7 	bl	800edba <USBD_CtlError>
 800e9ec:	e004      	b.n	800e9f8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f000 faae 	bl	800ef50 <USBD_CtlSendStatus>
 800e9f4:	e000      	b.n	800e9f8 <USBD_GetDescriptor+0x2cc>
    return;
 800e9f6:	bf00      	nop
  }
}
 800e9f8:	3710      	adds	r7, #16
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bd80      	pop	{r7, pc}
 800e9fe:	bf00      	nop

0800ea00 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b084      	sub	sp, #16
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
 800ea08:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	889b      	ldrh	r3, [r3, #4]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d131      	bne.n	800ea76 <USBD_SetAddress+0x76>
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	88db      	ldrh	r3, [r3, #6]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d12d      	bne.n	800ea76 <USBD_SetAddress+0x76>
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	885b      	ldrh	r3, [r3, #2]
 800ea1e:	2b7f      	cmp	r3, #127	; 0x7f
 800ea20:	d829      	bhi.n	800ea76 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	885b      	ldrh	r3, [r3, #2]
 800ea26:	b2db      	uxtb	r3, r3
 800ea28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea2c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea34:	b2db      	uxtb	r3, r3
 800ea36:	2b03      	cmp	r3, #3
 800ea38:	d104      	bne.n	800ea44 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ea3a:	6839      	ldr	r1, [r7, #0]
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f000 f9bc 	bl	800edba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea42:	e01d      	b.n	800ea80 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	7bfa      	ldrb	r2, [r7, #15]
 800ea48:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ea4c:	7bfb      	ldrb	r3, [r7, #15]
 800ea4e:	4619      	mov	r1, r3
 800ea50:	6878      	ldr	r0, [r7, #4]
 800ea52:	f000 ff57 	bl	800f904 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ea56:	6878      	ldr	r0, [r7, #4]
 800ea58:	f000 fa7a 	bl	800ef50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ea5c:	7bfb      	ldrb	r3, [r7, #15]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d004      	beq.n	800ea6c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2202      	movs	r2, #2
 800ea66:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea6a:	e009      	b.n	800ea80 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2201      	movs	r2, #1
 800ea70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea74:	e004      	b.n	800ea80 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ea76:	6839      	ldr	r1, [r7, #0]
 800ea78:	6878      	ldr	r0, [r7, #4]
 800ea7a:	f000 f99e 	bl	800edba <USBD_CtlError>
  }
}
 800ea7e:	bf00      	nop
 800ea80:	bf00      	nop
 800ea82:	3710      	adds	r7, #16
 800ea84:	46bd      	mov	sp, r7
 800ea86:	bd80      	pop	{r7, pc}

0800ea88 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b084      	sub	sp, #16
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
 800ea90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ea92:	2300      	movs	r3, #0
 800ea94:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	885b      	ldrh	r3, [r3, #2]
 800ea9a:	b2da      	uxtb	r2, r3
 800ea9c:	4b4e      	ldr	r3, [pc, #312]	; (800ebd8 <USBD_SetConfig+0x150>)
 800ea9e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800eaa0:	4b4d      	ldr	r3, [pc, #308]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	2b01      	cmp	r3, #1
 800eaa6:	d905      	bls.n	800eab4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800eaa8:	6839      	ldr	r1, [r7, #0]
 800eaaa:	6878      	ldr	r0, [r7, #4]
 800eaac:	f000 f985 	bl	800edba <USBD_CtlError>
    return USBD_FAIL;
 800eab0:	2303      	movs	r3, #3
 800eab2:	e08c      	b.n	800ebce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eaba:	b2db      	uxtb	r3, r3
 800eabc:	2b02      	cmp	r3, #2
 800eabe:	d002      	beq.n	800eac6 <USBD_SetConfig+0x3e>
 800eac0:	2b03      	cmp	r3, #3
 800eac2:	d029      	beq.n	800eb18 <USBD_SetConfig+0x90>
 800eac4:	e075      	b.n	800ebb2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800eac6:	4b44      	ldr	r3, [pc, #272]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eac8:	781b      	ldrb	r3, [r3, #0]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d020      	beq.n	800eb10 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800eace:	4b42      	ldr	r3, [pc, #264]	; (800ebd8 <USBD_SetConfig+0x150>)
 800ead0:	781b      	ldrb	r3, [r3, #0]
 800ead2:	461a      	mov	r2, r3
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ead8:	4b3f      	ldr	r3, [pc, #252]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eada:	781b      	ldrb	r3, [r3, #0]
 800eadc:	4619      	mov	r1, r3
 800eade:	6878      	ldr	r0, [r7, #4]
 800eae0:	f7fe ffe7 	bl	800dab2 <USBD_SetClassConfig>
 800eae4:	4603      	mov	r3, r0
 800eae6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800eae8:	7bfb      	ldrb	r3, [r7, #15]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d008      	beq.n	800eb00 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800eaee:	6839      	ldr	r1, [r7, #0]
 800eaf0:	6878      	ldr	r0, [r7, #4]
 800eaf2:	f000 f962 	bl	800edba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2202      	movs	r2, #2
 800eafa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eafe:	e065      	b.n	800ebcc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eb00:	6878      	ldr	r0, [r7, #4]
 800eb02:	f000 fa25 	bl	800ef50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	2203      	movs	r2, #3
 800eb0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800eb0e:	e05d      	b.n	800ebcc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800eb10:	6878      	ldr	r0, [r7, #4]
 800eb12:	f000 fa1d 	bl	800ef50 <USBD_CtlSendStatus>
      break;
 800eb16:	e059      	b.n	800ebcc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800eb18:	4b2f      	ldr	r3, [pc, #188]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eb1a:	781b      	ldrb	r3, [r3, #0]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d112      	bne.n	800eb46 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2202      	movs	r2, #2
 800eb24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800eb28:	4b2b      	ldr	r3, [pc, #172]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eb2a:	781b      	ldrb	r3, [r3, #0]
 800eb2c:	461a      	mov	r2, r3
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800eb32:	4b29      	ldr	r3, [pc, #164]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eb34:	781b      	ldrb	r3, [r3, #0]
 800eb36:	4619      	mov	r1, r3
 800eb38:	6878      	ldr	r0, [r7, #4]
 800eb3a:	f7fe ffd6 	bl	800daea <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 fa06 	bl	800ef50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eb44:	e042      	b.n	800ebcc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800eb46:	4b24      	ldr	r3, [pc, #144]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eb48:	781b      	ldrb	r3, [r3, #0]
 800eb4a:	461a      	mov	r2, r3
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	429a      	cmp	r2, r3
 800eb52:	d02a      	beq.n	800ebaa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	685b      	ldr	r3, [r3, #4]
 800eb58:	b2db      	uxtb	r3, r3
 800eb5a:	4619      	mov	r1, r3
 800eb5c:	6878      	ldr	r0, [r7, #4]
 800eb5e:	f7fe ffc4 	bl	800daea <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800eb62:	4b1d      	ldr	r3, [pc, #116]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eb64:	781b      	ldrb	r3, [r3, #0]
 800eb66:	461a      	mov	r2, r3
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eb6c:	4b1a      	ldr	r3, [pc, #104]	; (800ebd8 <USBD_SetConfig+0x150>)
 800eb6e:	781b      	ldrb	r3, [r3, #0]
 800eb70:	4619      	mov	r1, r3
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f7fe ff9d 	bl	800dab2 <USBD_SetClassConfig>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800eb7c:	7bfb      	ldrb	r3, [r7, #15]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d00f      	beq.n	800eba2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800eb82:	6839      	ldr	r1, [r7, #0]
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 f918 	bl	800edba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	685b      	ldr	r3, [r3, #4]
 800eb8e:	b2db      	uxtb	r3, r3
 800eb90:	4619      	mov	r1, r3
 800eb92:	6878      	ldr	r0, [r7, #4]
 800eb94:	f7fe ffa9 	bl	800daea <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2202      	movs	r2, #2
 800eb9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800eba0:	e014      	b.n	800ebcc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eba2:	6878      	ldr	r0, [r7, #4]
 800eba4:	f000 f9d4 	bl	800ef50 <USBD_CtlSendStatus>
      break;
 800eba8:	e010      	b.n	800ebcc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ebaa:	6878      	ldr	r0, [r7, #4]
 800ebac:	f000 f9d0 	bl	800ef50 <USBD_CtlSendStatus>
      break;
 800ebb0:	e00c      	b.n	800ebcc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ebb2:	6839      	ldr	r1, [r7, #0]
 800ebb4:	6878      	ldr	r0, [r7, #4]
 800ebb6:	f000 f900 	bl	800edba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ebba:	4b07      	ldr	r3, [pc, #28]	; (800ebd8 <USBD_SetConfig+0x150>)
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f7fe ff92 	bl	800daea <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ebc6:	2303      	movs	r3, #3
 800ebc8:	73fb      	strb	r3, [r7, #15]
      break;
 800ebca:	bf00      	nop
  }

  return ret;
 800ebcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebce:	4618      	mov	r0, r3
 800ebd0:	3710      	adds	r7, #16
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	bd80      	pop	{r7, pc}
 800ebd6:	bf00      	nop
 800ebd8:	20000994 	.word	0x20000994

0800ebdc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
 800ebe4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	88db      	ldrh	r3, [r3, #6]
 800ebea:	2b01      	cmp	r3, #1
 800ebec:	d004      	beq.n	800ebf8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ebee:	6839      	ldr	r1, [r7, #0]
 800ebf0:	6878      	ldr	r0, [r7, #4]
 800ebf2:	f000 f8e2 	bl	800edba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ebf6:	e023      	b.n	800ec40 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ebfe:	b2db      	uxtb	r3, r3
 800ec00:	2b02      	cmp	r3, #2
 800ec02:	dc02      	bgt.n	800ec0a <USBD_GetConfig+0x2e>
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	dc03      	bgt.n	800ec10 <USBD_GetConfig+0x34>
 800ec08:	e015      	b.n	800ec36 <USBD_GetConfig+0x5a>
 800ec0a:	2b03      	cmp	r3, #3
 800ec0c:	d00b      	beq.n	800ec26 <USBD_GetConfig+0x4a>
 800ec0e:	e012      	b.n	800ec36 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2200      	movs	r2, #0
 800ec14:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	3308      	adds	r3, #8
 800ec1a:	2201      	movs	r2, #1
 800ec1c:	4619      	mov	r1, r3
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f000 f93c 	bl	800ee9c <USBD_CtlSendData>
        break;
 800ec24:	e00c      	b.n	800ec40 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	3304      	adds	r3, #4
 800ec2a:	2201      	movs	r2, #1
 800ec2c:	4619      	mov	r1, r3
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f000 f934 	bl	800ee9c <USBD_CtlSendData>
        break;
 800ec34:	e004      	b.n	800ec40 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ec36:	6839      	ldr	r1, [r7, #0]
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f000 f8be 	bl	800edba <USBD_CtlError>
        break;
 800ec3e:	bf00      	nop
}
 800ec40:	bf00      	nop
 800ec42:	3708      	adds	r7, #8
 800ec44:	46bd      	mov	sp, r7
 800ec46:	bd80      	pop	{r7, pc}

0800ec48 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
 800ec50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec58:	b2db      	uxtb	r3, r3
 800ec5a:	3b01      	subs	r3, #1
 800ec5c:	2b02      	cmp	r3, #2
 800ec5e:	d81e      	bhi.n	800ec9e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	88db      	ldrh	r3, [r3, #6]
 800ec64:	2b02      	cmp	r3, #2
 800ec66:	d004      	beq.n	800ec72 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ec68:	6839      	ldr	r1, [r7, #0]
 800ec6a:	6878      	ldr	r0, [r7, #4]
 800ec6c:	f000 f8a5 	bl	800edba <USBD_CtlError>
        break;
 800ec70:	e01a      	b.n	800eca8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	2201      	movs	r2, #1
 800ec76:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d005      	beq.n	800ec8e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	68db      	ldr	r3, [r3, #12]
 800ec86:	f043 0202 	orr.w	r2, r3, #2
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	330c      	adds	r3, #12
 800ec92:	2202      	movs	r2, #2
 800ec94:	4619      	mov	r1, r3
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	f000 f900 	bl	800ee9c <USBD_CtlSendData>
      break;
 800ec9c:	e004      	b.n	800eca8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ec9e:	6839      	ldr	r1, [r7, #0]
 800eca0:	6878      	ldr	r0, [r7, #4]
 800eca2:	f000 f88a 	bl	800edba <USBD_CtlError>
      break;
 800eca6:	bf00      	nop
  }
}
 800eca8:	bf00      	nop
 800ecaa:	3708      	adds	r7, #8
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}

0800ecb0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecb0:	b580      	push	{r7, lr}
 800ecb2:	b082      	sub	sp, #8
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
 800ecb8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	885b      	ldrh	r3, [r3, #2]
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	d107      	bne.n	800ecd2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2201      	movs	r2, #1
 800ecc6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f000 f940 	bl	800ef50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ecd0:	e013      	b.n	800ecfa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	885b      	ldrh	r3, [r3, #2]
 800ecd6:	2b02      	cmp	r3, #2
 800ecd8:	d10b      	bne.n	800ecf2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	889b      	ldrh	r3, [r3, #4]
 800ecde:	0a1b      	lsrs	r3, r3, #8
 800ece0:	b29b      	uxth	r3, r3
 800ece2:	b2da      	uxtb	r2, r3
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f000 f930 	bl	800ef50 <USBD_CtlSendStatus>
}
 800ecf0:	e003      	b.n	800ecfa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ecf2:	6839      	ldr	r1, [r7, #0]
 800ecf4:	6878      	ldr	r0, [r7, #4]
 800ecf6:	f000 f860 	bl	800edba <USBD_CtlError>
}
 800ecfa:	bf00      	nop
 800ecfc:	3708      	adds	r7, #8
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bd80      	pop	{r7, pc}

0800ed02 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed02:	b580      	push	{r7, lr}
 800ed04:	b082      	sub	sp, #8
 800ed06:	af00      	add	r7, sp, #0
 800ed08:	6078      	str	r0, [r7, #4]
 800ed0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed12:	b2db      	uxtb	r3, r3
 800ed14:	3b01      	subs	r3, #1
 800ed16:	2b02      	cmp	r3, #2
 800ed18:	d80b      	bhi.n	800ed32 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	885b      	ldrh	r3, [r3, #2]
 800ed1e:	2b01      	cmp	r3, #1
 800ed20:	d10c      	bne.n	800ed3c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	2200      	movs	r2, #0
 800ed26:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f000 f910 	bl	800ef50 <USBD_CtlSendStatus>
      }
      break;
 800ed30:	e004      	b.n	800ed3c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ed32:	6839      	ldr	r1, [r7, #0]
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	f000 f840 	bl	800edba <USBD_CtlError>
      break;
 800ed3a:	e000      	b.n	800ed3e <USBD_ClrFeature+0x3c>
      break;
 800ed3c:	bf00      	nop
  }
}
 800ed3e:	bf00      	nop
 800ed40:	3708      	adds	r7, #8
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}

0800ed46 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ed46:	b580      	push	{r7, lr}
 800ed48:	b084      	sub	sp, #16
 800ed4a:	af00      	add	r7, sp, #0
 800ed4c:	6078      	str	r0, [r7, #4]
 800ed4e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	781a      	ldrb	r2, [r3, #0]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	3301      	adds	r3, #1
 800ed60:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	781a      	ldrb	r2, [r3, #0]
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ed70:	68f8      	ldr	r0, [r7, #12]
 800ed72:	f7ff fa41 	bl	800e1f8 <SWAPBYTE>
 800ed76:	4603      	mov	r3, r0
 800ed78:	461a      	mov	r2, r3
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	3301      	adds	r3, #1
 800ed82:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	3301      	adds	r3, #1
 800ed88:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ed8a:	68f8      	ldr	r0, [r7, #12]
 800ed8c:	f7ff fa34 	bl	800e1f8 <SWAPBYTE>
 800ed90:	4603      	mov	r3, r0
 800ed92:	461a      	mov	r2, r3
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	3301      	adds	r3, #1
 800eda2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800eda4:	68f8      	ldr	r0, [r7, #12]
 800eda6:	f7ff fa27 	bl	800e1f8 <SWAPBYTE>
 800edaa:	4603      	mov	r3, r0
 800edac:	461a      	mov	r2, r3
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	80da      	strh	r2, [r3, #6]
}
 800edb2:	bf00      	nop
 800edb4:	3710      	adds	r7, #16
 800edb6:	46bd      	mov	sp, r7
 800edb8:	bd80      	pop	{r7, pc}

0800edba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800edba:	b580      	push	{r7, lr}
 800edbc:	b082      	sub	sp, #8
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	6078      	str	r0, [r7, #4]
 800edc2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800edc4:	2180      	movs	r1, #128	; 0x80
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f000 fd32 	bl	800f830 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800edcc:	2100      	movs	r1, #0
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f000 fd2e 	bl	800f830 <USBD_LL_StallEP>
}
 800edd4:	bf00      	nop
 800edd6:	3708      	adds	r7, #8
 800edd8:	46bd      	mov	sp, r7
 800edda:	bd80      	pop	{r7, pc}

0800eddc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b086      	sub	sp, #24
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	60f8      	str	r0, [r7, #12]
 800ede4:	60b9      	str	r1, [r7, #8]
 800ede6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ede8:	2300      	movs	r3, #0
 800edea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d036      	beq.n	800ee60 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800edf6:	6938      	ldr	r0, [r7, #16]
 800edf8:	f000 f836 	bl	800ee68 <USBD_GetLen>
 800edfc:	4603      	mov	r3, r0
 800edfe:	3301      	adds	r3, #1
 800ee00:	b29b      	uxth	r3, r3
 800ee02:	005b      	lsls	r3, r3, #1
 800ee04:	b29a      	uxth	r2, r3
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ee0a:	7dfb      	ldrb	r3, [r7, #23]
 800ee0c:	68ba      	ldr	r2, [r7, #8]
 800ee0e:	4413      	add	r3, r2
 800ee10:	687a      	ldr	r2, [r7, #4]
 800ee12:	7812      	ldrb	r2, [r2, #0]
 800ee14:	701a      	strb	r2, [r3, #0]
  idx++;
 800ee16:	7dfb      	ldrb	r3, [r7, #23]
 800ee18:	3301      	adds	r3, #1
 800ee1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ee1c:	7dfb      	ldrb	r3, [r7, #23]
 800ee1e:	68ba      	ldr	r2, [r7, #8]
 800ee20:	4413      	add	r3, r2
 800ee22:	2203      	movs	r2, #3
 800ee24:	701a      	strb	r2, [r3, #0]
  idx++;
 800ee26:	7dfb      	ldrb	r3, [r7, #23]
 800ee28:	3301      	adds	r3, #1
 800ee2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ee2c:	e013      	b.n	800ee56 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ee2e:	7dfb      	ldrb	r3, [r7, #23]
 800ee30:	68ba      	ldr	r2, [r7, #8]
 800ee32:	4413      	add	r3, r2
 800ee34:	693a      	ldr	r2, [r7, #16]
 800ee36:	7812      	ldrb	r2, [r2, #0]
 800ee38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ee3a:	693b      	ldr	r3, [r7, #16]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	613b      	str	r3, [r7, #16]
    idx++;
 800ee40:	7dfb      	ldrb	r3, [r7, #23]
 800ee42:	3301      	adds	r3, #1
 800ee44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ee46:	7dfb      	ldrb	r3, [r7, #23]
 800ee48:	68ba      	ldr	r2, [r7, #8]
 800ee4a:	4413      	add	r3, r2
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ee50:	7dfb      	ldrb	r3, [r7, #23]
 800ee52:	3301      	adds	r3, #1
 800ee54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	781b      	ldrb	r3, [r3, #0]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d1e7      	bne.n	800ee2e <USBD_GetString+0x52>
 800ee5e:	e000      	b.n	800ee62 <USBD_GetString+0x86>
    return;
 800ee60:	bf00      	nop
  }
}
 800ee62:	3718      	adds	r7, #24
 800ee64:	46bd      	mov	sp, r7
 800ee66:	bd80      	pop	{r7, pc}

0800ee68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b085      	sub	sp, #20
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ee70:	2300      	movs	r3, #0
 800ee72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ee78:	e005      	b.n	800ee86 <USBD_GetLen+0x1e>
  {
    len++;
 800ee7a:	7bfb      	ldrb	r3, [r7, #15]
 800ee7c:	3301      	adds	r3, #1
 800ee7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	3301      	adds	r3, #1
 800ee84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	781b      	ldrb	r3, [r3, #0]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d1f5      	bne.n	800ee7a <USBD_GetLen+0x12>
  }

  return len;
 800ee8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	3714      	adds	r7, #20
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr

0800ee9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b084      	sub	sp, #16
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	60f8      	str	r0, [r7, #12]
 800eea4:	60b9      	str	r1, [r7, #8]
 800eea6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	2202      	movs	r2, #2
 800eeac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	687a      	ldr	r2, [r7, #4]
 800eeb4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	687a      	ldr	r2, [r7, #4]
 800eeba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	68ba      	ldr	r2, [r7, #8]
 800eec0:	2100      	movs	r1, #0
 800eec2:	68f8      	ldr	r0, [r7, #12]
 800eec4:	f000 fd3d 	bl	800f942 <USBD_LL_Transmit>

  return USBD_OK;
 800eec8:	2300      	movs	r3, #0
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3710      	adds	r7, #16
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}

0800eed2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800eed2:	b580      	push	{r7, lr}
 800eed4:	b084      	sub	sp, #16
 800eed6:	af00      	add	r7, sp, #0
 800eed8:	60f8      	str	r0, [r7, #12]
 800eeda:	60b9      	str	r1, [r7, #8]
 800eedc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	68ba      	ldr	r2, [r7, #8]
 800eee2:	2100      	movs	r1, #0
 800eee4:	68f8      	ldr	r0, [r7, #12]
 800eee6:	f000 fd2c 	bl	800f942 <USBD_LL_Transmit>

  return USBD_OK;
 800eeea:	2300      	movs	r3, #0
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3710      	adds	r7, #16
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b084      	sub	sp, #16
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	60b9      	str	r1, [r7, #8]
 800eefe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	2203      	movs	r2, #3
 800ef04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	687a      	ldr	r2, [r7, #4]
 800ef0c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	687a      	ldr	r2, [r7, #4]
 800ef14:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	68ba      	ldr	r2, [r7, #8]
 800ef1c:	2100      	movs	r1, #0
 800ef1e:	68f8      	ldr	r0, [r7, #12]
 800ef20:	f000 fd30 	bl	800f984 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef24:	2300      	movs	r3, #0
}
 800ef26:	4618      	mov	r0, r3
 800ef28:	3710      	adds	r7, #16
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bd80      	pop	{r7, pc}

0800ef2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ef2e:	b580      	push	{r7, lr}
 800ef30:	b084      	sub	sp, #16
 800ef32:	af00      	add	r7, sp, #0
 800ef34:	60f8      	str	r0, [r7, #12]
 800ef36:	60b9      	str	r1, [r7, #8]
 800ef38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	68ba      	ldr	r2, [r7, #8]
 800ef3e:	2100      	movs	r1, #0
 800ef40:	68f8      	ldr	r0, [r7, #12]
 800ef42:	f000 fd1f 	bl	800f984 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef46:	2300      	movs	r3, #0
}
 800ef48:	4618      	mov	r0, r3
 800ef4a:	3710      	adds	r7, #16
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bd80      	pop	{r7, pc}

0800ef50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2204      	movs	r2, #4
 800ef5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ef60:	2300      	movs	r3, #0
 800ef62:	2200      	movs	r2, #0
 800ef64:	2100      	movs	r1, #0
 800ef66:	6878      	ldr	r0, [r7, #4]
 800ef68:	f000 fceb 	bl	800f942 <USBD_LL_Transmit>

  return USBD_OK;
 800ef6c:	2300      	movs	r3, #0
}
 800ef6e:	4618      	mov	r0, r3
 800ef70:	3708      	adds	r7, #8
 800ef72:	46bd      	mov	sp, r7
 800ef74:	bd80      	pop	{r7, pc}

0800ef76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ef76:	b580      	push	{r7, lr}
 800ef78:	b082      	sub	sp, #8
 800ef7a:	af00      	add	r7, sp, #0
 800ef7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2205      	movs	r2, #5
 800ef82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef86:	2300      	movs	r3, #0
 800ef88:	2200      	movs	r2, #0
 800ef8a:	2100      	movs	r1, #0
 800ef8c:	6878      	ldr	r0, [r7, #4]
 800ef8e:	f000 fcf9 	bl	800f984 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef92:	2300      	movs	r3, #0
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3708      	adds	r7, #8
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800efa0:	2200      	movs	r2, #0
 800efa2:	4912      	ldr	r1, [pc, #72]	; (800efec <MX_USB_DEVICE_Init+0x50>)
 800efa4:	4812      	ldr	r0, [pc, #72]	; (800eff0 <MX_USB_DEVICE_Init+0x54>)
 800efa6:	f7fe fd07 	bl	800d9b8 <USBD_Init>
 800efaa:	4603      	mov	r3, r0
 800efac:	2b00      	cmp	r3, #0
 800efae:	d001      	beq.n	800efb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800efb0:	f7f2 f930 	bl	8001214 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800efb4:	490f      	ldr	r1, [pc, #60]	; (800eff4 <MX_USB_DEVICE_Init+0x58>)
 800efb6:	480e      	ldr	r0, [pc, #56]	; (800eff0 <MX_USB_DEVICE_Init+0x54>)
 800efb8:	f7fe fd2e 	bl	800da18 <USBD_RegisterClass>
 800efbc:	4603      	mov	r3, r0
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d001      	beq.n	800efc6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800efc2:	f7f2 f927 	bl	8001214 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800efc6:	490c      	ldr	r1, [pc, #48]	; (800eff8 <MX_USB_DEVICE_Init+0x5c>)
 800efc8:	4809      	ldr	r0, [pc, #36]	; (800eff0 <MX_USB_DEVICE_Init+0x54>)
 800efca:	f7fe fc65 	bl	800d898 <USBD_CDC_RegisterInterface>
 800efce:	4603      	mov	r3, r0
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d001      	beq.n	800efd8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800efd4:	f7f2 f91e 	bl	8001214 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800efd8:	4805      	ldr	r0, [pc, #20]	; (800eff0 <MX_USB_DEVICE_Init+0x54>)
 800efda:	f7fe fd53 	bl	800da84 <USBD_Start>
 800efde:	4603      	mov	r3, r0
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d001      	beq.n	800efe8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800efe4:	f7f2 f916 	bl	8001214 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800efe8:	bf00      	nop
 800efea:	bd80      	pop	{r7, pc}
 800efec:	200000ac 	.word	0x200000ac
 800eff0:	20000998 	.word	0x20000998
 800eff4:	20000018 	.word	0x20000018
 800eff8:	20000098 	.word	0x20000098

0800effc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f000:	2200      	movs	r2, #0
 800f002:	4905      	ldr	r1, [pc, #20]	; (800f018 <CDC_Init_FS+0x1c>)
 800f004:	4805      	ldr	r0, [pc, #20]	; (800f01c <CDC_Init_FS+0x20>)
 800f006:	f7fe fc61 	bl	800d8cc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f00a:	4905      	ldr	r1, [pc, #20]	; (800f020 <CDC_Init_FS+0x24>)
 800f00c:	4803      	ldr	r0, [pc, #12]	; (800f01c <CDC_Init_FS+0x20>)
 800f00e:	f7fe fc7f 	bl	800d910 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f012:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f014:	4618      	mov	r0, r3
 800f016:	bd80      	pop	{r7, pc}
 800f018:	20001474 	.word	0x20001474
 800f01c:	20000998 	.word	0x20000998
 800f020:	20000c74 	.word	0x20000c74

0800f024 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f024:	b480      	push	{r7}
 800f026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f028:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	46bd      	mov	sp, r7
 800f02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f034:	b480      	push	{r7}
 800f036:	b083      	sub	sp, #12
 800f038:	af00      	add	r7, sp, #0
 800f03a:	4603      	mov	r3, r0
 800f03c:	6039      	str	r1, [r7, #0]
 800f03e:	71fb      	strb	r3, [r7, #7]
 800f040:	4613      	mov	r3, r2
 800f042:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f044:	79fb      	ldrb	r3, [r7, #7]
 800f046:	2b23      	cmp	r3, #35	; 0x23
 800f048:	f200 808c 	bhi.w	800f164 <CDC_Control_FS+0x130>
 800f04c:	a201      	add	r2, pc, #4	; (adr r2, 800f054 <CDC_Control_FS+0x20>)
 800f04e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f052:	bf00      	nop
 800f054:	0800f165 	.word	0x0800f165
 800f058:	0800f165 	.word	0x0800f165
 800f05c:	0800f165 	.word	0x0800f165
 800f060:	0800f165 	.word	0x0800f165
 800f064:	0800f165 	.word	0x0800f165
 800f068:	0800f165 	.word	0x0800f165
 800f06c:	0800f165 	.word	0x0800f165
 800f070:	0800f165 	.word	0x0800f165
 800f074:	0800f165 	.word	0x0800f165
 800f078:	0800f165 	.word	0x0800f165
 800f07c:	0800f165 	.word	0x0800f165
 800f080:	0800f165 	.word	0x0800f165
 800f084:	0800f165 	.word	0x0800f165
 800f088:	0800f165 	.word	0x0800f165
 800f08c:	0800f165 	.word	0x0800f165
 800f090:	0800f165 	.word	0x0800f165
 800f094:	0800f165 	.word	0x0800f165
 800f098:	0800f165 	.word	0x0800f165
 800f09c:	0800f165 	.word	0x0800f165
 800f0a0:	0800f165 	.word	0x0800f165
 800f0a4:	0800f165 	.word	0x0800f165
 800f0a8:	0800f165 	.word	0x0800f165
 800f0ac:	0800f165 	.word	0x0800f165
 800f0b0:	0800f165 	.word	0x0800f165
 800f0b4:	0800f165 	.word	0x0800f165
 800f0b8:	0800f165 	.word	0x0800f165
 800f0bc:	0800f165 	.word	0x0800f165
 800f0c0:	0800f165 	.word	0x0800f165
 800f0c4:	0800f165 	.word	0x0800f165
 800f0c8:	0800f165 	.word	0x0800f165
 800f0cc:	0800f165 	.word	0x0800f165
 800f0d0:	0800f165 	.word	0x0800f165
 800f0d4:	0800f0e5 	.word	0x0800f0e5
 800f0d8:	0800f11f 	.word	0x0800f11f
 800f0dc:	0800f165 	.word	0x0800f165
 800f0e0:	0800f165 	.word	0x0800f165
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	usbVcpParameters[0] = pbuf[0];
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	781a      	ldrb	r2, [r3, #0]
 800f0e8:	4b22      	ldr	r3, [pc, #136]	; (800f174 <CDC_Control_FS+0x140>)
 800f0ea:	701a      	strb	r2, [r3, #0]
    	usbVcpParameters[1] = pbuf[1];
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	785a      	ldrb	r2, [r3, #1]
 800f0f0:	4b20      	ldr	r3, [pc, #128]	; (800f174 <CDC_Control_FS+0x140>)
 800f0f2:	705a      	strb	r2, [r3, #1]
    	usbVcpParameters[2] = pbuf[2];
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	789a      	ldrb	r2, [r3, #2]
 800f0f8:	4b1e      	ldr	r3, [pc, #120]	; (800f174 <CDC_Control_FS+0x140>)
 800f0fa:	709a      	strb	r2, [r3, #2]
    	usbVcpParameters[3] = pbuf[3];
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	78da      	ldrb	r2, [r3, #3]
 800f100:	4b1c      	ldr	r3, [pc, #112]	; (800f174 <CDC_Control_FS+0x140>)
 800f102:	70da      	strb	r2, [r3, #3]
    	usbVcpParameters[4] = pbuf[4];
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	791a      	ldrb	r2, [r3, #4]
 800f108:	4b1a      	ldr	r3, [pc, #104]	; (800f174 <CDC_Control_FS+0x140>)
 800f10a:	711a      	strb	r2, [r3, #4]
    	usbVcpParameters[5] = pbuf[5];
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	795a      	ldrb	r2, [r3, #5]
 800f110:	4b18      	ldr	r3, [pc, #96]	; (800f174 <CDC_Control_FS+0x140>)
 800f112:	715a      	strb	r2, [r3, #5]
    	usbVcpParameters[6] = pbuf[6];
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	799a      	ldrb	r2, [r3, #6]
 800f118:	4b16      	ldr	r3, [pc, #88]	; (800f174 <CDC_Control_FS+0x140>)
 800f11a:	719a      	strb	r2, [r3, #6]

    break;
 800f11c:	e023      	b.n	800f166 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0] = usbVcpParameters[0];
 800f11e:	4b15      	ldr	r3, [pc, #84]	; (800f174 <CDC_Control_FS+0x140>)
 800f120:	781a      	ldrb	r2, [r3, #0]
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	701a      	strb	r2, [r3, #0]
    	pbuf[1] = usbVcpParameters[1];
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	3301      	adds	r3, #1
 800f12a:	4a12      	ldr	r2, [pc, #72]	; (800f174 <CDC_Control_FS+0x140>)
 800f12c:	7852      	ldrb	r2, [r2, #1]
 800f12e:	701a      	strb	r2, [r3, #0]
    	pbuf[2] = usbVcpParameters[2];
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	3302      	adds	r3, #2
 800f134:	4a0f      	ldr	r2, [pc, #60]	; (800f174 <CDC_Control_FS+0x140>)
 800f136:	7892      	ldrb	r2, [r2, #2]
 800f138:	701a      	strb	r2, [r3, #0]
    	pbuf[3] = usbVcpParameters[3];
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	3303      	adds	r3, #3
 800f13e:	4a0d      	ldr	r2, [pc, #52]	; (800f174 <CDC_Control_FS+0x140>)
 800f140:	78d2      	ldrb	r2, [r2, #3]
 800f142:	701a      	strb	r2, [r3, #0]
    	pbuf[4] = usbVcpParameters[4];
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	3304      	adds	r3, #4
 800f148:	4a0a      	ldr	r2, [pc, #40]	; (800f174 <CDC_Control_FS+0x140>)
 800f14a:	7912      	ldrb	r2, [r2, #4]
 800f14c:	701a      	strb	r2, [r3, #0]
    	pbuf[5] = usbVcpParameters[5];
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	3305      	adds	r3, #5
 800f152:	4a08      	ldr	r2, [pc, #32]	; (800f174 <CDC_Control_FS+0x140>)
 800f154:	7952      	ldrb	r2, [r2, #5]
 800f156:	701a      	strb	r2, [r3, #0]
    	pbuf[6] = usbVcpParameters[6];
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	3306      	adds	r3, #6
 800f15c:	4a05      	ldr	r2, [pc, #20]	; (800f174 <CDC_Control_FS+0x140>)
 800f15e:	7992      	ldrb	r2, [r2, #6]
 800f160:	701a      	strb	r2, [r3, #0]

    break;
 800f162:	e000      	b.n	800f166 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f164:	bf00      	nop
  }

  return (USBD_OK);
 800f166:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f168:	4618      	mov	r0, r3
 800f16a:	370c      	adds	r7, #12
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr
 800f174:	20000714 	.word	0x20000714

0800f178 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b082      	sub	sp, #8
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
 800f180:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f182:	6879      	ldr	r1, [r7, #4]
 800f184:	4808      	ldr	r0, [pc, #32]	; (800f1a8 <CDC_Receive_FS+0x30>)
 800f186:	f7fe fbc3 	bl	800d910 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f18a:	4807      	ldr	r0, [pc, #28]	; (800f1a8 <CDC_Receive_FS+0x30>)
 800f18c:	f7fe fbde 	bl	800d94c <USBD_CDC_ReceivePacket>

  PDM_USB_Process(Buf, *Len);
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	b29b      	uxth	r3, r3
 800f196:	4619      	mov	r1, r3
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f7f2 f933 	bl	8001404 <PDM_USB_Process>

  return (USBD_OK);
 800f19e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	3708      	adds	r7, #8
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bd80      	pop	{r7, pc}
 800f1a8:	20000998 	.word	0x20000998

0800f1ac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b087      	sub	sp, #28
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	60f8      	str	r0, [r7, #12]
 800f1b4:	60b9      	str	r1, [r7, #8]
 800f1b6:	4613      	mov	r3, r2
 800f1b8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f1be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	371c      	adds	r7, #28
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1cc:	4770      	bx	lr
	...

0800f1d0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f1d0:	b480      	push	{r7}
 800f1d2:	b083      	sub	sp, #12
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	6039      	str	r1, [r7, #0]
 800f1da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	2212      	movs	r2, #18
 800f1e0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f1e2:	4b03      	ldr	r3, [pc, #12]	; (800f1f0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	370c      	adds	r7, #12
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ee:	4770      	bx	lr
 800f1f0:	200000c8 	.word	0x200000c8

0800f1f4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f1f4:	b480      	push	{r7}
 800f1f6:	b083      	sub	sp, #12
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	4603      	mov	r3, r0
 800f1fc:	6039      	str	r1, [r7, #0]
 800f1fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	2204      	movs	r2, #4
 800f204:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f206:	4b03      	ldr	r3, [pc, #12]	; (800f214 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f208:	4618      	mov	r0, r3
 800f20a:	370c      	adds	r7, #12
 800f20c:	46bd      	mov	sp, r7
 800f20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f212:	4770      	bx	lr
 800f214:	200000dc 	.word	0x200000dc

0800f218 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b082      	sub	sp, #8
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	4603      	mov	r3, r0
 800f220:	6039      	str	r1, [r7, #0]
 800f222:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f224:	79fb      	ldrb	r3, [r7, #7]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d105      	bne.n	800f236 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f22a:	683a      	ldr	r2, [r7, #0]
 800f22c:	4907      	ldr	r1, [pc, #28]	; (800f24c <USBD_FS_ProductStrDescriptor+0x34>)
 800f22e:	4808      	ldr	r0, [pc, #32]	; (800f250 <USBD_FS_ProductStrDescriptor+0x38>)
 800f230:	f7ff fdd4 	bl	800eddc <USBD_GetString>
 800f234:	e004      	b.n	800f240 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f236:	683a      	ldr	r2, [r7, #0]
 800f238:	4904      	ldr	r1, [pc, #16]	; (800f24c <USBD_FS_ProductStrDescriptor+0x34>)
 800f23a:	4805      	ldr	r0, [pc, #20]	; (800f250 <USBD_FS_ProductStrDescriptor+0x38>)
 800f23c:	f7ff fdce 	bl	800eddc <USBD_GetString>
  }
  return USBD_StrDesc;
 800f240:	4b02      	ldr	r3, [pc, #8]	; (800f24c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f242:	4618      	mov	r0, r3
 800f244:	3708      	adds	r7, #8
 800f246:	46bd      	mov	sp, r7
 800f248:	bd80      	pop	{r7, pc}
 800f24a:	bf00      	nop
 800f24c:	20001c74 	.word	0x20001c74
 800f250:	0800fd0c 	.word	0x0800fd0c

0800f254 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b082      	sub	sp, #8
 800f258:	af00      	add	r7, sp, #0
 800f25a:	4603      	mov	r3, r0
 800f25c:	6039      	str	r1, [r7, #0]
 800f25e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f260:	683a      	ldr	r2, [r7, #0]
 800f262:	4904      	ldr	r1, [pc, #16]	; (800f274 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f264:	4804      	ldr	r0, [pc, #16]	; (800f278 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f266:	f7ff fdb9 	bl	800eddc <USBD_GetString>
  return USBD_StrDesc;
 800f26a:	4b02      	ldr	r3, [pc, #8]	; (800f274 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f26c:	4618      	mov	r0, r3
 800f26e:	3708      	adds	r7, #8
 800f270:	46bd      	mov	sp, r7
 800f272:	bd80      	pop	{r7, pc}
 800f274:	20001c74 	.word	0x20001c74
 800f278:	0800fd24 	.word	0x0800fd24

0800f27c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b082      	sub	sp, #8
 800f280:	af00      	add	r7, sp, #0
 800f282:	4603      	mov	r3, r0
 800f284:	6039      	str	r1, [r7, #0]
 800f286:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	221a      	movs	r2, #26
 800f28c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f28e:	f000 f843 	bl	800f318 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f292:	4b02      	ldr	r3, [pc, #8]	; (800f29c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f294:	4618      	mov	r0, r3
 800f296:	3708      	adds	r7, #8
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}
 800f29c:	200000e0 	.word	0x200000e0

0800f2a0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b082      	sub	sp, #8
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	6039      	str	r1, [r7, #0]
 800f2aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f2ac:	79fb      	ldrb	r3, [r7, #7]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d105      	bne.n	800f2be <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f2b2:	683a      	ldr	r2, [r7, #0]
 800f2b4:	4907      	ldr	r1, [pc, #28]	; (800f2d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f2b6:	4808      	ldr	r0, [pc, #32]	; (800f2d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f2b8:	f7ff fd90 	bl	800eddc <USBD_GetString>
 800f2bc:	e004      	b.n	800f2c8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f2be:	683a      	ldr	r2, [r7, #0]
 800f2c0:	4904      	ldr	r1, [pc, #16]	; (800f2d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f2c2:	4805      	ldr	r0, [pc, #20]	; (800f2d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f2c4:	f7ff fd8a 	bl	800eddc <USBD_GetString>
  }
  return USBD_StrDesc;
 800f2c8:	4b02      	ldr	r3, [pc, #8]	; (800f2d4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3708      	adds	r7, #8
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}
 800f2d2:	bf00      	nop
 800f2d4:	20001c74 	.word	0x20001c74
 800f2d8:	0800fd38 	.word	0x0800fd38

0800f2dc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	b082      	sub	sp, #8
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	6039      	str	r1, [r7, #0]
 800f2e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f2e8:	79fb      	ldrb	r3, [r7, #7]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d105      	bne.n	800f2fa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f2ee:	683a      	ldr	r2, [r7, #0]
 800f2f0:	4907      	ldr	r1, [pc, #28]	; (800f310 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f2f2:	4808      	ldr	r0, [pc, #32]	; (800f314 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f2f4:	f7ff fd72 	bl	800eddc <USBD_GetString>
 800f2f8:	e004      	b.n	800f304 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f2fa:	683a      	ldr	r2, [r7, #0]
 800f2fc:	4904      	ldr	r1, [pc, #16]	; (800f310 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f2fe:	4805      	ldr	r0, [pc, #20]	; (800f314 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f300:	f7ff fd6c 	bl	800eddc <USBD_GetString>
  }
  return USBD_StrDesc;
 800f304:	4b02      	ldr	r3, [pc, #8]	; (800f310 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f306:	4618      	mov	r0, r3
 800f308:	3708      	adds	r7, #8
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	bf00      	nop
 800f310:	20001c74 	.word	0x20001c74
 800f314:	0800fd44 	.word	0x0800fd44

0800f318 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b084      	sub	sp, #16
 800f31c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f31e:	4b0f      	ldr	r3, [pc, #60]	; (800f35c <Get_SerialNum+0x44>)
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f324:	4b0e      	ldr	r3, [pc, #56]	; (800f360 <Get_SerialNum+0x48>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f32a:	4b0e      	ldr	r3, [pc, #56]	; (800f364 <Get_SerialNum+0x4c>)
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f330:	68fa      	ldr	r2, [r7, #12]
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	4413      	add	r3, r2
 800f336:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d009      	beq.n	800f352 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f33e:	2208      	movs	r2, #8
 800f340:	4909      	ldr	r1, [pc, #36]	; (800f368 <Get_SerialNum+0x50>)
 800f342:	68f8      	ldr	r0, [r7, #12]
 800f344:	f000 f814 	bl	800f370 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f348:	2204      	movs	r2, #4
 800f34a:	4908      	ldr	r1, [pc, #32]	; (800f36c <Get_SerialNum+0x54>)
 800f34c:	68b8      	ldr	r0, [r7, #8]
 800f34e:	f000 f80f 	bl	800f370 <IntToUnicode>
  }
}
 800f352:	bf00      	nop
 800f354:	3710      	adds	r7, #16
 800f356:	46bd      	mov	sp, r7
 800f358:	bd80      	pop	{r7, pc}
 800f35a:	bf00      	nop
 800f35c:	1fff7a10 	.word	0x1fff7a10
 800f360:	1fff7a14 	.word	0x1fff7a14
 800f364:	1fff7a18 	.word	0x1fff7a18
 800f368:	200000e2 	.word	0x200000e2
 800f36c:	200000f2 	.word	0x200000f2

0800f370 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f370:	b480      	push	{r7}
 800f372:	b087      	sub	sp, #28
 800f374:	af00      	add	r7, sp, #0
 800f376:	60f8      	str	r0, [r7, #12]
 800f378:	60b9      	str	r1, [r7, #8]
 800f37a:	4613      	mov	r3, r2
 800f37c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f37e:	2300      	movs	r3, #0
 800f380:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f382:	2300      	movs	r3, #0
 800f384:	75fb      	strb	r3, [r7, #23]
 800f386:	e027      	b.n	800f3d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	0f1b      	lsrs	r3, r3, #28
 800f38c:	2b09      	cmp	r3, #9
 800f38e:	d80b      	bhi.n	800f3a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	0f1b      	lsrs	r3, r3, #28
 800f394:	b2da      	uxtb	r2, r3
 800f396:	7dfb      	ldrb	r3, [r7, #23]
 800f398:	005b      	lsls	r3, r3, #1
 800f39a:	4619      	mov	r1, r3
 800f39c:	68bb      	ldr	r3, [r7, #8]
 800f39e:	440b      	add	r3, r1
 800f3a0:	3230      	adds	r2, #48	; 0x30
 800f3a2:	b2d2      	uxtb	r2, r2
 800f3a4:	701a      	strb	r2, [r3, #0]
 800f3a6:	e00a      	b.n	800f3be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	0f1b      	lsrs	r3, r3, #28
 800f3ac:	b2da      	uxtb	r2, r3
 800f3ae:	7dfb      	ldrb	r3, [r7, #23]
 800f3b0:	005b      	lsls	r3, r3, #1
 800f3b2:	4619      	mov	r1, r3
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	440b      	add	r3, r1
 800f3b8:	3237      	adds	r2, #55	; 0x37
 800f3ba:	b2d2      	uxtb	r2, r2
 800f3bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	011b      	lsls	r3, r3, #4
 800f3c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f3c4:	7dfb      	ldrb	r3, [r7, #23]
 800f3c6:	005b      	lsls	r3, r3, #1
 800f3c8:	3301      	adds	r3, #1
 800f3ca:	68ba      	ldr	r2, [r7, #8]
 800f3cc:	4413      	add	r3, r2
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f3d2:	7dfb      	ldrb	r3, [r7, #23]
 800f3d4:	3301      	adds	r3, #1
 800f3d6:	75fb      	strb	r3, [r7, #23]
 800f3d8:	7dfa      	ldrb	r2, [r7, #23]
 800f3da:	79fb      	ldrb	r3, [r7, #7]
 800f3dc:	429a      	cmp	r2, r3
 800f3de:	d3d3      	bcc.n	800f388 <IntToUnicode+0x18>
  }
}
 800f3e0:	bf00      	nop
 800f3e2:	bf00      	nop
 800f3e4:	371c      	adds	r7, #28
 800f3e6:	46bd      	mov	sp, r7
 800f3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ec:	4770      	bx	lr
	...

0800f3f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b0a0      	sub	sp, #128	; 0x80
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f3f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	601a      	str	r2, [r3, #0]
 800f400:	605a      	str	r2, [r3, #4]
 800f402:	609a      	str	r2, [r3, #8]
 800f404:	60da      	str	r2, [r3, #12]
 800f406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f408:	f107 0310 	add.w	r3, r7, #16
 800f40c:	225c      	movs	r2, #92	; 0x5c
 800f40e:	2100      	movs	r1, #0
 800f410:	4618      	mov	r0, r3
 800f412:	f000 fb69 	bl	800fae8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f41e:	d161      	bne.n	800f4e4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800f420:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f424:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 800f426:	2308      	movs	r3, #8
 800f428:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800f42a:	23c0      	movs	r3, #192	; 0xc0
 800f42c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800f42e:	2302      	movs	r3, #2
 800f430:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 800f432:	2304      	movs	r3, #4
 800f434:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800f436:	2301      	movs	r3, #1
 800f438:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 800f43a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f43e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f440:	f107 0310 	add.w	r3, r7, #16
 800f444:	4618      	mov	r0, r3
 800f446:	f7f9 fac7 	bl	80089d8 <HAL_RCCEx_PeriphCLKConfig>
 800f44a:	4603      	mov	r3, r0
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d001      	beq.n	800f454 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 800f450:	f7f1 fee0 	bl	8001214 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f454:	2300      	movs	r3, #0
 800f456:	60fb      	str	r3, [r7, #12]
 800f458:	4b24      	ldr	r3, [pc, #144]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f45a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f45c:	4a23      	ldr	r2, [pc, #140]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f45e:	f043 0301 	orr.w	r3, r3, #1
 800f462:	6313      	str	r3, [r2, #48]	; 0x30
 800f464:	4b21      	ldr	r3, [pc, #132]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f468:	f003 0301 	and.w	r3, r3, #1
 800f46c:	60fb      	str	r3, [r7, #12]
 800f46e:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800f470:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f474:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f476:	2300      	movs	r3, #0
 800f478:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f47a:	2300      	movs	r3, #0
 800f47c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f47e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800f482:	4619      	mov	r1, r3
 800f484:	481a      	ldr	r0, [pc, #104]	; (800f4f0 <HAL_PCD_MspInit+0x100>)
 800f486:	f7f6 fda1 	bl	8005fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f48a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f48e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f490:	2302      	movs	r3, #2
 800f492:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f494:	2300      	movs	r3, #0
 800f496:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f498:	2303      	movs	r3, #3
 800f49a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f49c:	230a      	movs	r3, #10
 800f49e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f4a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800f4a4:	4619      	mov	r1, r3
 800f4a6:	4812      	ldr	r0, [pc, #72]	; (800f4f0 <HAL_PCD_MspInit+0x100>)
 800f4a8:	f7f6 fd90 	bl	8005fcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f4ac:	4b0f      	ldr	r3, [pc, #60]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f4ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f4b0:	4a0e      	ldr	r2, [pc, #56]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f4b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4b6:	6353      	str	r3, [r2, #52]	; 0x34
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	60bb      	str	r3, [r7, #8]
 800f4bc:	4b0b      	ldr	r3, [pc, #44]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f4be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4c0:	4a0a      	ldr	r2, [pc, #40]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f4c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f4c6:	6453      	str	r3, [r2, #68]	; 0x44
 800f4c8:	4b08      	ldr	r3, [pc, #32]	; (800f4ec <HAL_PCD_MspInit+0xfc>)
 800f4ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f4d0:	60bb      	str	r3, [r7, #8]
 800f4d2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	2100      	movs	r1, #0
 800f4d8:	2043      	movs	r0, #67	; 0x43
 800f4da:	f7f6 f9a6 	bl	800582a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f4de:	2043      	movs	r0, #67	; 0x43
 800f4e0:	f7f6 f9bf 	bl	8005862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f4e4:	bf00      	nop
 800f4e6:	3780      	adds	r7, #128	; 0x80
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	bd80      	pop	{r7, pc}
 800f4ec:	40023800 	.word	0x40023800
 800f4f0:	40020000 	.word	0x40020000

0800f4f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b082      	sub	sp, #8
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800f508:	4619      	mov	r1, r3
 800f50a:	4610      	mov	r0, r2
 800f50c:	f7fe fb07 	bl	800db1e <USBD_LL_SetupStage>
}
 800f510:	bf00      	nop
 800f512:	3708      	adds	r7, #8
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}

0800f518 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b082      	sub	sp, #8
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
 800f520:	460b      	mov	r3, r1
 800f522:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f52a:	78fa      	ldrb	r2, [r7, #3]
 800f52c:	6879      	ldr	r1, [r7, #4]
 800f52e:	4613      	mov	r3, r2
 800f530:	00db      	lsls	r3, r3, #3
 800f532:	4413      	add	r3, r2
 800f534:	009b      	lsls	r3, r3, #2
 800f536:	440b      	add	r3, r1
 800f538:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800f53c:	681a      	ldr	r2, [r3, #0]
 800f53e:	78fb      	ldrb	r3, [r7, #3]
 800f540:	4619      	mov	r1, r3
 800f542:	f7fe fb41 	bl	800dbc8 <USBD_LL_DataOutStage>
}
 800f546:	bf00      	nop
 800f548:	3708      	adds	r7, #8
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bd80      	pop	{r7, pc}

0800f54e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f54e:	b580      	push	{r7, lr}
 800f550:	b082      	sub	sp, #8
 800f552:	af00      	add	r7, sp, #0
 800f554:	6078      	str	r0, [r7, #4]
 800f556:	460b      	mov	r3, r1
 800f558:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f560:	78fa      	ldrb	r2, [r7, #3]
 800f562:	6879      	ldr	r1, [r7, #4]
 800f564:	4613      	mov	r3, r2
 800f566:	00db      	lsls	r3, r3, #3
 800f568:	4413      	add	r3, r2
 800f56a:	009b      	lsls	r3, r3, #2
 800f56c:	440b      	add	r3, r1
 800f56e:	334c      	adds	r3, #76	; 0x4c
 800f570:	681a      	ldr	r2, [r3, #0]
 800f572:	78fb      	ldrb	r3, [r7, #3]
 800f574:	4619      	mov	r1, r3
 800f576:	f7fe fbda 	bl	800dd2e <USBD_LL_DataInStage>
}
 800f57a:	bf00      	nop
 800f57c:	3708      	adds	r7, #8
 800f57e:	46bd      	mov	sp, r7
 800f580:	bd80      	pop	{r7, pc}

0800f582 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f582:	b580      	push	{r7, lr}
 800f584:	b082      	sub	sp, #8
 800f586:	af00      	add	r7, sp, #0
 800f588:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f590:	4618      	mov	r0, r3
 800f592:	f7fe fd0e 	bl	800dfb2 <USBD_LL_SOF>
}
 800f596:	bf00      	nop
 800f598:	3708      	adds	r7, #8
 800f59a:	46bd      	mov	sp, r7
 800f59c:	bd80      	pop	{r7, pc}

0800f59e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f59e:	b580      	push	{r7, lr}
 800f5a0:	b084      	sub	sp, #16
 800f5a2:	af00      	add	r7, sp, #0
 800f5a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	68db      	ldr	r3, [r3, #12]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d102      	bne.n	800f5b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	73fb      	strb	r3, [r7, #15]
 800f5b6:	e008      	b.n	800f5ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	68db      	ldr	r3, [r3, #12]
 800f5bc:	2b02      	cmp	r3, #2
 800f5be:	d102      	bne.n	800f5c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	73fb      	strb	r3, [r7, #15]
 800f5c4:	e001      	b.n	800f5ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f5c6:	f7f1 fe25 	bl	8001214 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f5d0:	7bfa      	ldrb	r2, [r7, #15]
 800f5d2:	4611      	mov	r1, r2
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	f7fe fcae 	bl	800df36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f7fe fc56 	bl	800de92 <USBD_LL_Reset>
}
 800f5e6:	bf00      	nop
 800f5e8:	3710      	adds	r7, #16
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	bd80      	pop	{r7, pc}
	...

0800f5f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b082      	sub	sp, #8
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f5fe:	4618      	mov	r0, r3
 800f600:	f7fe fca9 	bl	800df56 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	687a      	ldr	r2, [r7, #4]
 800f610:	6812      	ldr	r2, [r2, #0]
 800f612:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f616:	f043 0301 	orr.w	r3, r3, #1
 800f61a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	6a1b      	ldr	r3, [r3, #32]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d005      	beq.n	800f630 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f624:	4b04      	ldr	r3, [pc, #16]	; (800f638 <HAL_PCD_SuspendCallback+0x48>)
 800f626:	691b      	ldr	r3, [r3, #16]
 800f628:	4a03      	ldr	r2, [pc, #12]	; (800f638 <HAL_PCD_SuspendCallback+0x48>)
 800f62a:	f043 0306 	orr.w	r3, r3, #6
 800f62e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f630:	bf00      	nop
 800f632:	3708      	adds	r7, #8
 800f634:	46bd      	mov	sp, r7
 800f636:	bd80      	pop	{r7, pc}
 800f638:	e000ed00 	.word	0xe000ed00

0800f63c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b082      	sub	sp, #8
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f64a:	4618      	mov	r0, r3
 800f64c:	f7fe fc99 	bl	800df82 <USBD_LL_Resume>
}
 800f650:	bf00      	nop
 800f652:	3708      	adds	r7, #8
 800f654:	46bd      	mov	sp, r7
 800f656:	bd80      	pop	{r7, pc}

0800f658 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f658:	b580      	push	{r7, lr}
 800f65a:	b082      	sub	sp, #8
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
 800f660:	460b      	mov	r3, r1
 800f662:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f66a:	78fa      	ldrb	r2, [r7, #3]
 800f66c:	4611      	mov	r1, r2
 800f66e:	4618      	mov	r0, r3
 800f670:	f7fe fcf1 	bl	800e056 <USBD_LL_IsoOUTIncomplete>
}
 800f674:	bf00      	nop
 800f676:	3708      	adds	r7, #8
 800f678:	46bd      	mov	sp, r7
 800f67a:	bd80      	pop	{r7, pc}

0800f67c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f67c:	b580      	push	{r7, lr}
 800f67e:	b082      	sub	sp, #8
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
 800f684:	460b      	mov	r3, r1
 800f686:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f68e:	78fa      	ldrb	r2, [r7, #3]
 800f690:	4611      	mov	r1, r2
 800f692:	4618      	mov	r0, r3
 800f694:	f7fe fcad 	bl	800dff2 <USBD_LL_IsoINIncomplete>
}
 800f698:	bf00      	nop
 800f69a:	3708      	adds	r7, #8
 800f69c:	46bd      	mov	sp, r7
 800f69e:	bd80      	pop	{r7, pc}

0800f6a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b082      	sub	sp, #8
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f7fe fd03 	bl	800e0ba <USBD_LL_DevConnected>
}
 800f6b4:	bf00      	nop
 800f6b6:	3708      	adds	r7, #8
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	bd80      	pop	{r7, pc}

0800f6bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b082      	sub	sp, #8
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	f7fe fd00 	bl	800e0d0 <USBD_LL_DevDisconnected>
}
 800f6d0:	bf00      	nop
 800f6d2:	3708      	adds	r7, #8
 800f6d4:	46bd      	mov	sp, r7
 800f6d6:	bd80      	pop	{r7, pc}

0800f6d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b082      	sub	sp, #8
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	781b      	ldrb	r3, [r3, #0]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d13c      	bne.n	800f762 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f6e8:	4a20      	ldr	r2, [pc, #128]	; (800f76c <USBD_LL_Init+0x94>)
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	4a1e      	ldr	r2, [pc, #120]	; (800f76c <USBD_LL_Init+0x94>)
 800f6f4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f6f8:	4b1c      	ldr	r3, [pc, #112]	; (800f76c <USBD_LL_Init+0x94>)
 800f6fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f6fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800f700:	4b1a      	ldr	r3, [pc, #104]	; (800f76c <USBD_LL_Init+0x94>)
 800f702:	2206      	movs	r2, #6
 800f704:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f706:	4b19      	ldr	r3, [pc, #100]	; (800f76c <USBD_LL_Init+0x94>)
 800f708:	2202      	movs	r2, #2
 800f70a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f70c:	4b17      	ldr	r3, [pc, #92]	; (800f76c <USBD_LL_Init+0x94>)
 800f70e:	2200      	movs	r2, #0
 800f710:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f712:	4b16      	ldr	r3, [pc, #88]	; (800f76c <USBD_LL_Init+0x94>)
 800f714:	2202      	movs	r2, #2
 800f716:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f718:	4b14      	ldr	r3, [pc, #80]	; (800f76c <USBD_LL_Init+0x94>)
 800f71a:	2200      	movs	r2, #0
 800f71c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f71e:	4b13      	ldr	r3, [pc, #76]	; (800f76c <USBD_LL_Init+0x94>)
 800f720:	2200      	movs	r2, #0
 800f722:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f724:	4b11      	ldr	r3, [pc, #68]	; (800f76c <USBD_LL_Init+0x94>)
 800f726:	2200      	movs	r2, #0
 800f728:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800f72a:	4b10      	ldr	r3, [pc, #64]	; (800f76c <USBD_LL_Init+0x94>)
 800f72c:	2201      	movs	r2, #1
 800f72e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f730:	4b0e      	ldr	r3, [pc, #56]	; (800f76c <USBD_LL_Init+0x94>)
 800f732:	2200      	movs	r2, #0
 800f734:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f736:	480d      	ldr	r0, [pc, #52]	; (800f76c <USBD_LL_Init+0x94>)
 800f738:	f7f7 fd22 	bl	8007180 <HAL_PCD_Init>
 800f73c:	4603      	mov	r3, r0
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d001      	beq.n	800f746 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f742:	f7f1 fd67 	bl	8001214 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f746:	2180      	movs	r1, #128	; 0x80
 800f748:	4808      	ldr	r0, [pc, #32]	; (800f76c <USBD_LL_Init+0x94>)
 800f74a:	f7f8 ffae 	bl	80086aa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f74e:	2240      	movs	r2, #64	; 0x40
 800f750:	2100      	movs	r1, #0
 800f752:	4806      	ldr	r0, [pc, #24]	; (800f76c <USBD_LL_Init+0x94>)
 800f754:	f7f8 ff62 	bl	800861c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f758:	2280      	movs	r2, #128	; 0x80
 800f75a:	2101      	movs	r1, #1
 800f75c:	4803      	ldr	r0, [pc, #12]	; (800f76c <USBD_LL_Init+0x94>)
 800f75e:	f7f8 ff5d 	bl	800861c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f762:	2300      	movs	r3, #0
}
 800f764:	4618      	mov	r0, r3
 800f766:	3708      	adds	r7, #8
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}
 800f76c:	20001e74 	.word	0x20001e74

0800f770 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b084      	sub	sp, #16
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f778:	2300      	movs	r3, #0
 800f77a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f77c:	2300      	movs	r3, #0
 800f77e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f786:	4618      	mov	r0, r3
 800f788:	f7f7 fe1e 	bl	80073c8 <HAL_PCD_Start>
 800f78c:	4603      	mov	r3, r0
 800f78e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f790:	7bfb      	ldrb	r3, [r7, #15]
 800f792:	4618      	mov	r0, r3
 800f794:	f000 f942 	bl	800fa1c <USBD_Get_USB_Status>
 800f798:	4603      	mov	r3, r0
 800f79a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f79c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f79e:	4618      	mov	r0, r3
 800f7a0:	3710      	adds	r7, #16
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	bd80      	pop	{r7, pc}

0800f7a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f7a6:	b580      	push	{r7, lr}
 800f7a8:	b084      	sub	sp, #16
 800f7aa:	af00      	add	r7, sp, #0
 800f7ac:	6078      	str	r0, [r7, #4]
 800f7ae:	4608      	mov	r0, r1
 800f7b0:	4611      	mov	r1, r2
 800f7b2:	461a      	mov	r2, r3
 800f7b4:	4603      	mov	r3, r0
 800f7b6:	70fb      	strb	r3, [r7, #3]
 800f7b8:	460b      	mov	r3, r1
 800f7ba:	70bb      	strb	r3, [r7, #2]
 800f7bc:	4613      	mov	r3, r2
 800f7be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f7ce:	78bb      	ldrb	r3, [r7, #2]
 800f7d0:	883a      	ldrh	r2, [r7, #0]
 800f7d2:	78f9      	ldrb	r1, [r7, #3]
 800f7d4:	f7f8 fb1c 	bl	8007e10 <HAL_PCD_EP_Open>
 800f7d8:	4603      	mov	r3, r0
 800f7da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f7dc:	7bfb      	ldrb	r3, [r7, #15]
 800f7de:	4618      	mov	r0, r3
 800f7e0:	f000 f91c 	bl	800fa1c <USBD_Get_USB_Status>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f7e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	3710      	adds	r7, #16
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}

0800f7f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f7f2:	b580      	push	{r7, lr}
 800f7f4:	b084      	sub	sp, #16
 800f7f6:	af00      	add	r7, sp, #0
 800f7f8:	6078      	str	r0, [r7, #4]
 800f7fa:	460b      	mov	r3, r1
 800f7fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f7fe:	2300      	movs	r3, #0
 800f800:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f802:	2300      	movs	r3, #0
 800f804:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f80c:	78fa      	ldrb	r2, [r7, #3]
 800f80e:	4611      	mov	r1, r2
 800f810:	4618      	mov	r0, r3
 800f812:	f7f8 fb65 	bl	8007ee0 <HAL_PCD_EP_Close>
 800f816:	4603      	mov	r3, r0
 800f818:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f81a:	7bfb      	ldrb	r3, [r7, #15]
 800f81c:	4618      	mov	r0, r3
 800f81e:	f000 f8fd 	bl	800fa1c <USBD_Get_USB_Status>
 800f822:	4603      	mov	r3, r0
 800f824:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f826:	7bbb      	ldrb	r3, [r7, #14]
}
 800f828:	4618      	mov	r0, r3
 800f82a:	3710      	adds	r7, #16
 800f82c:	46bd      	mov	sp, r7
 800f82e:	bd80      	pop	{r7, pc}

0800f830 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b084      	sub	sp, #16
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
 800f838:	460b      	mov	r3, r1
 800f83a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f83c:	2300      	movs	r3, #0
 800f83e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f840:	2300      	movs	r3, #0
 800f842:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f84a:	78fa      	ldrb	r2, [r7, #3]
 800f84c:	4611      	mov	r1, r2
 800f84e:	4618      	mov	r0, r3
 800f850:	f7f8 fc3d 	bl	80080ce <HAL_PCD_EP_SetStall>
 800f854:	4603      	mov	r3, r0
 800f856:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f858:	7bfb      	ldrb	r3, [r7, #15]
 800f85a:	4618      	mov	r0, r3
 800f85c:	f000 f8de 	bl	800fa1c <USBD_Get_USB_Status>
 800f860:	4603      	mov	r3, r0
 800f862:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f864:	7bbb      	ldrb	r3, [r7, #14]
}
 800f866:	4618      	mov	r0, r3
 800f868:	3710      	adds	r7, #16
 800f86a:	46bd      	mov	sp, r7
 800f86c:	bd80      	pop	{r7, pc}

0800f86e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f86e:	b580      	push	{r7, lr}
 800f870:	b084      	sub	sp, #16
 800f872:	af00      	add	r7, sp, #0
 800f874:	6078      	str	r0, [r7, #4]
 800f876:	460b      	mov	r3, r1
 800f878:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f87a:	2300      	movs	r3, #0
 800f87c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f87e:	2300      	movs	r3, #0
 800f880:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f888:	78fa      	ldrb	r2, [r7, #3]
 800f88a:	4611      	mov	r1, r2
 800f88c:	4618      	mov	r0, r3
 800f88e:	f7f8 fc82 	bl	8008196 <HAL_PCD_EP_ClrStall>
 800f892:	4603      	mov	r3, r0
 800f894:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f896:	7bfb      	ldrb	r3, [r7, #15]
 800f898:	4618      	mov	r0, r3
 800f89a:	f000 f8bf 	bl	800fa1c <USBD_Get_USB_Status>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f8a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	3710      	adds	r7, #16
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b085      	sub	sp, #20
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f8be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f8c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	da0b      	bge.n	800f8e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f8c8:	78fb      	ldrb	r3, [r7, #3]
 800f8ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f8ce:	68f9      	ldr	r1, [r7, #12]
 800f8d0:	4613      	mov	r3, r2
 800f8d2:	00db      	lsls	r3, r3, #3
 800f8d4:	4413      	add	r3, r2
 800f8d6:	009b      	lsls	r3, r3, #2
 800f8d8:	440b      	add	r3, r1
 800f8da:	333e      	adds	r3, #62	; 0x3e
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	e00b      	b.n	800f8f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f8e0:	78fb      	ldrb	r3, [r7, #3]
 800f8e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f8e6:	68f9      	ldr	r1, [r7, #12]
 800f8e8:	4613      	mov	r3, r2
 800f8ea:	00db      	lsls	r3, r3, #3
 800f8ec:	4413      	add	r3, r2
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	440b      	add	r3, r1
 800f8f2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800f8f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	3714      	adds	r7, #20
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f902:	4770      	bx	lr

0800f904 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b084      	sub	sp, #16
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
 800f90c:	460b      	mov	r3, r1
 800f90e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f910:	2300      	movs	r3, #0
 800f912:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f914:	2300      	movs	r3, #0
 800f916:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f91e:	78fa      	ldrb	r2, [r7, #3]
 800f920:	4611      	mov	r1, r2
 800f922:	4618      	mov	r0, r3
 800f924:	f7f8 fa4f 	bl	8007dc6 <HAL_PCD_SetAddress>
 800f928:	4603      	mov	r3, r0
 800f92a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f92c:	7bfb      	ldrb	r3, [r7, #15]
 800f92e:	4618      	mov	r0, r3
 800f930:	f000 f874 	bl	800fa1c <USBD_Get_USB_Status>
 800f934:	4603      	mov	r3, r0
 800f936:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f938:	7bbb      	ldrb	r3, [r7, #14]
}
 800f93a:	4618      	mov	r0, r3
 800f93c:	3710      	adds	r7, #16
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}

0800f942 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f942:	b580      	push	{r7, lr}
 800f944:	b086      	sub	sp, #24
 800f946:	af00      	add	r7, sp, #0
 800f948:	60f8      	str	r0, [r7, #12]
 800f94a:	607a      	str	r2, [r7, #4]
 800f94c:	603b      	str	r3, [r7, #0]
 800f94e:	460b      	mov	r3, r1
 800f950:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f952:	2300      	movs	r3, #0
 800f954:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f956:	2300      	movs	r3, #0
 800f958:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f960:	7af9      	ldrb	r1, [r7, #11]
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	687a      	ldr	r2, [r7, #4]
 800f966:	f7f8 fb68 	bl	800803a <HAL_PCD_EP_Transmit>
 800f96a:	4603      	mov	r3, r0
 800f96c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f96e:	7dfb      	ldrb	r3, [r7, #23]
 800f970:	4618      	mov	r0, r3
 800f972:	f000 f853 	bl	800fa1c <USBD_Get_USB_Status>
 800f976:	4603      	mov	r3, r0
 800f978:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f97a:	7dbb      	ldrb	r3, [r7, #22]
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3718      	adds	r7, #24
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}

0800f984 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b086      	sub	sp, #24
 800f988:	af00      	add	r7, sp, #0
 800f98a:	60f8      	str	r0, [r7, #12]
 800f98c:	607a      	str	r2, [r7, #4]
 800f98e:	603b      	str	r3, [r7, #0]
 800f990:	460b      	mov	r3, r1
 800f992:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f994:	2300      	movs	r3, #0
 800f996:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f998:	2300      	movs	r3, #0
 800f99a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f9a2:	7af9      	ldrb	r1, [r7, #11]
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	687a      	ldr	r2, [r7, #4]
 800f9a8:	f7f8 fae4 	bl	8007f74 <HAL_PCD_EP_Receive>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f9b0:	7dfb      	ldrb	r3, [r7, #23]
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	f000 f832 	bl	800fa1c <USBD_Get_USB_Status>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f9bc:	7dbb      	ldrb	r3, [r7, #22]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3718      	adds	r7, #24
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	bd80      	pop	{r7, pc}

0800f9c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f9c6:	b580      	push	{r7, lr}
 800f9c8:	b082      	sub	sp, #8
 800f9ca:	af00      	add	r7, sp, #0
 800f9cc:	6078      	str	r0, [r7, #4]
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f9d8:	78fa      	ldrb	r2, [r7, #3]
 800f9da:	4611      	mov	r1, r2
 800f9dc:	4618      	mov	r0, r3
 800f9de:	f7f8 fb14 	bl	800800a <HAL_PCD_EP_GetRxCount>
 800f9e2:	4603      	mov	r3, r0
}
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	3708      	adds	r7, #8
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}

0800f9ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f9ec:	b480      	push	{r7}
 800f9ee:	b083      	sub	sp, #12
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f9f4:	4b03      	ldr	r3, [pc, #12]	; (800fa04 <USBD_static_malloc+0x18>)
}
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	370c      	adds	r7, #12
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa00:	4770      	bx	lr
 800fa02:	bf00      	nop
 800fa04:	20002380 	.word	0x20002380

0800fa08 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800fa08:	b480      	push	{r7}
 800fa0a:	b083      	sub	sp, #12
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]

}
 800fa10:	bf00      	nop
 800fa12:	370c      	adds	r7, #12
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b085      	sub	sp, #20
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	4603      	mov	r3, r0
 800fa24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fa26:	2300      	movs	r3, #0
 800fa28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fa2a:	79fb      	ldrb	r3, [r7, #7]
 800fa2c:	2b03      	cmp	r3, #3
 800fa2e:	d817      	bhi.n	800fa60 <USBD_Get_USB_Status+0x44>
 800fa30:	a201      	add	r2, pc, #4	; (adr r2, 800fa38 <USBD_Get_USB_Status+0x1c>)
 800fa32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa36:	bf00      	nop
 800fa38:	0800fa49 	.word	0x0800fa49
 800fa3c:	0800fa4f 	.word	0x0800fa4f
 800fa40:	0800fa55 	.word	0x0800fa55
 800fa44:	0800fa5b 	.word	0x0800fa5b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fa48:	2300      	movs	r3, #0
 800fa4a:	73fb      	strb	r3, [r7, #15]
    break;
 800fa4c:	e00b      	b.n	800fa66 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fa4e:	2303      	movs	r3, #3
 800fa50:	73fb      	strb	r3, [r7, #15]
    break;
 800fa52:	e008      	b.n	800fa66 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800fa54:	2301      	movs	r3, #1
 800fa56:	73fb      	strb	r3, [r7, #15]
    break;
 800fa58:	e005      	b.n	800fa66 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800fa5a:	2303      	movs	r3, #3
 800fa5c:	73fb      	strb	r3, [r7, #15]
    break;
 800fa5e:	e002      	b.n	800fa66 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fa60:	2303      	movs	r3, #3
 800fa62:	73fb      	strb	r3, [r7, #15]
    break;
 800fa64:	bf00      	nop
  }
  return usb_status;
 800fa66:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa68:	4618      	mov	r0, r3
 800fa6a:	3714      	adds	r7, #20
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa72:	4770      	bx	lr

0800fa74 <__errno>:
 800fa74:	4b01      	ldr	r3, [pc, #4]	; (800fa7c <__errno+0x8>)
 800fa76:	6818      	ldr	r0, [r3, #0]
 800fa78:	4770      	bx	lr
 800fa7a:	bf00      	nop
 800fa7c:	200000fc 	.word	0x200000fc

0800fa80 <__libc_init_array>:
 800fa80:	b570      	push	{r4, r5, r6, lr}
 800fa82:	4d0d      	ldr	r5, [pc, #52]	; (800fab8 <__libc_init_array+0x38>)
 800fa84:	4c0d      	ldr	r4, [pc, #52]	; (800fabc <__libc_init_array+0x3c>)
 800fa86:	1b64      	subs	r4, r4, r5
 800fa88:	10a4      	asrs	r4, r4, #2
 800fa8a:	2600      	movs	r6, #0
 800fa8c:	42a6      	cmp	r6, r4
 800fa8e:	d109      	bne.n	800faa4 <__libc_init_array+0x24>
 800fa90:	4d0b      	ldr	r5, [pc, #44]	; (800fac0 <__libc_init_array+0x40>)
 800fa92:	4c0c      	ldr	r4, [pc, #48]	; (800fac4 <__libc_init_array+0x44>)
 800fa94:	f000 f92e 	bl	800fcf4 <_init>
 800fa98:	1b64      	subs	r4, r4, r5
 800fa9a:	10a4      	asrs	r4, r4, #2
 800fa9c:	2600      	movs	r6, #0
 800fa9e:	42a6      	cmp	r6, r4
 800faa0:	d105      	bne.n	800faae <__libc_init_array+0x2e>
 800faa2:	bd70      	pop	{r4, r5, r6, pc}
 800faa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800faa8:	4798      	blx	r3
 800faaa:	3601      	adds	r6, #1
 800faac:	e7ee      	b.n	800fa8c <__libc_init_array+0xc>
 800faae:	f855 3b04 	ldr.w	r3, [r5], #4
 800fab2:	4798      	blx	r3
 800fab4:	3601      	adds	r6, #1
 800fab6:	e7f2      	b.n	800fa9e <__libc_init_array+0x1e>
 800fab8:	0800fd7c 	.word	0x0800fd7c
 800fabc:	0800fd7c 	.word	0x0800fd7c
 800fac0:	0800fd7c 	.word	0x0800fd7c
 800fac4:	0800fd80 	.word	0x0800fd80

0800fac8 <malloc>:
 800fac8:	4b02      	ldr	r3, [pc, #8]	; (800fad4 <malloc+0xc>)
 800faca:	4601      	mov	r1, r0
 800facc:	6818      	ldr	r0, [r3, #0]
 800face:	f000 b87f 	b.w	800fbd0 <_malloc_r>
 800fad2:	bf00      	nop
 800fad4:	200000fc 	.word	0x200000fc

0800fad8 <free>:
 800fad8:	4b02      	ldr	r3, [pc, #8]	; (800fae4 <free+0xc>)
 800fada:	4601      	mov	r1, r0
 800fadc:	6818      	ldr	r0, [r3, #0]
 800fade:	f000 b80b 	b.w	800faf8 <_free_r>
 800fae2:	bf00      	nop
 800fae4:	200000fc 	.word	0x200000fc

0800fae8 <memset>:
 800fae8:	4402      	add	r2, r0
 800faea:	4603      	mov	r3, r0
 800faec:	4293      	cmp	r3, r2
 800faee:	d100      	bne.n	800faf2 <memset+0xa>
 800faf0:	4770      	bx	lr
 800faf2:	f803 1b01 	strb.w	r1, [r3], #1
 800faf6:	e7f9      	b.n	800faec <memset+0x4>

0800faf8 <_free_r>:
 800faf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fafa:	2900      	cmp	r1, #0
 800fafc:	d044      	beq.n	800fb88 <_free_r+0x90>
 800fafe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb02:	9001      	str	r0, [sp, #4]
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	f1a1 0404 	sub.w	r4, r1, #4
 800fb0a:	bfb8      	it	lt
 800fb0c:	18e4      	addlt	r4, r4, r3
 800fb0e:	f000 f8e3 	bl	800fcd8 <__malloc_lock>
 800fb12:	4a1e      	ldr	r2, [pc, #120]	; (800fb8c <_free_r+0x94>)
 800fb14:	9801      	ldr	r0, [sp, #4]
 800fb16:	6813      	ldr	r3, [r2, #0]
 800fb18:	b933      	cbnz	r3, 800fb28 <_free_r+0x30>
 800fb1a:	6063      	str	r3, [r4, #4]
 800fb1c:	6014      	str	r4, [r2, #0]
 800fb1e:	b003      	add	sp, #12
 800fb20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fb24:	f000 b8de 	b.w	800fce4 <__malloc_unlock>
 800fb28:	42a3      	cmp	r3, r4
 800fb2a:	d908      	bls.n	800fb3e <_free_r+0x46>
 800fb2c:	6825      	ldr	r5, [r4, #0]
 800fb2e:	1961      	adds	r1, r4, r5
 800fb30:	428b      	cmp	r3, r1
 800fb32:	bf01      	itttt	eq
 800fb34:	6819      	ldreq	r1, [r3, #0]
 800fb36:	685b      	ldreq	r3, [r3, #4]
 800fb38:	1949      	addeq	r1, r1, r5
 800fb3a:	6021      	streq	r1, [r4, #0]
 800fb3c:	e7ed      	b.n	800fb1a <_free_r+0x22>
 800fb3e:	461a      	mov	r2, r3
 800fb40:	685b      	ldr	r3, [r3, #4]
 800fb42:	b10b      	cbz	r3, 800fb48 <_free_r+0x50>
 800fb44:	42a3      	cmp	r3, r4
 800fb46:	d9fa      	bls.n	800fb3e <_free_r+0x46>
 800fb48:	6811      	ldr	r1, [r2, #0]
 800fb4a:	1855      	adds	r5, r2, r1
 800fb4c:	42a5      	cmp	r5, r4
 800fb4e:	d10b      	bne.n	800fb68 <_free_r+0x70>
 800fb50:	6824      	ldr	r4, [r4, #0]
 800fb52:	4421      	add	r1, r4
 800fb54:	1854      	adds	r4, r2, r1
 800fb56:	42a3      	cmp	r3, r4
 800fb58:	6011      	str	r1, [r2, #0]
 800fb5a:	d1e0      	bne.n	800fb1e <_free_r+0x26>
 800fb5c:	681c      	ldr	r4, [r3, #0]
 800fb5e:	685b      	ldr	r3, [r3, #4]
 800fb60:	6053      	str	r3, [r2, #4]
 800fb62:	4421      	add	r1, r4
 800fb64:	6011      	str	r1, [r2, #0]
 800fb66:	e7da      	b.n	800fb1e <_free_r+0x26>
 800fb68:	d902      	bls.n	800fb70 <_free_r+0x78>
 800fb6a:	230c      	movs	r3, #12
 800fb6c:	6003      	str	r3, [r0, #0]
 800fb6e:	e7d6      	b.n	800fb1e <_free_r+0x26>
 800fb70:	6825      	ldr	r5, [r4, #0]
 800fb72:	1961      	adds	r1, r4, r5
 800fb74:	428b      	cmp	r3, r1
 800fb76:	bf04      	itt	eq
 800fb78:	6819      	ldreq	r1, [r3, #0]
 800fb7a:	685b      	ldreq	r3, [r3, #4]
 800fb7c:	6063      	str	r3, [r4, #4]
 800fb7e:	bf04      	itt	eq
 800fb80:	1949      	addeq	r1, r1, r5
 800fb82:	6021      	streq	r1, [r4, #0]
 800fb84:	6054      	str	r4, [r2, #4]
 800fb86:	e7ca      	b.n	800fb1e <_free_r+0x26>
 800fb88:	b003      	add	sp, #12
 800fb8a:	bd30      	pop	{r4, r5, pc}
 800fb8c:	200025a0 	.word	0x200025a0

0800fb90 <sbrk_aligned>:
 800fb90:	b570      	push	{r4, r5, r6, lr}
 800fb92:	4e0e      	ldr	r6, [pc, #56]	; (800fbcc <sbrk_aligned+0x3c>)
 800fb94:	460c      	mov	r4, r1
 800fb96:	6831      	ldr	r1, [r6, #0]
 800fb98:	4605      	mov	r5, r0
 800fb9a:	b911      	cbnz	r1, 800fba2 <sbrk_aligned+0x12>
 800fb9c:	f000 f88c 	bl	800fcb8 <_sbrk_r>
 800fba0:	6030      	str	r0, [r6, #0]
 800fba2:	4621      	mov	r1, r4
 800fba4:	4628      	mov	r0, r5
 800fba6:	f000 f887 	bl	800fcb8 <_sbrk_r>
 800fbaa:	1c43      	adds	r3, r0, #1
 800fbac:	d00a      	beq.n	800fbc4 <sbrk_aligned+0x34>
 800fbae:	1cc4      	adds	r4, r0, #3
 800fbb0:	f024 0403 	bic.w	r4, r4, #3
 800fbb4:	42a0      	cmp	r0, r4
 800fbb6:	d007      	beq.n	800fbc8 <sbrk_aligned+0x38>
 800fbb8:	1a21      	subs	r1, r4, r0
 800fbba:	4628      	mov	r0, r5
 800fbbc:	f000 f87c 	bl	800fcb8 <_sbrk_r>
 800fbc0:	3001      	adds	r0, #1
 800fbc2:	d101      	bne.n	800fbc8 <sbrk_aligned+0x38>
 800fbc4:	f04f 34ff 	mov.w	r4, #4294967295
 800fbc8:	4620      	mov	r0, r4
 800fbca:	bd70      	pop	{r4, r5, r6, pc}
 800fbcc:	200025a4 	.word	0x200025a4

0800fbd0 <_malloc_r>:
 800fbd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbd4:	1ccd      	adds	r5, r1, #3
 800fbd6:	f025 0503 	bic.w	r5, r5, #3
 800fbda:	3508      	adds	r5, #8
 800fbdc:	2d0c      	cmp	r5, #12
 800fbde:	bf38      	it	cc
 800fbe0:	250c      	movcc	r5, #12
 800fbe2:	2d00      	cmp	r5, #0
 800fbe4:	4607      	mov	r7, r0
 800fbe6:	db01      	blt.n	800fbec <_malloc_r+0x1c>
 800fbe8:	42a9      	cmp	r1, r5
 800fbea:	d905      	bls.n	800fbf8 <_malloc_r+0x28>
 800fbec:	230c      	movs	r3, #12
 800fbee:	603b      	str	r3, [r7, #0]
 800fbf0:	2600      	movs	r6, #0
 800fbf2:	4630      	mov	r0, r6
 800fbf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbf8:	4e2e      	ldr	r6, [pc, #184]	; (800fcb4 <_malloc_r+0xe4>)
 800fbfa:	f000 f86d 	bl	800fcd8 <__malloc_lock>
 800fbfe:	6833      	ldr	r3, [r6, #0]
 800fc00:	461c      	mov	r4, r3
 800fc02:	bb34      	cbnz	r4, 800fc52 <_malloc_r+0x82>
 800fc04:	4629      	mov	r1, r5
 800fc06:	4638      	mov	r0, r7
 800fc08:	f7ff ffc2 	bl	800fb90 <sbrk_aligned>
 800fc0c:	1c43      	adds	r3, r0, #1
 800fc0e:	4604      	mov	r4, r0
 800fc10:	d14d      	bne.n	800fcae <_malloc_r+0xde>
 800fc12:	6834      	ldr	r4, [r6, #0]
 800fc14:	4626      	mov	r6, r4
 800fc16:	2e00      	cmp	r6, #0
 800fc18:	d140      	bne.n	800fc9c <_malloc_r+0xcc>
 800fc1a:	6823      	ldr	r3, [r4, #0]
 800fc1c:	4631      	mov	r1, r6
 800fc1e:	4638      	mov	r0, r7
 800fc20:	eb04 0803 	add.w	r8, r4, r3
 800fc24:	f000 f848 	bl	800fcb8 <_sbrk_r>
 800fc28:	4580      	cmp	r8, r0
 800fc2a:	d13a      	bne.n	800fca2 <_malloc_r+0xd2>
 800fc2c:	6821      	ldr	r1, [r4, #0]
 800fc2e:	3503      	adds	r5, #3
 800fc30:	1a6d      	subs	r5, r5, r1
 800fc32:	f025 0503 	bic.w	r5, r5, #3
 800fc36:	3508      	adds	r5, #8
 800fc38:	2d0c      	cmp	r5, #12
 800fc3a:	bf38      	it	cc
 800fc3c:	250c      	movcc	r5, #12
 800fc3e:	4629      	mov	r1, r5
 800fc40:	4638      	mov	r0, r7
 800fc42:	f7ff ffa5 	bl	800fb90 <sbrk_aligned>
 800fc46:	3001      	adds	r0, #1
 800fc48:	d02b      	beq.n	800fca2 <_malloc_r+0xd2>
 800fc4a:	6823      	ldr	r3, [r4, #0]
 800fc4c:	442b      	add	r3, r5
 800fc4e:	6023      	str	r3, [r4, #0]
 800fc50:	e00e      	b.n	800fc70 <_malloc_r+0xa0>
 800fc52:	6822      	ldr	r2, [r4, #0]
 800fc54:	1b52      	subs	r2, r2, r5
 800fc56:	d41e      	bmi.n	800fc96 <_malloc_r+0xc6>
 800fc58:	2a0b      	cmp	r2, #11
 800fc5a:	d916      	bls.n	800fc8a <_malloc_r+0xba>
 800fc5c:	1961      	adds	r1, r4, r5
 800fc5e:	42a3      	cmp	r3, r4
 800fc60:	6025      	str	r5, [r4, #0]
 800fc62:	bf18      	it	ne
 800fc64:	6059      	strne	r1, [r3, #4]
 800fc66:	6863      	ldr	r3, [r4, #4]
 800fc68:	bf08      	it	eq
 800fc6a:	6031      	streq	r1, [r6, #0]
 800fc6c:	5162      	str	r2, [r4, r5]
 800fc6e:	604b      	str	r3, [r1, #4]
 800fc70:	4638      	mov	r0, r7
 800fc72:	f104 060b 	add.w	r6, r4, #11
 800fc76:	f000 f835 	bl	800fce4 <__malloc_unlock>
 800fc7a:	f026 0607 	bic.w	r6, r6, #7
 800fc7e:	1d23      	adds	r3, r4, #4
 800fc80:	1af2      	subs	r2, r6, r3
 800fc82:	d0b6      	beq.n	800fbf2 <_malloc_r+0x22>
 800fc84:	1b9b      	subs	r3, r3, r6
 800fc86:	50a3      	str	r3, [r4, r2]
 800fc88:	e7b3      	b.n	800fbf2 <_malloc_r+0x22>
 800fc8a:	6862      	ldr	r2, [r4, #4]
 800fc8c:	42a3      	cmp	r3, r4
 800fc8e:	bf0c      	ite	eq
 800fc90:	6032      	streq	r2, [r6, #0]
 800fc92:	605a      	strne	r2, [r3, #4]
 800fc94:	e7ec      	b.n	800fc70 <_malloc_r+0xa0>
 800fc96:	4623      	mov	r3, r4
 800fc98:	6864      	ldr	r4, [r4, #4]
 800fc9a:	e7b2      	b.n	800fc02 <_malloc_r+0x32>
 800fc9c:	4634      	mov	r4, r6
 800fc9e:	6876      	ldr	r6, [r6, #4]
 800fca0:	e7b9      	b.n	800fc16 <_malloc_r+0x46>
 800fca2:	230c      	movs	r3, #12
 800fca4:	603b      	str	r3, [r7, #0]
 800fca6:	4638      	mov	r0, r7
 800fca8:	f000 f81c 	bl	800fce4 <__malloc_unlock>
 800fcac:	e7a1      	b.n	800fbf2 <_malloc_r+0x22>
 800fcae:	6025      	str	r5, [r4, #0]
 800fcb0:	e7de      	b.n	800fc70 <_malloc_r+0xa0>
 800fcb2:	bf00      	nop
 800fcb4:	200025a0 	.word	0x200025a0

0800fcb8 <_sbrk_r>:
 800fcb8:	b538      	push	{r3, r4, r5, lr}
 800fcba:	4d06      	ldr	r5, [pc, #24]	; (800fcd4 <_sbrk_r+0x1c>)
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	4604      	mov	r4, r0
 800fcc0:	4608      	mov	r0, r1
 800fcc2:	602b      	str	r3, [r5, #0]
 800fcc4:	f7f4 f996 	bl	8003ff4 <_sbrk>
 800fcc8:	1c43      	adds	r3, r0, #1
 800fcca:	d102      	bne.n	800fcd2 <_sbrk_r+0x1a>
 800fccc:	682b      	ldr	r3, [r5, #0]
 800fcce:	b103      	cbz	r3, 800fcd2 <_sbrk_r+0x1a>
 800fcd0:	6023      	str	r3, [r4, #0]
 800fcd2:	bd38      	pop	{r3, r4, r5, pc}
 800fcd4:	200025a8 	.word	0x200025a8

0800fcd8 <__malloc_lock>:
 800fcd8:	4801      	ldr	r0, [pc, #4]	; (800fce0 <__malloc_lock+0x8>)
 800fcda:	f000 b809 	b.w	800fcf0 <__retarget_lock_acquire_recursive>
 800fcde:	bf00      	nop
 800fce0:	200025ac 	.word	0x200025ac

0800fce4 <__malloc_unlock>:
 800fce4:	4801      	ldr	r0, [pc, #4]	; (800fcec <__malloc_unlock+0x8>)
 800fce6:	f000 b804 	b.w	800fcf2 <__retarget_lock_release_recursive>
 800fcea:	bf00      	nop
 800fcec:	200025ac 	.word	0x200025ac

0800fcf0 <__retarget_lock_acquire_recursive>:
 800fcf0:	4770      	bx	lr

0800fcf2 <__retarget_lock_release_recursive>:
 800fcf2:	4770      	bx	lr

0800fcf4 <_init>:
 800fcf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcf6:	bf00      	nop
 800fcf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcfa:	bc08      	pop	{r3}
 800fcfc:	469e      	mov	lr, r3
 800fcfe:	4770      	bx	lr

0800fd00 <_fini>:
 800fd00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd02:	bf00      	nop
 800fd04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd06:	bc08      	pop	{r3}
 800fd08:	469e      	mov	lr, r3
 800fd0a:	4770      	bx	lr
