
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006524  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08006710  08006710  00016710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b2c  08006b2c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006b2c  08006b2c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b2c  08006b2c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b2c  08006b2c  00016b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b30  08006b30  00016b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006b34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  200001dc  08006d10  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08006d10  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a536  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021f8  00000000  00000000  0002a73b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  0002c938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000798  00000000  00000000  0002d1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001acfe  00000000  00000000  0002d990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b3eb  00000000  00000000  0004868e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097179  00000000  00000000  00053a79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eabf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003174  00000000  00000000  000eac48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	080066f4 	.word	0x080066f4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	080066f4 	.word	0x080066f4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b70:	4b18      	ldr	r3, [pc, #96]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b72:	4a19      	ldr	r2, [pc, #100]	; (8000bd8 <MX_ADC1_Init+0x78>)
 8000b74:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b76:	4b17      	ldr	r3, [pc, #92]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b82:	4b14      	ldr	r3, [pc, #80]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b88:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b8a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b8e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b90:	4b10      	ldr	r3, [pc, #64]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b96:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b9c:	480d      	ldr	r0, [pc, #52]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000b9e:	f000 fc39 	bl	8001414 <HAL_ADC_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000ba8:	f000 f9ed 	bl	8000f86 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000bac:	230f      	movs	r3, #15
 8000bae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <MX_ADC1_Init+0x74>)
 8000bbe:	f000 fe0d 	bl	80017dc <HAL_ADC_ConfigChannel>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bc8:	f000 f9dd 	bl	8000f86 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000204 	.word	0x20000204
 8000bd8:	40012400 	.word	0x40012400

08000bdc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a28      	ldr	r2, [pc, #160]	; (8000c98 <HAL_ADC_MspInit+0xbc>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d149      	bne.n	8000c90 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bfc:	4b27      	ldr	r3, [pc, #156]	; (8000c9c <HAL_ADC_MspInit+0xc0>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	4a26      	ldr	r2, [pc, #152]	; (8000c9c <HAL_ADC_MspInit+0xc0>)
 8000c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c06:	6193      	str	r3, [r2, #24]
 8000c08:	4b24      	ldr	r3, [pc, #144]	; (8000c9c <HAL_ADC_MspInit+0xc0>)
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c14:	4b21      	ldr	r3, [pc, #132]	; (8000c9c <HAL_ADC_MspInit+0xc0>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	4a20      	ldr	r2, [pc, #128]	; (8000c9c <HAL_ADC_MspInit+0xc0>)
 8000c1a:	f043 0310 	orr.w	r3, r3, #16
 8000c1e:	6193      	str	r3, [r2, #24]
 8000c20:	4b1e      	ldr	r3, [pc, #120]	; (8000c9c <HAL_ADC_MspInit+0xc0>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	f003 0310 	and.w	r3, r3, #16
 8000c28:	60bb      	str	r3, [r7, #8]
 8000c2a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c2c:	2320      	movs	r3, #32
 8000c2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c30:	2303      	movs	r3, #3
 8000c32:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c34:	f107 0310 	add.w	r3, r7, #16
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4819      	ldr	r0, [pc, #100]	; (8000ca0 <HAL_ADC_MspInit+0xc4>)
 8000c3c:	f001 fd0e 	bl	800265c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c40:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c42:	4a19      	ldr	r2, [pc, #100]	; (8000ca8 <HAL_ADC_MspInit+0xcc>)
 8000c44:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c46:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c4c:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c52:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c54:	2280      	movs	r2, #128	; 0x80
 8000c56:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c58:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c5e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c60:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c66:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c74:	480b      	ldr	r0, [pc, #44]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c76:	f001 f8a9 	bl	8001dcc <HAL_DMA_Init>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c80:	f000 f981 	bl	8000f86 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a07      	ldr	r2, [pc, #28]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c88:	621a      	str	r2, [r3, #32]
 8000c8a:	4a06      	ldr	r2, [pc, #24]	; (8000ca4 <HAL_ADC_MspInit+0xc8>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c90:	bf00      	nop
 8000c92:	3720      	adds	r7, #32
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40012400 	.word	0x40012400
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40011000 	.word	0x40011000
 8000ca4:	20000234 	.word	0x20000234
 8000ca8:	40020008 	.word	0x40020008

08000cac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <MX_DMA_Init+0x38>)
 8000cb4:	695b      	ldr	r3, [r3, #20]
 8000cb6:	4a0b      	ldr	r2, [pc, #44]	; (8000ce4 <MX_DMA_Init+0x38>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6153      	str	r3, [r2, #20]
 8000cbe:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <MX_DMA_Init+0x38>)
 8000cc0:	695b      	ldr	r3, [r3, #20]
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	200b      	movs	r0, #11
 8000cd0:	f001 f845 	bl	8001d5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cd4:	200b      	movs	r0, #11
 8000cd6:	f001 f85e 	bl	8001d96 <HAL_NVIC_EnableIRQ>

}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b088      	sub	sp, #32
 8000cec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cee:	f107 0310 	add.w	r3, r7, #16
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cfc:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	4a28      	ldr	r2, [pc, #160]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d06:	6193      	str	r3, [r2, #24]
 8000d08:	4b26      	ldr	r3, [pc, #152]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d14:	4b23      	ldr	r3, [pc, #140]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	4a22      	ldr	r2, [pc, #136]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d1a:	f043 0310 	orr.w	r3, r3, #16
 8000d1e:	6193      	str	r3, [r2, #24]
 8000d20:	4b20      	ldr	r3, [pc, #128]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f003 0310 	and.w	r3, r3, #16
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2c:	4b1d      	ldr	r3, [pc, #116]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	4a1c      	ldr	r2, [pc, #112]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d32:	f043 0304 	orr.w	r3, r3, #4
 8000d36:	6193      	str	r3, [r2, #24]
 8000d38:	4b1a      	ldr	r3, [pc, #104]	; (8000da4 <MX_GPIO_Init+0xbc>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	211c      	movs	r1, #28
 8000d48:	4817      	ldr	r0, [pc, #92]	; (8000da8 <MX_GPIO_Init+0xc0>)
 8000d4a:	f001 fe1b 	bl	8002984 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000d4e:	231c      	movs	r3, #28
 8000d50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	2301      	movs	r3, #1
 8000d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d56:	2301      	movs	r3, #1
 8000d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d5e:	f107 0310 	add.w	r3, r7, #16
 8000d62:	4619      	mov	r1, r3
 8000d64:	4810      	ldr	r0, [pc, #64]	; (8000da8 <MX_GPIO_Init+0xc0>)
 8000d66:	f001 fc79 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000d6a:	230f      	movs	r3, #15
 8000d6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d72:	2301      	movs	r3, #1
 8000d74:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d76:	f107 0310 	add.w	r3, r7, #16
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	480b      	ldr	r0, [pc, #44]	; (8000dac <MX_GPIO_Init+0xc4>)
 8000d7e:	f001 fc6d 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d82:	2310      	movs	r3, #16
 8000d84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8e:	f107 0310 	add.w	r3, r7, #16
 8000d92:	4619      	mov	r1, r3
 8000d94:	4806      	ldr	r0, [pc, #24]	; (8000db0 <MX_GPIO_Init+0xc8>)
 8000d96:	f001 fc61 	bl	800265c <HAL_GPIO_Init>

}
 8000d9a:	bf00      	nop
 8000d9c:	3720      	adds	r7, #32
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40011800 	.word	0x40011800
 8000dac:	40011000 	.word	0x40011000
 8000db0:	40010800 	.word	0x40010800

08000db4 <_write>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int _write(int file, unsigned char* p, int len)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
   HAL_UART_Transmit(&huart1, p, len, 10);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	230a      	movs	r3, #10
 8000dc6:	68b9      	ldr	r1, [r7, #8]
 8000dc8:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <_write+0x24>)
 8000dca:	f002 fb10 	bl	80033ee <HAL_UART_Transmit>
   return len;
 8000dce:	687b      	ldr	r3, [r7, #4]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000278 	.word	0x20000278

08000ddc <main>:
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
  return ch;
}

int main(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de2:	f000 fa91 	bl	8001308 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de6:	f000 f873 	bl	8000ed0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dea:	f7ff ff7d 	bl	8000ce8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dee:	f7ff ff5d 	bl	8000cac <MX_DMA_Init>
  MX_ADC1_Init();
 8000df2:	f7ff feb5 	bl	8000b60 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000df6:	f000 f9e3 	bl	80011c0 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  uint32_t ADC_Value_32[1]={0};
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	603b      	str	r3, [r7, #0]
  uint16_t ADC_Value_16;
  setvbuf(stdout, NULL, _IONBF, 0);
 8000dfe:	4b30      	ldr	r3, [pc, #192]	; (8000ec0 <main+0xe4>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	6898      	ldr	r0, [r3, #8]
 8000e04:	2300      	movs	r3, #0
 8000e06:	2202      	movs	r2, #2
 8000e08:	2100      	movs	r1, #0
 8000e0a:	f003 fb39 	bl	8004480 <setvbuf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_ADC_Start_DMA(&hadc1, ADC_Value_32, 1);
 8000e0e:	463b      	mov	r3, r7
 8000e10:	2201      	movs	r2, #1
 8000e12:	4619      	mov	r1, r3
 8000e14:	482b      	ldr	r0, [pc, #172]	; (8000ec4 <main+0xe8>)
 8000e16:	f000 fbe7 	bl	80015e8 <HAL_ADC_Start_DMA>
	  HAL_Delay(1000);
 8000e1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e1e:	f000 fad5 	bl	80013cc <HAL_Delay>
	  ADC_Value_16=(uint16_t)ADC_Value_32[0];
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	80fb      	strh	r3, [r7, #6]
	  ADC_Value_16 &= 0xFFF;
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e2c:	80fb      	strh	r3, [r7, #6]
	  printf("\n ADC Value=%d", ADC_Value_16);
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	4619      	mov	r1, r3
 8000e32:	4825      	ldr	r0, [pc, #148]	; (8000ec8 <main+0xec>)
 8000e34:	f003 fb0c 	bl	8004450 <iprintf>

	  if(ADC_Value_16 <= 1000) {
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e3e:	d80a      	bhi.n	8000e56 <main+0x7a>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);
 8000e40:	2200      	movs	r2, #0
 8000e42:	211c      	movs	r1, #28
 8000e44:	4821      	ldr	r0, [pc, #132]	; (8000ecc <main+0xf0>)
 8000e46:	f001 fd9d 	bl	8002984 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	481f      	ldr	r0, [pc, #124]	; (8000ecc <main+0xf0>)
 8000e50:	f001 fd98 	bl	8002984 <HAL_GPIO_WritePin>
 8000e54:	e7db      	b.n	8000e0e <main+0x32>
	  }
	  else if(ADC_Value_16 <= 2000) {
 8000e56:	88fb      	ldrh	r3, [r7, #6]
 8000e58:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000e5c:	d80a      	bhi.n	8000e74 <main+0x98>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	211c      	movs	r1, #28
 8000e62:	481a      	ldr	r0, [pc, #104]	; (8000ecc <main+0xf0>)
 8000e64:	f001 fd8e 	bl	8002984 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2108      	movs	r1, #8
 8000e6c:	4817      	ldr	r0, [pc, #92]	; (8000ecc <main+0xf0>)
 8000e6e:	f001 fd89 	bl	8002984 <HAL_GPIO_WritePin>
 8000e72:	e7cc      	b.n	8000e0e <main+0x32>
	  }
	  else if(ADC_Value_16 <= 3000) {
 8000e74:	88fb      	ldrh	r3, [r7, #6]
 8000e76:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d80a      	bhi.n	8000e94 <main+0xb8>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	211c      	movs	r1, #28
 8000e82:	4812      	ldr	r0, [pc, #72]	; (8000ecc <main+0xf0>)
 8000e84:	f001 fd7e 	bl	8002984 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8000e88:	2201      	movs	r2, #1
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	480f      	ldr	r0, [pc, #60]	; (8000ecc <main+0xf0>)
 8000e8e:	f001 fd79 	bl	8002984 <HAL_GPIO_WritePin>
 8000e92:	e7bc      	b.n	8000e0e <main+0x32>
	  }
	  else if(ADC_Value_16 <= 4000) {
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000e9a:	d80a      	bhi.n	8000eb2 <main+0xd6>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	211c      	movs	r1, #28
 8000ea0:	480a      	ldr	r0, [pc, #40]	; (8000ecc <main+0xf0>)
 8000ea2:	f001 fd6f 	bl	8002984 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_3, GPIO_PIN_SET);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	210c      	movs	r1, #12
 8000eaa:	4808      	ldr	r0, [pc, #32]	; (8000ecc <main+0xf0>)
 8000eac:	f001 fd6a 	bl	8002984 <HAL_GPIO_WritePin>
 8000eb0:	e7ad      	b.n	8000e0e <main+0x32>
	  }
	  else HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_SET);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	211c      	movs	r1, #28
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <main+0xf0>)
 8000eb8:	f001 fd64 	bl	8002984 <HAL_GPIO_WritePin>
	  HAL_ADC_Start_DMA(&hadc1, ADC_Value_32, 1);
 8000ebc:	e7a7      	b.n	8000e0e <main+0x32>
 8000ebe:	bf00      	nop
 8000ec0:	2000000c 	.word	0x2000000c
 8000ec4:	20000204 	.word	0x20000204
 8000ec8:	08006710 	.word	0x08006710
 8000ecc:	40011800 	.word	0x40011800

08000ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b096      	sub	sp, #88	; 0x58
 8000ed4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000eda:	2228      	movs	r2, #40	; 0x28
 8000edc:	2100      	movs	r1, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f002 fe4e 	bl	8003b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee4:	f107 031c 	add.w	r3, r7, #28
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]
 8000f02:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f04:	2301      	movs	r3, #1
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f0c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f12:	2301      	movs	r3, #1
 8000f14:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f16:	2302      	movs	r3, #2
 8000f18:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f1e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000f20:	2300      	movs	r3, #0
 8000f22:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f001 fd43 	bl	80029b4 <HAL_RCC_OscConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000f34:	f000 f827 	bl	8000f86 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f38:	230f      	movs	r3, #15
 8000f3a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f48:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	2100      	movs	r1, #0
 8000f54:	4618      	mov	r0, r3
 8000f56:	f001 ffad 	bl	8002eb4 <HAL_RCC_ClockConfig>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f60:	f000 f811 	bl	8000f86 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f64:	2302      	movs	r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f002 f93a 	bl	80031e8 <HAL_RCCEx_PeriphCLKConfig>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f7a:	f000 f804 	bl	8000f86 <Error_Handler>
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3758      	adds	r7, #88	; 0x58
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f86:	b480      	push	{r7}
 8000f88:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8a:	b672      	cpsid	i
}
 8000f8c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <Error_Handler+0x8>

08000f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f96:	4b15      	ldr	r3, [pc, #84]	; (8000fec <HAL_MspInit+0x5c>)
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	4a14      	ldr	r2, [pc, #80]	; (8000fec <HAL_MspInit+0x5c>)
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	6193      	str	r3, [r2, #24]
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <HAL_MspInit+0x5c>)
 8000fa4:	699b      	ldr	r3, [r3, #24]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fae:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <HAL_MspInit+0x5c>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	4a0e      	ldr	r2, [pc, #56]	; (8000fec <HAL_MspInit+0x5c>)
 8000fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb8:	61d3      	str	r3, [r2, #28]
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <HAL_MspInit+0x5c>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <HAL_MspInit+0x60>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <HAL_MspInit+0x60>)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	40010000 	.word	0x40010000

08000ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ff8:	e7fe      	b.n	8000ff8 <NMI_Handler+0x4>

08000ffa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ffe:	e7fe      	b.n	8000ffe <HardFault_Handler+0x4>

08001000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001004:	e7fe      	b.n	8001004 <MemManage_Handler+0x4>

08001006 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800100a:	e7fe      	b.n	800100a <BusFault_Handler+0x4>

0800100c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001010:	e7fe      	b.n	8001010 <UsageFault_Handler+0x4>

08001012 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr

0800101e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800101e:	b480      	push	{r7}
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr

0800102a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr

08001036 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800103a:	f000 f9ab 	bl	8001394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <DMA1_Channel1_IRQHandler+0x10>)
 800104a:	f001 f89d 	bl	8002188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000234 	.word	0x20000234

08001058 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800105c:	4802      	ldr	r0, [pc, #8]	; (8001068 <USART1_IRQHandler+0x10>)
 800105e:	f002 fa59 	bl	8003514 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000278 	.word	0x20000278

0800106c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
	return 1;
 8001070:	2301      	movs	r3, #1
}
 8001072:	4618      	mov	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr

0800107a <_kill>:

int _kill(int pid, int sig)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001084:	f002 fd52 	bl	8003b2c <__errno>
 8001088:	4603      	mov	r3, r0
 800108a:	2216      	movs	r2, #22
 800108c:	601a      	str	r2, [r3, #0]
	return -1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <_exit>:

void _exit (int status)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80010a2:	f04f 31ff 	mov.w	r1, #4294967295
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff ffe7 	bl	800107a <_kill>
	while (1) {}		/* Make sure we hang here */
 80010ac:	e7fe      	b.n	80010ac <_exit+0x12>

080010ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e00a      	b.n	80010d6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010c0:	f3af 8000 	nop.w
 80010c4:	4601      	mov	r1, r0
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	60ba      	str	r2, [r7, #8]
 80010cc:	b2ca      	uxtb	r2, r1
 80010ce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	3301      	adds	r3, #1
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	697a      	ldr	r2, [r7, #20]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	429a      	cmp	r2, r3
 80010dc:	dbf0      	blt.n	80010c0 <_read+0x12>
	}

return len;
 80010de:	687b      	ldr	r3, [r7, #4]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <_close>:
	}
	return len;
}

int _close(int file)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	return -1;
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr

080010fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800110e:	605a      	str	r2, [r3, #4]
	return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <_isatty>:

int _isatty(int file)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	return 1;
 8001124:	2301      	movs	r3, #1
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr

08001130 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
	return 0;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr

08001148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001150:	4a14      	ldr	r2, [pc, #80]	; (80011a4 <_sbrk+0x5c>)
 8001152:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <_sbrk+0x60>)
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800115c:	4b13      	ldr	r3, [pc, #76]	; (80011ac <_sbrk+0x64>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d102      	bne.n	800116a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <_sbrk+0x64>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <_sbrk+0x68>)
 8001168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <_sbrk+0x64>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	429a      	cmp	r2, r3
 8001176:	d207      	bcs.n	8001188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001178:	f002 fcd8 	bl	8003b2c <__errno>
 800117c:	4603      	mov	r3, r0
 800117e:	220c      	movs	r2, #12
 8001180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	e009      	b.n	800119c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001188:	4b08      	ldr	r3, [pc, #32]	; (80011ac <_sbrk+0x64>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800118e:	4b07      	ldr	r3, [pc, #28]	; (80011ac <_sbrk+0x64>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	4a05      	ldr	r2, [pc, #20]	; (80011ac <_sbrk+0x64>)
 8001198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000c000 	.word	0x2000c000
 80011a8:	00000400 	.word	0x00000400
 80011ac:	200001f8 	.word	0x200001f8
 80011b0:	200002d0 	.word	0x200002d0

080011b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr

080011c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011c6:	4a12      	ldr	r2, [pc, #72]	; (8001210 <MX_USART1_UART_Init+0x50>)
 80011c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011ca:	4b10      	ldr	r3, [pc, #64]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011e6:	220c      	movs	r2, #12
 80011e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <MX_USART1_UART_Init+0x4c>)
 80011f8:	f002 f8ac 	bl	8003354 <HAL_UART_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001202:	f7ff fec0 	bl	8000f86 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000278 	.word	0x20000278
 8001210:	40013800 	.word	0x40013800

08001214 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a20      	ldr	r2, [pc, #128]	; (80012b0 <HAL_UART_MspInit+0x9c>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d139      	bne.n	80012a8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001234:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <HAL_UART_MspInit+0xa0>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a1e      	ldr	r2, [pc, #120]	; (80012b4 <HAL_UART_MspInit+0xa0>)
 800123a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <HAL_UART_MspInit+0xa0>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <HAL_UART_MspInit+0xa0>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	4a18      	ldr	r2, [pc, #96]	; (80012b4 <HAL_UART_MspInit+0xa0>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6193      	str	r3, [r2, #24]
 8001258:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <HAL_UART_MspInit+0xa0>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f003 0304 	and.w	r3, r3, #4
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001264:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001268:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800126e:	2303      	movs	r3, #3
 8001270:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	f107 0310 	add.w	r3, r7, #16
 8001276:	4619      	mov	r1, r3
 8001278:	480f      	ldr	r0, [pc, #60]	; (80012b8 <HAL_UART_MspInit+0xa4>)
 800127a:	f001 f9ef 	bl	800265c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800127e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001282:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	4619      	mov	r1, r3
 8001292:	4809      	ldr	r0, [pc, #36]	; (80012b8 <HAL_UART_MspInit+0xa4>)
 8001294:	f001 f9e2 	bl	800265c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001298:	2200      	movs	r2, #0
 800129a:	2100      	movs	r1, #0
 800129c:	2025      	movs	r0, #37	; 0x25
 800129e:	f000 fd5e 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012a2:	2025      	movs	r0, #37	; 0x25
 80012a4:	f000 fd77 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012a8:	bf00      	nop
 80012aa:	3720      	adds	r7, #32
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40013800 	.word	0x40013800
 80012b4:	40021000 	.word	0x40021000
 80012b8:	40010800 	.word	0x40010800

080012bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80012bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80012be:	e003      	b.n	80012c8 <LoopCopyDataInit>

080012c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80012c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80012c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80012c6:	3104      	adds	r1, #4

080012c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80012c8:	480a      	ldr	r0, [pc, #40]	; (80012f4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80012ca:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80012cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80012ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80012d0:	d3f6      	bcc.n	80012c0 <CopyDataInit>
  ldr r2, =_sbss
 80012d2:	4a0a      	ldr	r2, [pc, #40]	; (80012fc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80012d4:	e002      	b.n	80012dc <LoopFillZerobss>

080012d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80012d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80012d8:	f842 3b04 	str.w	r3, [r2], #4

080012dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80012de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80012e0:	d3f9      	bcc.n	80012d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012e2:	f7ff ff67 	bl	80011b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012e6:	f002 fc27 	bl	8003b38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012ea:	f7ff fd77 	bl	8000ddc <main>
  bx lr
 80012ee:	4770      	bx	lr
  ldr r3, =_sidata
 80012f0:	08006b34 	.word	0x08006b34
  ldr r0, =_sdata
 80012f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80012f8:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80012fc:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001300:	200002cc 	.word	0x200002cc

08001304 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001304:	e7fe      	b.n	8001304 <ADC1_2_IRQHandler>
	...

08001308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800130c:	4b08      	ldr	r3, [pc, #32]	; (8001330 <HAL_Init+0x28>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a07      	ldr	r2, [pc, #28]	; (8001330 <HAL_Init+0x28>)
 8001312:	f043 0310 	orr.w	r3, r3, #16
 8001316:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001318:	2003      	movs	r0, #3
 800131a:	f000 fd15 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800131e:	2000      	movs	r0, #0
 8001320:	f000 f808 	bl	8001334 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001324:	f7ff fe34 	bl	8000f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40022000 	.word	0x40022000

08001334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800133c:	4b12      	ldr	r3, [pc, #72]	; (8001388 <HAL_InitTick+0x54>)
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <HAL_InitTick+0x58>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134a:	fbb3 f3f1 	udiv	r3, r3, r1
 800134e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f000 fd2d 	bl	8001db2 <HAL_SYSTICK_Config>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e00e      	b.n	8001380 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d80a      	bhi.n	800137e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001368:	2200      	movs	r2, #0
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f000 fcf5 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001374:	4a06      	ldr	r2, [pc, #24]	; (8001390 <HAL_InitTick+0x5c>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800137a:	2300      	movs	r3, #0
 800137c:	e000      	b.n	8001380 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000000 	.word	0x20000000
 800138c:	20000008 	.word	0x20000008
 8001390:	20000004 	.word	0x20000004

08001394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <HAL_IncTick+0x1c>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <HAL_IncTick+0x20>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4413      	add	r3, r2
 80013a4:	4a03      	ldr	r2, [pc, #12]	; (80013b4 <HAL_IncTick+0x20>)
 80013a6:	6013      	str	r3, [r2, #0]
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	20000008 	.word	0x20000008
 80013b4:	200002b8 	.word	0x200002b8

080013b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return uwTick;
 80013bc:	4b02      	ldr	r3, [pc, #8]	; (80013c8 <HAL_GetTick+0x10>)
 80013be:	681b      	ldr	r3, [r3, #0]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	200002b8 	.word	0x200002b8

080013cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d4:	f7ff fff0 	bl	80013b8 <HAL_GetTick>
 80013d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e4:	d005      	beq.n	80013f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013e6:	4b0a      	ldr	r3, [pc, #40]	; (8001410 <HAL_Delay+0x44>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	461a      	mov	r2, r3
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013f2:	bf00      	nop
 80013f4:	f7ff ffe0 	bl	80013b8 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	429a      	cmp	r2, r3
 8001402:	d8f7      	bhi.n	80013f4 <HAL_Delay+0x28>
  {
  }
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000008 	.word	0x20000008

08001414 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800141c:	2300      	movs	r3, #0
 800141e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001424:	2300      	movs	r3, #0
 8001426:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e0ce      	b.n	80015d4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001440:	2b00      	cmp	r3, #0
 8001442:	d109      	bne.n	8001458 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff fbc2 	bl	8000bdc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fb09 	bl	8001a70 <ADC_ConversionStop_Disable>
 800145e:	4603      	mov	r3, r0
 8001460:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001466:	f003 0310 	and.w	r3, r3, #16
 800146a:	2b00      	cmp	r3, #0
 800146c:	f040 80a9 	bne.w	80015c2 <HAL_ADC_Init+0x1ae>
 8001470:	7dfb      	ldrb	r3, [r7, #23]
 8001472:	2b00      	cmp	r3, #0
 8001474:	f040 80a5 	bne.w	80015c2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001480:	f023 0302 	bic.w	r3, r3, #2
 8001484:	f043 0202 	orr.w	r2, r3, #2
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4951      	ldr	r1, [pc, #324]	; (80015dc <HAL_ADC_Init+0x1c8>)
 8001496:	428b      	cmp	r3, r1
 8001498:	d10a      	bne.n	80014b0 <HAL_ADC_Init+0x9c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80014a2:	d002      	beq.n	80014aa <HAL_ADC_Init+0x96>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	e004      	b.n	80014b4 <HAL_ADC_Init+0xa0>
 80014aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80014ae:	e001      	b.n	80014b4 <HAL_ADC_Init+0xa0>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	7b1b      	ldrb	r3, [r3, #12]
 80014ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014cc:	d003      	beq.n	80014d6 <HAL_ADC_Init+0xc2>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d102      	bne.n	80014dc <HAL_ADC_Init+0xc8>
 80014d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014da:	e000      	b.n	80014de <HAL_ADC_Init+0xca>
 80014dc:	2300      	movs	r3, #0
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	7d1b      	ldrb	r3, [r3, #20]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d119      	bne.n	8001520 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	7b1b      	ldrb	r3, [r3, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d109      	bne.n	8001508 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	3b01      	subs	r3, #1
 80014fa:	035a      	lsls	r2, r3, #13
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4313      	orrs	r3, r2
 8001500:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	e00b      	b.n	8001520 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150c:	f043 0220 	orr.w	r2, r3, #32
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001518:	f043 0201 	orr.w	r2, r3, #1
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	430a      	orrs	r2, r1
 8001532:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <HAL_ADC_Init+0x1cc>)
 800153c:	4013      	ands	r3, r2
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	6812      	ldr	r2, [r2, #0]
 8001542:	68b9      	ldr	r1, [r7, #8]
 8001544:	430b      	orrs	r3, r1
 8001546:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001550:	d003      	beq.n	800155a <HAL_ADC_Init+0x146>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d104      	bne.n	8001564 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	691b      	ldr	r3, [r3, #16]
 800155e:	3b01      	subs	r3, #1
 8001560:	051b      	lsls	r3, r3, #20
 8001562:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800156a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	430a      	orrs	r2, r1
 8001576:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689a      	ldr	r2, [r3, #8]
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <HAL_ADC_Init+0x1d0>)
 8001580:	4013      	ands	r3, r2
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	429a      	cmp	r2, r3
 8001586:	d10b      	bne.n	80015a0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001592:	f023 0303 	bic.w	r3, r3, #3
 8001596:	f043 0201 	orr.w	r2, r3, #1
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800159e:	e018      	b.n	80015d2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a4:	f023 0312 	bic.w	r3, r3, #18
 80015a8:	f043 0210 	orr.w	r2, r3, #16
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b4:	f043 0201 	orr.w	r2, r3, #1
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015c0:	e007      	b.n	80015d2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c6:	f043 0210 	orr.w	r2, r3, #16
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40013c00 	.word	0x40013c00
 80015e0:	ffe1f7fd 	.word	0xffe1f7fd
 80015e4:	ff1f0efe 	.word	0xff1f0efe

080015e8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015f4:	2300      	movs	r3, #0
 80015f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a64      	ldr	r2, [pc, #400]	; (8001790 <HAL_ADC_Start_DMA+0x1a8>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d004      	beq.n	800160c <HAL_ADC_Start_DMA+0x24>
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a63      	ldr	r2, [pc, #396]	; (8001794 <HAL_ADC_Start_DMA+0x1ac>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d106      	bne.n	800161a <HAL_ADC_Start_DMA+0x32>
 800160c:	4b60      	ldr	r3, [pc, #384]	; (8001790 <HAL_ADC_Start_DMA+0x1a8>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001614:	2b00      	cmp	r3, #0
 8001616:	f040 80b3 	bne.w	8001780 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001620:	2b01      	cmp	r3, #1
 8001622:	d101      	bne.n	8001628 <HAL_ADC_Start_DMA+0x40>
 8001624:	2302      	movs	r3, #2
 8001626:	e0ae      	b.n	8001786 <HAL_ADC_Start_DMA+0x19e>
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2201      	movs	r2, #1
 800162c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001630:	68f8      	ldr	r0, [r7, #12]
 8001632:	f000 f9cb 	bl	80019cc <ADC_Enable>
 8001636:	4603      	mov	r3, r0
 8001638:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800163a:	7dfb      	ldrb	r3, [r7, #23]
 800163c:	2b00      	cmp	r3, #0
 800163e:	f040 809a 	bne.w	8001776 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001646:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800164a:	f023 0301 	bic.w	r3, r3, #1
 800164e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a4e      	ldr	r2, [pc, #312]	; (8001794 <HAL_ADC_Start_DMA+0x1ac>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d105      	bne.n	800166c <HAL_ADC_Start_DMA+0x84>
 8001660:	4b4b      	ldr	r3, [pc, #300]	; (8001790 <HAL_ADC_Start_DMA+0x1a8>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d115      	bne.n	8001698 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001670:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001682:	2b00      	cmp	r3, #0
 8001684:	d026      	beq.n	80016d4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800168a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800168e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001696:	e01d      	b.n	80016d4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a39      	ldr	r2, [pc, #228]	; (8001790 <HAL_ADC_Start_DMA+0x1a8>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d004      	beq.n	80016b8 <HAL_ADC_Start_DMA+0xd0>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a38      	ldr	r2, [pc, #224]	; (8001794 <HAL_ADC_Start_DMA+0x1ac>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d10d      	bne.n	80016d4 <HAL_ADC_Start_DMA+0xec>
 80016b8:	4b35      	ldr	r3, [pc, #212]	; (8001790 <HAL_ADC_Start_DMA+0x1a8>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d007      	beq.n	80016d4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016cc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d006      	beq.n	80016ee <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e4:	f023 0206 	bic.w	r2, r3, #6
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80016ec:	e002      	b.n	80016f4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2200      	movs	r2, #0
 80016f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6a1b      	ldr	r3, [r3, #32]
 8001700:	4a25      	ldr	r2, [pc, #148]	; (8001798 <HAL_ADC_Start_DMA+0x1b0>)
 8001702:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	4a24      	ldr	r2, [pc, #144]	; (800179c <HAL_ADC_Start_DMA+0x1b4>)
 800170a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	4a23      	ldr	r2, [pc, #140]	; (80017a0 <HAL_ADC_Start_DMA+0x1b8>)
 8001712:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f06f 0202 	mvn.w	r2, #2
 800171c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	689a      	ldr	r2, [r3, #8]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800172c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	6a18      	ldr	r0, [r3, #32]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	334c      	adds	r3, #76	; 0x4c
 8001738:	4619      	mov	r1, r3
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f000 fbbb 	bl	8001eb8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800174c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001750:	d108      	bne.n	8001764 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001760:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001762:	e00f      	b.n	8001784 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001772:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001774:	e006      	b.n	8001784 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800177e:	e001      	b.n	8001784 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001784:	7dfb      	ldrb	r3, [r7, #23]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40012400 	.word	0x40012400
 8001794:	40012800 	.word	0x40012800
 8001798:	08001ae5 	.word	0x08001ae5
 800179c:	08001b61 	.word	0x08001b61
 80017a0:	08001b7d 	.word	0x08001b7d

080017a4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr

080017c8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
	...

080017dc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d101      	bne.n	80017fc <HAL_ADC_ConfigChannel+0x20>
 80017f8:	2302      	movs	r3, #2
 80017fa:	e0dc      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x1da>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b06      	cmp	r3, #6
 800180a:	d81c      	bhi.n	8001846 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	3b05      	subs	r3, #5
 800181e:	221f      	movs	r2, #31
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	4019      	ands	r1, r3
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	6818      	ldr	r0, [r3, #0]
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	3b05      	subs	r3, #5
 8001838:	fa00 f203 	lsl.w	r2, r0, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	430a      	orrs	r2, r1
 8001842:	635a      	str	r2, [r3, #52]	; 0x34
 8001844:	e03c      	b.n	80018c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b0c      	cmp	r3, #12
 800184c:	d81c      	bhi.n	8001888 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	3b23      	subs	r3, #35	; 0x23
 8001860:	221f      	movs	r2, #31
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	4019      	ands	r1, r3
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	3b23      	subs	r3, #35	; 0x23
 800187a:	fa00 f203 	lsl.w	r2, r0, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	430a      	orrs	r2, r1
 8001884:	631a      	str	r2, [r3, #48]	; 0x30
 8001886:	e01b      	b.n	80018c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	3b41      	subs	r3, #65	; 0x41
 800189a:	221f      	movs	r2, #31
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	4019      	ands	r1, r3
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	6818      	ldr	r0, [r3, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	4613      	mov	r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	3b41      	subs	r3, #65	; 0x41
 80018b4:	fa00 f203 	lsl.w	r2, r0, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b09      	cmp	r3, #9
 80018c6:	d91c      	bls.n	8001902 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68d9      	ldr	r1, [r3, #12]
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	4613      	mov	r3, r2
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	4413      	add	r3, r2
 80018d8:	3b1e      	subs	r3, #30
 80018da:	2207      	movs	r2, #7
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4019      	ands	r1, r3
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	6898      	ldr	r0, [r3, #8]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	4413      	add	r3, r2
 80018f2:	3b1e      	subs	r3, #30
 80018f4:	fa00 f203 	lsl.w	r2, r0, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	430a      	orrs	r2, r1
 80018fe:	60da      	str	r2, [r3, #12]
 8001900:	e019      	b.n	8001936 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6919      	ldr	r1, [r3, #16]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	2207      	movs	r2, #7
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	4019      	ands	r1, r3
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	6898      	ldr	r0, [r3, #8]
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	fa00 f203 	lsl.w	r2, r0, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	430a      	orrs	r2, r1
 8001934:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b10      	cmp	r3, #16
 800193c:	d003      	beq.n	8001946 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001942:	2b11      	cmp	r3, #17
 8001944:	d132      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a1d      	ldr	r2, [pc, #116]	; (80019c0 <HAL_ADC_ConfigChannel+0x1e4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d125      	bne.n	800199c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d126      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800196c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b10      	cmp	r3, #16
 8001974:	d11a      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001976:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a13      	ldr	r2, [pc, #76]	; (80019c8 <HAL_ADC_ConfigChannel+0x1ec>)
 800197c:	fba2 2303 	umull	r2, r3, r2, r3
 8001980:	0c9a      	lsrs	r2, r3, #18
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800198c:	e002      	b.n	8001994 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	3b01      	subs	r3, #1
 8001992:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f9      	bne.n	800198e <HAL_ADC_ConfigChannel+0x1b2>
 800199a:	e007      	b.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a0:	f043 0220 	orr.w	r2, r3, #32
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	40012400 	.word	0x40012400
 80019c4:	20000000 	.word	0x20000000
 80019c8:	431bde83 	.word	0x431bde83

080019cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d039      	beq.n	8001a5e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f042 0201 	orr.w	r2, r2, #1
 80019f8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019fa:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <ADC_Enable+0x9c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1b      	ldr	r2, [pc, #108]	; (8001a6c <ADC_Enable+0xa0>)
 8001a00:	fba2 2303 	umull	r2, r3, r2, r3
 8001a04:	0c9b      	lsrs	r3, r3, #18
 8001a06:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a08:	e002      	b.n	8001a10 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1f9      	bne.n	8001a0a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a16:	f7ff fccf 	bl	80013b8 <HAL_GetTick>
 8001a1a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a1c:	e018      	b.n	8001a50 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a1e:	f7ff fccb 	bl	80013b8 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d911      	bls.n	8001a50 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a30:	f043 0210 	orr.w	r2, r3, #16
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a3c:	f043 0201 	orr.w	r2, r3, #1
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e007      	b.n	8001a60 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d1df      	bne.n	8001a1e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	431bde83 	.word	0x431bde83

08001a70 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d127      	bne.n	8001ada <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0201 	bic.w	r2, r2, #1
 8001a98:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a9a:	f7ff fc8d 	bl	80013b8 <HAL_GetTick>
 8001a9e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001aa0:	e014      	b.n	8001acc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001aa2:	f7ff fc89 	bl	80013b8 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d90d      	bls.n	8001acc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab4:	f043 0210 	orr.w	r2, r3, #16
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	f043 0201 	orr.w	r2, r3, #1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e007      	b.n	8001adc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d0e3      	beq.n	8001aa2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d127      	bne.n	8001b4e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b02:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001b14:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001b18:	d115      	bne.n	8001b46 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d111      	bne.n	8001b46 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d105      	bne.n	8001b46 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	f043 0201 	orr.w	r2, r3, #1
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f7ff fe2c 	bl	80017a4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001b4c:	e004      	b.n	8001b58 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f7ff fe21 	bl	80017b6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b88:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9a:	f043 0204 	orr.w	r2, r3, #4
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f7ff fe10 	bl	80017c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bcc:	4013      	ands	r3, r2
 8001bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001be2:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	60d3      	str	r3, [r2, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <__NVIC_GetPriorityGrouping+0x18>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	f003 0307 	and.w	r3, r3, #7
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	db0b      	blt.n	8001c3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	f003 021f 	and.w	r2, r3, #31
 8001c2c:	4906      	ldr	r1, [pc, #24]	; (8001c48 <__NVIC_EnableIRQ+0x34>)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	095b      	lsrs	r3, r3, #5
 8001c34:	2001      	movs	r0, #1
 8001c36:	fa00 f202 	lsl.w	r2, r0, r2
 8001c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	e000e100 	.word	0xe000e100

08001c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	db0a      	blt.n	8001c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	490c      	ldr	r1, [pc, #48]	; (8001c98 <__NVIC_SetPriority+0x4c>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c74:	e00a      	b.n	8001c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4908      	ldr	r1, [pc, #32]	; (8001c9c <__NVIC_SetPriority+0x50>)
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	3b04      	subs	r3, #4
 8001c84:	0112      	lsls	r2, r2, #4
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	440b      	add	r3, r1
 8001c8a:	761a      	strb	r2, [r3, #24]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	e000e100 	.word	0xe000e100
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	; 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	bf28      	it	cs
 8001cbe:	2304      	movcs	r3, #4
 8001cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d902      	bls.n	8001cd0 <NVIC_EncodePriority+0x30>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3b03      	subs	r3, #3
 8001cce:	e000      	b.n	8001cd2 <NVIC_EncodePriority+0x32>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	4313      	orrs	r3, r2
         );
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3724      	adds	r7, #36	; 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f7ff ff90 	bl	8001c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff2d 	bl	8001bb0 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff42 	bl	8001bf8 <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff90 	bl	8001ca0 <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5f 	bl	8001c4c <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff35 	bl	8001c14 <__NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ffa2 	bl	8001d04 <SysTick_Config>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e059      	b.n	8001e96 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	461a      	mov	r2, r3
 8001de8:	4b2d      	ldr	r3, [pc, #180]	; (8001ea0 <HAL_DMA_Init+0xd4>)
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d80f      	bhi.n	8001e0e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	4b2b      	ldr	r3, [pc, #172]	; (8001ea4 <HAL_DMA_Init+0xd8>)
 8001df6:	4413      	add	r3, r2
 8001df8:	4a2b      	ldr	r2, [pc, #172]	; (8001ea8 <HAL_DMA_Init+0xdc>)
 8001dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfe:	091b      	lsrs	r3, r3, #4
 8001e00:	009a      	lsls	r2, r3, #2
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a28      	ldr	r2, [pc, #160]	; (8001eac <HAL_DMA_Init+0xe0>)
 8001e0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e0c:	e00e      	b.n	8001e2c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	4b26      	ldr	r3, [pc, #152]	; (8001eb0 <HAL_DMA_Init+0xe4>)
 8001e16:	4413      	add	r3, r2
 8001e18:	4a23      	ldr	r2, [pc, #140]	; (8001ea8 <HAL_DMA_Init+0xdc>)
 8001e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	009a      	lsls	r2, r3, #2
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a22      	ldr	r2, [pc, #136]	; (8001eb4 <HAL_DMA_Init+0xe8>)
 8001e2a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2202      	movs	r2, #2
 8001e30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001e42:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001e46:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	40020407 	.word	0x40020407
 8001ea4:	bffdfff8 	.word	0xbffdfff8
 8001ea8:	cccccccd 	.word	0xcccccccd
 8001eac:	40020000 	.word	0x40020000
 8001eb0:	bffdfbf8 	.word	0xbffdfbf8
 8001eb4:	40020400 	.word	0x40020400

08001eb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
 8001ec4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_DMA_Start_IT+0x20>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e04a      	b.n	8001f6e <HAL_DMA_Start_IT+0xb6>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d13a      	bne.n	8001f60 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2202      	movs	r2, #2
 8001eee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0201 	bic.w	r2, r2, #1
 8001f06:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	68b9      	ldr	r1, [r7, #8]
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f000 fb76 	bl	8002600 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d008      	beq.n	8001f2e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f042 020e 	orr.w	r2, r2, #14
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	e00f      	b.n	8001f4e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0204 	bic.w	r2, r2, #4
 8001f3c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f042 020a 	orr.w	r2, r2, #10
 8001f4c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f042 0201 	orr.w	r2, r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	e005      	b.n	8001f6c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d005      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2204      	movs	r2, #4
 8001f92:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
 8001f98:	e0d6      	b.n	8002148 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 020e 	bic.w	r2, r2, #14
 8001fa8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0201 	bic.w	r2, r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	4b64      	ldr	r3, [pc, #400]	; (8002154 <HAL_DMA_Abort_IT+0x1dc>)
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d958      	bls.n	8002078 <HAL_DMA_Abort_IT+0x100>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a63      	ldr	r2, [pc, #396]	; (8002158 <HAL_DMA_Abort_IT+0x1e0>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d04f      	beq.n	8002070 <HAL_DMA_Abort_IT+0xf8>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a61      	ldr	r2, [pc, #388]	; (800215c <HAL_DMA_Abort_IT+0x1e4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d048      	beq.n	800206c <HAL_DMA_Abort_IT+0xf4>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a60      	ldr	r2, [pc, #384]	; (8002160 <HAL_DMA_Abort_IT+0x1e8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d040      	beq.n	8002066 <HAL_DMA_Abort_IT+0xee>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a5e      	ldr	r2, [pc, #376]	; (8002164 <HAL_DMA_Abort_IT+0x1ec>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d038      	beq.n	8002060 <HAL_DMA_Abort_IT+0xe8>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a5d      	ldr	r2, [pc, #372]	; (8002168 <HAL_DMA_Abort_IT+0x1f0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d030      	beq.n	800205a <HAL_DMA_Abort_IT+0xe2>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a5b      	ldr	r2, [pc, #364]	; (800216c <HAL_DMA_Abort_IT+0x1f4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d028      	beq.n	8002054 <HAL_DMA_Abort_IT+0xdc>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a53      	ldr	r2, [pc, #332]	; (8002154 <HAL_DMA_Abort_IT+0x1dc>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d020      	beq.n	800204e <HAL_DMA_Abort_IT+0xd6>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a57      	ldr	r2, [pc, #348]	; (8002170 <HAL_DMA_Abort_IT+0x1f8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d019      	beq.n	800204a <HAL_DMA_Abort_IT+0xd2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a56      	ldr	r2, [pc, #344]	; (8002174 <HAL_DMA_Abort_IT+0x1fc>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d012      	beq.n	8002046 <HAL_DMA_Abort_IT+0xce>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a54      	ldr	r2, [pc, #336]	; (8002178 <HAL_DMA_Abort_IT+0x200>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00a      	beq.n	8002040 <HAL_DMA_Abort_IT+0xc8>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a53      	ldr	r2, [pc, #332]	; (800217c <HAL_DMA_Abort_IT+0x204>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d102      	bne.n	800203a <HAL_DMA_Abort_IT+0xc2>
 8002034:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002038:	e01b      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 800203a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800203e:	e018      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 8002040:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002044:	e015      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 8002046:	2310      	movs	r3, #16
 8002048:	e013      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 800204a:	2301      	movs	r3, #1
 800204c:	e011      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 800204e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002052:	e00e      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 8002054:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002058:	e00b      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 800205a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800205e:	e008      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 8002060:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002064:	e005      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 8002066:	f44f 7380 	mov.w	r3, #256	; 0x100
 800206a:	e002      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 800206c:	2310      	movs	r3, #16
 800206e:	e000      	b.n	8002072 <HAL_DMA_Abort_IT+0xfa>
 8002070:	2301      	movs	r3, #1
 8002072:	4a43      	ldr	r2, [pc, #268]	; (8002180 <HAL_DMA_Abort_IT+0x208>)
 8002074:	6053      	str	r3, [r2, #4]
 8002076:	e057      	b.n	8002128 <HAL_DMA_Abort_IT+0x1b0>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a36      	ldr	r2, [pc, #216]	; (8002158 <HAL_DMA_Abort_IT+0x1e0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d04f      	beq.n	8002122 <HAL_DMA_Abort_IT+0x1aa>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a35      	ldr	r2, [pc, #212]	; (800215c <HAL_DMA_Abort_IT+0x1e4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d048      	beq.n	800211e <HAL_DMA_Abort_IT+0x1a6>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a33      	ldr	r2, [pc, #204]	; (8002160 <HAL_DMA_Abort_IT+0x1e8>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d040      	beq.n	8002118 <HAL_DMA_Abort_IT+0x1a0>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a32      	ldr	r2, [pc, #200]	; (8002164 <HAL_DMA_Abort_IT+0x1ec>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d038      	beq.n	8002112 <HAL_DMA_Abort_IT+0x19a>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a30      	ldr	r2, [pc, #192]	; (8002168 <HAL_DMA_Abort_IT+0x1f0>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d030      	beq.n	800210c <HAL_DMA_Abort_IT+0x194>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a2f      	ldr	r2, [pc, #188]	; (800216c <HAL_DMA_Abort_IT+0x1f4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d028      	beq.n	8002106 <HAL_DMA_Abort_IT+0x18e>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a26      	ldr	r2, [pc, #152]	; (8002154 <HAL_DMA_Abort_IT+0x1dc>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d020      	beq.n	8002100 <HAL_DMA_Abort_IT+0x188>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a2b      	ldr	r2, [pc, #172]	; (8002170 <HAL_DMA_Abort_IT+0x1f8>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d019      	beq.n	80020fc <HAL_DMA_Abort_IT+0x184>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a29      	ldr	r2, [pc, #164]	; (8002174 <HAL_DMA_Abort_IT+0x1fc>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d012      	beq.n	80020f8 <HAL_DMA_Abort_IT+0x180>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a28      	ldr	r2, [pc, #160]	; (8002178 <HAL_DMA_Abort_IT+0x200>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d00a      	beq.n	80020f2 <HAL_DMA_Abort_IT+0x17a>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a26      	ldr	r2, [pc, #152]	; (800217c <HAL_DMA_Abort_IT+0x204>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d102      	bne.n	80020ec <HAL_DMA_Abort_IT+0x174>
 80020e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ea:	e01b      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 80020ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020f0:	e018      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 80020f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020f6:	e015      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 80020f8:	2310      	movs	r3, #16
 80020fa:	e013      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 80020fc:	2301      	movs	r3, #1
 80020fe:	e011      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 8002100:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002104:	e00e      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 8002106:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800210a:	e00b      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 800210c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002110:	e008      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 8002112:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002116:	e005      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 8002118:	f44f 7380 	mov.w	r3, #256	; 0x100
 800211c:	e002      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 800211e:	2310      	movs	r3, #16
 8002120:	e000      	b.n	8002124 <HAL_DMA_Abort_IT+0x1ac>
 8002122:	2301      	movs	r3, #1
 8002124:	4a17      	ldr	r2, [pc, #92]	; (8002184 <HAL_DMA_Abort_IT+0x20c>)
 8002126:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	4798      	blx	r3
    } 
  }
  return status;
 8002148:	7bfb      	ldrb	r3, [r7, #15]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40020080 	.word	0x40020080
 8002158:	40020008 	.word	0x40020008
 800215c:	4002001c 	.word	0x4002001c
 8002160:	40020030 	.word	0x40020030
 8002164:	40020044 	.word	0x40020044
 8002168:	40020058 	.word	0x40020058
 800216c:	4002006c 	.word	0x4002006c
 8002170:	40020408 	.word	0x40020408
 8002174:	4002041c 	.word	0x4002041c
 8002178:	40020430 	.word	0x40020430
 800217c:	40020444 	.word	0x40020444
 8002180:	40020400 	.word	0x40020400
 8002184:	40020000 	.word	0x40020000

08002188 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	2204      	movs	r2, #4
 80021a6:	409a      	lsls	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 80d6 	beq.w	800235e <HAL_DMA_IRQHandler+0x1d6>
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80d0 	beq.w	800235e <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0320 	and.w	r3, r3, #32
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d107      	bne.n	80021dc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0204 	bic.w	r2, r2, #4
 80021da:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	461a      	mov	r2, r3
 80021e2:	4b9b      	ldr	r3, [pc, #620]	; (8002450 <HAL_DMA_IRQHandler+0x2c8>)
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d958      	bls.n	800229a <HAL_DMA_IRQHandler+0x112>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a99      	ldr	r2, [pc, #612]	; (8002454 <HAL_DMA_IRQHandler+0x2cc>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d04f      	beq.n	8002292 <HAL_DMA_IRQHandler+0x10a>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a98      	ldr	r2, [pc, #608]	; (8002458 <HAL_DMA_IRQHandler+0x2d0>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d048      	beq.n	800228e <HAL_DMA_IRQHandler+0x106>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a96      	ldr	r2, [pc, #600]	; (800245c <HAL_DMA_IRQHandler+0x2d4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d040      	beq.n	8002288 <HAL_DMA_IRQHandler+0x100>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a95      	ldr	r2, [pc, #596]	; (8002460 <HAL_DMA_IRQHandler+0x2d8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d038      	beq.n	8002282 <HAL_DMA_IRQHandler+0xfa>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a93      	ldr	r2, [pc, #588]	; (8002464 <HAL_DMA_IRQHandler+0x2dc>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d030      	beq.n	800227c <HAL_DMA_IRQHandler+0xf4>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a92      	ldr	r2, [pc, #584]	; (8002468 <HAL_DMA_IRQHandler+0x2e0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d028      	beq.n	8002276 <HAL_DMA_IRQHandler+0xee>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a89      	ldr	r2, [pc, #548]	; (8002450 <HAL_DMA_IRQHandler+0x2c8>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d020      	beq.n	8002270 <HAL_DMA_IRQHandler+0xe8>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a8e      	ldr	r2, [pc, #568]	; (800246c <HAL_DMA_IRQHandler+0x2e4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d019      	beq.n	800226c <HAL_DMA_IRQHandler+0xe4>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a8c      	ldr	r2, [pc, #560]	; (8002470 <HAL_DMA_IRQHandler+0x2e8>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d012      	beq.n	8002268 <HAL_DMA_IRQHandler+0xe0>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a8b      	ldr	r2, [pc, #556]	; (8002474 <HAL_DMA_IRQHandler+0x2ec>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d00a      	beq.n	8002262 <HAL_DMA_IRQHandler+0xda>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a89      	ldr	r2, [pc, #548]	; (8002478 <HAL_DMA_IRQHandler+0x2f0>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d102      	bne.n	800225c <HAL_DMA_IRQHandler+0xd4>
 8002256:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800225a:	e01b      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 800225c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002260:	e018      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002262:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002266:	e015      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002268:	2340      	movs	r3, #64	; 0x40
 800226a:	e013      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 800226c:	2304      	movs	r3, #4
 800226e:	e011      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002270:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002274:	e00e      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002276:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800227a:	e00b      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 800227c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002280:	e008      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002282:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002286:	e005      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800228c:	e002      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 800228e:	2340      	movs	r3, #64	; 0x40
 8002290:	e000      	b.n	8002294 <HAL_DMA_IRQHandler+0x10c>
 8002292:	2304      	movs	r3, #4
 8002294:	4a79      	ldr	r2, [pc, #484]	; (800247c <HAL_DMA_IRQHandler+0x2f4>)
 8002296:	6053      	str	r3, [r2, #4]
 8002298:	e057      	b.n	800234a <HAL_DMA_IRQHandler+0x1c2>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a6d      	ldr	r2, [pc, #436]	; (8002454 <HAL_DMA_IRQHandler+0x2cc>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d04f      	beq.n	8002344 <HAL_DMA_IRQHandler+0x1bc>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a6b      	ldr	r2, [pc, #428]	; (8002458 <HAL_DMA_IRQHandler+0x2d0>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d048      	beq.n	8002340 <HAL_DMA_IRQHandler+0x1b8>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a6a      	ldr	r2, [pc, #424]	; (800245c <HAL_DMA_IRQHandler+0x2d4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d040      	beq.n	800233a <HAL_DMA_IRQHandler+0x1b2>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a68      	ldr	r2, [pc, #416]	; (8002460 <HAL_DMA_IRQHandler+0x2d8>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d038      	beq.n	8002334 <HAL_DMA_IRQHandler+0x1ac>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a67      	ldr	r2, [pc, #412]	; (8002464 <HAL_DMA_IRQHandler+0x2dc>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d030      	beq.n	800232e <HAL_DMA_IRQHandler+0x1a6>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a65      	ldr	r2, [pc, #404]	; (8002468 <HAL_DMA_IRQHandler+0x2e0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d028      	beq.n	8002328 <HAL_DMA_IRQHandler+0x1a0>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a5d      	ldr	r2, [pc, #372]	; (8002450 <HAL_DMA_IRQHandler+0x2c8>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d020      	beq.n	8002322 <HAL_DMA_IRQHandler+0x19a>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a61      	ldr	r2, [pc, #388]	; (800246c <HAL_DMA_IRQHandler+0x2e4>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d019      	beq.n	800231e <HAL_DMA_IRQHandler+0x196>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a60      	ldr	r2, [pc, #384]	; (8002470 <HAL_DMA_IRQHandler+0x2e8>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d012      	beq.n	800231a <HAL_DMA_IRQHandler+0x192>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a5e      	ldr	r2, [pc, #376]	; (8002474 <HAL_DMA_IRQHandler+0x2ec>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d00a      	beq.n	8002314 <HAL_DMA_IRQHandler+0x18c>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a5d      	ldr	r2, [pc, #372]	; (8002478 <HAL_DMA_IRQHandler+0x2f0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d102      	bne.n	800230e <HAL_DMA_IRQHandler+0x186>
 8002308:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800230c:	e01b      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 800230e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002312:	e018      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 8002314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002318:	e015      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 800231a:	2340      	movs	r3, #64	; 0x40
 800231c:	e013      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 800231e:	2304      	movs	r3, #4
 8002320:	e011      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 8002322:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002326:	e00e      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 8002328:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800232c:	e00b      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 800232e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002332:	e008      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 8002334:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002338:	e005      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 800233a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800233e:	e002      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 8002340:	2340      	movs	r3, #64	; 0x40
 8002342:	e000      	b.n	8002346 <HAL_DMA_IRQHandler+0x1be>
 8002344:	2304      	movs	r3, #4
 8002346:	4a4e      	ldr	r2, [pc, #312]	; (8002480 <HAL_DMA_IRQHandler+0x2f8>)
 8002348:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234e:	2b00      	cmp	r3, #0
 8002350:	f000 8136 	beq.w	80025c0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800235c:	e130      	b.n	80025c0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	2202      	movs	r2, #2
 8002364:	409a      	lsls	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4013      	ands	r3, r2
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 80f8 	beq.w	8002560 <HAL_DMA_IRQHandler+0x3d8>
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 80f2 	beq.w	8002560 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0320 	and.w	r3, r3, #32
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10b      	bne.n	80023a2 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 020a 	bic.w	r2, r2, #10
 8002398:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2201      	movs	r2, #1
 800239e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	4b29      	ldr	r3, [pc, #164]	; (8002450 <HAL_DMA_IRQHandler+0x2c8>)
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d973      	bls.n	8002496 <HAL_DMA_IRQHandler+0x30e>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a28      	ldr	r2, [pc, #160]	; (8002454 <HAL_DMA_IRQHandler+0x2cc>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d06a      	beq.n	800248e <HAL_DMA_IRQHandler+0x306>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a26      	ldr	r2, [pc, #152]	; (8002458 <HAL_DMA_IRQHandler+0x2d0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d063      	beq.n	800248a <HAL_DMA_IRQHandler+0x302>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a25      	ldr	r2, [pc, #148]	; (800245c <HAL_DMA_IRQHandler+0x2d4>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d05b      	beq.n	8002484 <HAL_DMA_IRQHandler+0x2fc>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a23      	ldr	r2, [pc, #140]	; (8002460 <HAL_DMA_IRQHandler+0x2d8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d038      	beq.n	8002448 <HAL_DMA_IRQHandler+0x2c0>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a22      	ldr	r2, [pc, #136]	; (8002464 <HAL_DMA_IRQHandler+0x2dc>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d030      	beq.n	8002442 <HAL_DMA_IRQHandler+0x2ba>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a20      	ldr	r2, [pc, #128]	; (8002468 <HAL_DMA_IRQHandler+0x2e0>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d028      	beq.n	800243c <HAL_DMA_IRQHandler+0x2b4>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a18      	ldr	r2, [pc, #96]	; (8002450 <HAL_DMA_IRQHandler+0x2c8>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d020      	beq.n	8002436 <HAL_DMA_IRQHandler+0x2ae>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a1c      	ldr	r2, [pc, #112]	; (800246c <HAL_DMA_IRQHandler+0x2e4>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d019      	beq.n	8002432 <HAL_DMA_IRQHandler+0x2aa>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a1b      	ldr	r2, [pc, #108]	; (8002470 <HAL_DMA_IRQHandler+0x2e8>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d012      	beq.n	800242e <HAL_DMA_IRQHandler+0x2a6>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a19      	ldr	r2, [pc, #100]	; (8002474 <HAL_DMA_IRQHandler+0x2ec>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00a      	beq.n	8002428 <HAL_DMA_IRQHandler+0x2a0>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a18      	ldr	r2, [pc, #96]	; (8002478 <HAL_DMA_IRQHandler+0x2f0>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d102      	bne.n	8002422 <HAL_DMA_IRQHandler+0x29a>
 800241c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002420:	e036      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 8002422:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002426:	e033      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 8002428:	f44f 7300 	mov.w	r3, #512	; 0x200
 800242c:	e030      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 800242e:	2320      	movs	r3, #32
 8002430:	e02e      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 8002432:	2302      	movs	r3, #2
 8002434:	e02c      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 8002436:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800243a:	e029      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 800243c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002440:	e026      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 8002442:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002446:	e023      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 8002448:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800244c:	e020      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 800244e:	bf00      	nop
 8002450:	40020080 	.word	0x40020080
 8002454:	40020008 	.word	0x40020008
 8002458:	4002001c 	.word	0x4002001c
 800245c:	40020030 	.word	0x40020030
 8002460:	40020044 	.word	0x40020044
 8002464:	40020058 	.word	0x40020058
 8002468:	4002006c 	.word	0x4002006c
 800246c:	40020408 	.word	0x40020408
 8002470:	4002041c 	.word	0x4002041c
 8002474:	40020430 	.word	0x40020430
 8002478:	40020444 	.word	0x40020444
 800247c:	40020400 	.word	0x40020400
 8002480:	40020000 	.word	0x40020000
 8002484:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002488:	e002      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 800248a:	2320      	movs	r3, #32
 800248c:	e000      	b.n	8002490 <HAL_DMA_IRQHandler+0x308>
 800248e:	2302      	movs	r3, #2
 8002490:	4a4e      	ldr	r2, [pc, #312]	; (80025cc <HAL_DMA_IRQHandler+0x444>)
 8002492:	6053      	str	r3, [r2, #4]
 8002494:	e057      	b.n	8002546 <HAL_DMA_IRQHandler+0x3be>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a4d      	ldr	r2, [pc, #308]	; (80025d0 <HAL_DMA_IRQHandler+0x448>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d04f      	beq.n	8002540 <HAL_DMA_IRQHandler+0x3b8>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a4b      	ldr	r2, [pc, #300]	; (80025d4 <HAL_DMA_IRQHandler+0x44c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d048      	beq.n	800253c <HAL_DMA_IRQHandler+0x3b4>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a4a      	ldr	r2, [pc, #296]	; (80025d8 <HAL_DMA_IRQHandler+0x450>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d040      	beq.n	8002536 <HAL_DMA_IRQHandler+0x3ae>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a48      	ldr	r2, [pc, #288]	; (80025dc <HAL_DMA_IRQHandler+0x454>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d038      	beq.n	8002530 <HAL_DMA_IRQHandler+0x3a8>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a47      	ldr	r2, [pc, #284]	; (80025e0 <HAL_DMA_IRQHandler+0x458>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d030      	beq.n	800252a <HAL_DMA_IRQHandler+0x3a2>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a45      	ldr	r2, [pc, #276]	; (80025e4 <HAL_DMA_IRQHandler+0x45c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d028      	beq.n	8002524 <HAL_DMA_IRQHandler+0x39c>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a44      	ldr	r2, [pc, #272]	; (80025e8 <HAL_DMA_IRQHandler+0x460>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d020      	beq.n	800251e <HAL_DMA_IRQHandler+0x396>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a42      	ldr	r2, [pc, #264]	; (80025ec <HAL_DMA_IRQHandler+0x464>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d019      	beq.n	800251a <HAL_DMA_IRQHandler+0x392>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a41      	ldr	r2, [pc, #260]	; (80025f0 <HAL_DMA_IRQHandler+0x468>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d012      	beq.n	8002516 <HAL_DMA_IRQHandler+0x38e>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a3f      	ldr	r2, [pc, #252]	; (80025f4 <HAL_DMA_IRQHandler+0x46c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00a      	beq.n	8002510 <HAL_DMA_IRQHandler+0x388>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a3e      	ldr	r2, [pc, #248]	; (80025f8 <HAL_DMA_IRQHandler+0x470>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d102      	bne.n	800250a <HAL_DMA_IRQHandler+0x382>
 8002504:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002508:	e01b      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 800250a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800250e:	e018      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 8002510:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002514:	e015      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 8002516:	2320      	movs	r3, #32
 8002518:	e013      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 800251a:	2302      	movs	r3, #2
 800251c:	e011      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 800251e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002522:	e00e      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 8002524:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002528:	e00b      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 800252a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800252e:	e008      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 8002530:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002534:	e005      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 8002536:	f44f 7300 	mov.w	r3, #512	; 0x200
 800253a:	e002      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 800253c:	2320      	movs	r3, #32
 800253e:	e000      	b.n	8002542 <HAL_DMA_IRQHandler+0x3ba>
 8002540:	2302      	movs	r3, #2
 8002542:	4a2e      	ldr	r2, [pc, #184]	; (80025fc <HAL_DMA_IRQHandler+0x474>)
 8002544:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	2b00      	cmp	r3, #0
 8002554:	d034      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800255e:	e02f      	b.n	80025c0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	2208      	movs	r2, #8
 8002566:	409a      	lsls	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4013      	ands	r3, r2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d028      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x43a>
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	2b00      	cmp	r3, #0
 8002578:	d023      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 020e 	bic.w	r2, r2, #14
 8002588:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002592:	2101      	movs	r1, #1
 8002594:	fa01 f202 	lsl.w	r2, r1, r2
 8002598:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d004      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	4798      	blx	r3
    }
  }
  return;
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
}
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40020008 	.word	0x40020008
 80025d4:	4002001c 	.word	0x4002001c
 80025d8:	40020030 	.word	0x40020030
 80025dc:	40020044 	.word	0x40020044
 80025e0:	40020058 	.word	0x40020058
 80025e4:	4002006c 	.word	0x4002006c
 80025e8:	40020080 	.word	0x40020080
 80025ec:	40020408 	.word	0x40020408
 80025f0:	4002041c 	.word	0x4002041c
 80025f4:	40020430 	.word	0x40020430
 80025f8:	40020444 	.word	0x40020444
 80025fc:	40020000 	.word	0x40020000

08002600 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002616:	2101      	movs	r1, #1
 8002618:	fa01 f202 	lsl.w	r2, r1, r2
 800261c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b10      	cmp	r3, #16
 800262c:	d108      	bne.n	8002640 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800263e:	e007      	b.n	8002650 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68ba      	ldr	r2, [r7, #8]
 8002646:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	60da      	str	r2, [r3, #12]
}
 8002650:	bf00      	nop
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
	...

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b08b      	sub	sp, #44	; 0x2c
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002666:	2300      	movs	r3, #0
 8002668:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800266a:	2300      	movs	r3, #0
 800266c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800266e:	e179      	b.n	8002964 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002670:	2201      	movs	r2, #1
 8002672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	4013      	ands	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	429a      	cmp	r2, r3
 800268a:	f040 8168 	bne.w	800295e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4aa0      	ldr	r2, [pc, #640]	; (8002914 <HAL_GPIO_Init+0x2b8>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d05e      	beq.n	8002756 <HAL_GPIO_Init+0xfa>
 8002698:	4a9e      	ldr	r2, [pc, #632]	; (8002914 <HAL_GPIO_Init+0x2b8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d875      	bhi.n	800278a <HAL_GPIO_Init+0x12e>
 800269e:	4a9e      	ldr	r2, [pc, #632]	; (8002918 <HAL_GPIO_Init+0x2bc>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d058      	beq.n	8002756 <HAL_GPIO_Init+0xfa>
 80026a4:	4a9c      	ldr	r2, [pc, #624]	; (8002918 <HAL_GPIO_Init+0x2bc>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d86f      	bhi.n	800278a <HAL_GPIO_Init+0x12e>
 80026aa:	4a9c      	ldr	r2, [pc, #624]	; (800291c <HAL_GPIO_Init+0x2c0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d052      	beq.n	8002756 <HAL_GPIO_Init+0xfa>
 80026b0:	4a9a      	ldr	r2, [pc, #616]	; (800291c <HAL_GPIO_Init+0x2c0>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d869      	bhi.n	800278a <HAL_GPIO_Init+0x12e>
 80026b6:	4a9a      	ldr	r2, [pc, #616]	; (8002920 <HAL_GPIO_Init+0x2c4>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d04c      	beq.n	8002756 <HAL_GPIO_Init+0xfa>
 80026bc:	4a98      	ldr	r2, [pc, #608]	; (8002920 <HAL_GPIO_Init+0x2c4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d863      	bhi.n	800278a <HAL_GPIO_Init+0x12e>
 80026c2:	4a98      	ldr	r2, [pc, #608]	; (8002924 <HAL_GPIO_Init+0x2c8>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d046      	beq.n	8002756 <HAL_GPIO_Init+0xfa>
 80026c8:	4a96      	ldr	r2, [pc, #600]	; (8002924 <HAL_GPIO_Init+0x2c8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d85d      	bhi.n	800278a <HAL_GPIO_Init+0x12e>
 80026ce:	2b12      	cmp	r3, #18
 80026d0:	d82a      	bhi.n	8002728 <HAL_GPIO_Init+0xcc>
 80026d2:	2b12      	cmp	r3, #18
 80026d4:	d859      	bhi.n	800278a <HAL_GPIO_Init+0x12e>
 80026d6:	a201      	add	r2, pc, #4	; (adr r2, 80026dc <HAL_GPIO_Init+0x80>)
 80026d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026dc:	08002757 	.word	0x08002757
 80026e0:	08002731 	.word	0x08002731
 80026e4:	08002743 	.word	0x08002743
 80026e8:	08002785 	.word	0x08002785
 80026ec:	0800278b 	.word	0x0800278b
 80026f0:	0800278b 	.word	0x0800278b
 80026f4:	0800278b 	.word	0x0800278b
 80026f8:	0800278b 	.word	0x0800278b
 80026fc:	0800278b 	.word	0x0800278b
 8002700:	0800278b 	.word	0x0800278b
 8002704:	0800278b 	.word	0x0800278b
 8002708:	0800278b 	.word	0x0800278b
 800270c:	0800278b 	.word	0x0800278b
 8002710:	0800278b 	.word	0x0800278b
 8002714:	0800278b 	.word	0x0800278b
 8002718:	0800278b 	.word	0x0800278b
 800271c:	0800278b 	.word	0x0800278b
 8002720:	08002739 	.word	0x08002739
 8002724:	0800274d 	.word	0x0800274d
 8002728:	4a7f      	ldr	r2, [pc, #508]	; (8002928 <HAL_GPIO_Init+0x2cc>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d013      	beq.n	8002756 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800272e:	e02c      	b.n	800278a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	623b      	str	r3, [r7, #32]
          break;
 8002736:	e029      	b.n	800278c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	3304      	adds	r3, #4
 800273e:	623b      	str	r3, [r7, #32]
          break;
 8002740:	e024      	b.n	800278c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	3308      	adds	r3, #8
 8002748:	623b      	str	r3, [r7, #32]
          break;
 800274a:	e01f      	b.n	800278c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	330c      	adds	r3, #12
 8002752:	623b      	str	r3, [r7, #32]
          break;
 8002754:	e01a      	b.n	800278c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d102      	bne.n	8002764 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800275e:	2304      	movs	r3, #4
 8002760:	623b      	str	r3, [r7, #32]
          break;
 8002762:	e013      	b.n	800278c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d105      	bne.n	8002778 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800276c:	2308      	movs	r3, #8
 800276e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	611a      	str	r2, [r3, #16]
          break;
 8002776:	e009      	b.n	800278c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002778:	2308      	movs	r3, #8
 800277a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69fa      	ldr	r2, [r7, #28]
 8002780:	615a      	str	r2, [r3, #20]
          break;
 8002782:	e003      	b.n	800278c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002784:	2300      	movs	r3, #0
 8002786:	623b      	str	r3, [r7, #32]
          break;
 8002788:	e000      	b.n	800278c <HAL_GPIO_Init+0x130>
          break;
 800278a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	2bff      	cmp	r3, #255	; 0xff
 8002790:	d801      	bhi.n	8002796 <HAL_GPIO_Init+0x13a>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	e001      	b.n	800279a <HAL_GPIO_Init+0x13e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3304      	adds	r3, #4
 800279a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	2bff      	cmp	r3, #255	; 0xff
 80027a0:	d802      	bhi.n	80027a8 <HAL_GPIO_Init+0x14c>
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	e002      	b.n	80027ae <HAL_GPIO_Init+0x152>
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	3b08      	subs	r3, #8
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	210f      	movs	r1, #15
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	fa01 f303 	lsl.w	r3, r1, r3
 80027bc:	43db      	mvns	r3, r3
 80027be:	401a      	ands	r2, r3
 80027c0:	6a39      	ldr	r1, [r7, #32]
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	fa01 f303 	lsl.w	r3, r1, r3
 80027c8:	431a      	orrs	r2, r3
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f000 80c1 	beq.w	800295e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027dc:	4b53      	ldr	r3, [pc, #332]	; (800292c <HAL_GPIO_Init+0x2d0>)
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	4a52      	ldr	r2, [pc, #328]	; (800292c <HAL_GPIO_Init+0x2d0>)
 80027e2:	f043 0301 	orr.w	r3, r3, #1
 80027e6:	6193      	str	r3, [r2, #24]
 80027e8:	4b50      	ldr	r3, [pc, #320]	; (800292c <HAL_GPIO_Init+0x2d0>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027f4:	4a4e      	ldr	r2, [pc, #312]	; (8002930 <HAL_GPIO_Init+0x2d4>)
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	089b      	lsrs	r3, r3, #2
 80027fa:	3302      	adds	r3, #2
 80027fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002800:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	f003 0303 	and.w	r3, r3, #3
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	220f      	movs	r2, #15
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4013      	ands	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a46      	ldr	r2, [pc, #280]	; (8002934 <HAL_GPIO_Init+0x2d8>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d01f      	beq.n	8002860 <HAL_GPIO_Init+0x204>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a45      	ldr	r2, [pc, #276]	; (8002938 <HAL_GPIO_Init+0x2dc>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d019      	beq.n	800285c <HAL_GPIO_Init+0x200>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a44      	ldr	r2, [pc, #272]	; (800293c <HAL_GPIO_Init+0x2e0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d013      	beq.n	8002858 <HAL_GPIO_Init+0x1fc>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a43      	ldr	r2, [pc, #268]	; (8002940 <HAL_GPIO_Init+0x2e4>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d00d      	beq.n	8002854 <HAL_GPIO_Init+0x1f8>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a42      	ldr	r2, [pc, #264]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d007      	beq.n	8002850 <HAL_GPIO_Init+0x1f4>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a41      	ldr	r2, [pc, #260]	; (8002948 <HAL_GPIO_Init+0x2ec>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d101      	bne.n	800284c <HAL_GPIO_Init+0x1f0>
 8002848:	2305      	movs	r3, #5
 800284a:	e00a      	b.n	8002862 <HAL_GPIO_Init+0x206>
 800284c:	2306      	movs	r3, #6
 800284e:	e008      	b.n	8002862 <HAL_GPIO_Init+0x206>
 8002850:	2304      	movs	r3, #4
 8002852:	e006      	b.n	8002862 <HAL_GPIO_Init+0x206>
 8002854:	2303      	movs	r3, #3
 8002856:	e004      	b.n	8002862 <HAL_GPIO_Init+0x206>
 8002858:	2302      	movs	r3, #2
 800285a:	e002      	b.n	8002862 <HAL_GPIO_Init+0x206>
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <HAL_GPIO_Init+0x206>
 8002860:	2300      	movs	r3, #0
 8002862:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002864:	f002 0203 	and.w	r2, r2, #3
 8002868:	0092      	lsls	r2, r2, #2
 800286a:	4093      	lsls	r3, r2
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	4313      	orrs	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002872:	492f      	ldr	r1, [pc, #188]	; (8002930 <HAL_GPIO_Init+0x2d4>)
 8002874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002876:	089b      	lsrs	r3, r3, #2
 8002878:	3302      	adds	r3, #2
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d006      	beq.n	800289a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800288c:	4b2f      	ldr	r3, [pc, #188]	; (800294c <HAL_GPIO_Init+0x2f0>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	492e      	ldr	r1, [pc, #184]	; (800294c <HAL_GPIO_Init+0x2f0>)
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	4313      	orrs	r3, r2
 8002896:	600b      	str	r3, [r1, #0]
 8002898:	e006      	b.n	80028a8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800289a:	4b2c      	ldr	r3, [pc, #176]	; (800294c <HAL_GPIO_Init+0x2f0>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	43db      	mvns	r3, r3
 80028a2:	492a      	ldr	r1, [pc, #168]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028a4:	4013      	ands	r3, r2
 80028a6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d006      	beq.n	80028c2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028b4:	4b25      	ldr	r3, [pc, #148]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	4924      	ldr	r1, [pc, #144]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	4313      	orrs	r3, r2
 80028be:	604b      	str	r3, [r1, #4]
 80028c0:	e006      	b.n	80028d0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028c2:	4b22      	ldr	r3, [pc, #136]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4920      	ldr	r1, [pc, #128]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d006      	beq.n	80028ea <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028dc:	4b1b      	ldr	r3, [pc, #108]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	491a      	ldr	r1, [pc, #104]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	608b      	str	r3, [r1, #8]
 80028e8:	e006      	b.n	80028f8 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028ea:	4b18      	ldr	r3, [pc, #96]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	4916      	ldr	r1, [pc, #88]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d025      	beq.n	8002950 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002904:	4b11      	ldr	r3, [pc, #68]	; (800294c <HAL_GPIO_Init+0x2f0>)
 8002906:	68da      	ldr	r2, [r3, #12]
 8002908:	4910      	ldr	r1, [pc, #64]	; (800294c <HAL_GPIO_Init+0x2f0>)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	60cb      	str	r3, [r1, #12]
 8002910:	e025      	b.n	800295e <HAL_GPIO_Init+0x302>
 8002912:	bf00      	nop
 8002914:	10320000 	.word	0x10320000
 8002918:	10310000 	.word	0x10310000
 800291c:	10220000 	.word	0x10220000
 8002920:	10210000 	.word	0x10210000
 8002924:	10120000 	.word	0x10120000
 8002928:	10110000 	.word	0x10110000
 800292c:	40021000 	.word	0x40021000
 8002930:	40010000 	.word	0x40010000
 8002934:	40010800 	.word	0x40010800
 8002938:	40010c00 	.word	0x40010c00
 800293c:	40011000 	.word	0x40011000
 8002940:	40011400 	.word	0x40011400
 8002944:	40011800 	.word	0x40011800
 8002948:	40011c00 	.word	0x40011c00
 800294c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <HAL_GPIO_Init+0x324>)
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	43db      	mvns	r3, r3
 8002958:	4909      	ldr	r1, [pc, #36]	; (8002980 <HAL_GPIO_Init+0x324>)
 800295a:	4013      	ands	r3, r2
 800295c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800295e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002960:	3301      	adds	r3, #1
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	fa22 f303 	lsr.w	r3, r2, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	f47f ae7e 	bne.w	8002670 <HAL_GPIO_Init+0x14>
  }
}
 8002974:	bf00      	nop
 8002976:	bf00      	nop
 8002978:	372c      	adds	r7, #44	; 0x2c
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	40010400 	.word	0x40010400

08002984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
 8002990:	4613      	mov	r3, r2
 8002992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002994:	787b      	ldrb	r3, [r7, #1]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800299a:	887a      	ldrh	r2, [r7, #2]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029a0:	e003      	b.n	80029aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029a2:	887b      	ldrh	r3, [r7, #2]
 80029a4:	041a      	lsls	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	611a      	str	r2, [r3, #16]
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e26c      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8087 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029d4:	4b92      	ldr	r3, [pc, #584]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 030c 	and.w	r3, r3, #12
 80029dc:	2b04      	cmp	r3, #4
 80029de:	d00c      	beq.n	80029fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029e0:	4b8f      	ldr	r3, [pc, #572]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 030c 	and.w	r3, r3, #12
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d112      	bne.n	8002a12 <HAL_RCC_OscConfig+0x5e>
 80029ec:	4b8c      	ldr	r3, [pc, #560]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f8:	d10b      	bne.n	8002a12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fa:	4b89      	ldr	r3, [pc, #548]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d06c      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x12c>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d168      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e246      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a1a:	d106      	bne.n	8002a2a <HAL_RCC_OscConfig+0x76>
 8002a1c:	4b80      	ldr	r3, [pc, #512]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a7f      	ldr	r2, [pc, #508]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	e02e      	b.n	8002a88 <HAL_RCC_OscConfig+0xd4>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10c      	bne.n	8002a4c <HAL_RCC_OscConfig+0x98>
 8002a32:	4b7b      	ldr	r3, [pc, #492]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a7a      	ldr	r2, [pc, #488]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	4b78      	ldr	r3, [pc, #480]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a77      	ldr	r2, [pc, #476]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	e01d      	b.n	8002a88 <HAL_RCC_OscConfig+0xd4>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a54:	d10c      	bne.n	8002a70 <HAL_RCC_OscConfig+0xbc>
 8002a56:	4b72      	ldr	r3, [pc, #456]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a71      	ldr	r2, [pc, #452]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	4b6f      	ldr	r3, [pc, #444]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a6e      	ldr	r2, [pc, #440]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	e00b      	b.n	8002a88 <HAL_RCC_OscConfig+0xd4>
 8002a70:	4b6b      	ldr	r3, [pc, #428]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a6a      	ldr	r2, [pc, #424]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b68      	ldr	r3, [pc, #416]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a67      	ldr	r2, [pc, #412]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d013      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a90:	f7fe fc92 	bl	80013b8 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a98:	f7fe fc8e 	bl	80013b8 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b64      	cmp	r3, #100	; 0x64
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e1fa      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aaa:	4b5d      	ldr	r3, [pc, #372]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0f0      	beq.n	8002a98 <HAL_RCC_OscConfig+0xe4>
 8002ab6:	e014      	b.n	8002ae2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7fe fc7e 	bl	80013b8 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac0:	f7fe fc7a 	bl	80013b8 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	; 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e1e6      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ad2:	4b53      	ldr	r3, [pc, #332]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x10c>
 8002ade:	e000      	b.n	8002ae2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d063      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aee:	4b4c      	ldr	r3, [pc, #304]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f003 030c 	and.w	r3, r3, #12
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00b      	beq.n	8002b12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002afa:	4b49      	ldr	r3, [pc, #292]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d11c      	bne.n	8002b40 <HAL_RCC_OscConfig+0x18c>
 8002b06:	4b46      	ldr	r3, [pc, #280]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d116      	bne.n	8002b40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b12:	4b43      	ldr	r3, [pc, #268]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d005      	beq.n	8002b2a <HAL_RCC_OscConfig+0x176>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d001      	beq.n	8002b2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e1ba      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2a:	4b3d      	ldr	r3, [pc, #244]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4939      	ldr	r1, [pc, #228]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3e:	e03a      	b.n	8002bb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d020      	beq.n	8002b8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b48:	4b36      	ldr	r3, [pc, #216]	; (8002c24 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4e:	f7fe fc33 	bl	80013b8 <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b56:	f7fe fc2f 	bl	80013b8 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e19b      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b68:	4b2d      	ldr	r3, [pc, #180]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b74:	4b2a      	ldr	r3, [pc, #168]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	4927      	ldr	r1, [pc, #156]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	600b      	str	r3, [r1, #0]
 8002b88:	e015      	b.n	8002bb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b8a:	4b26      	ldr	r3, [pc, #152]	; (8002c24 <HAL_RCC_OscConfig+0x270>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b90:	f7fe fc12 	bl	80013b8 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b98:	f7fe fc0e 	bl	80013b8 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e17a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002baa:	4b1d      	ldr	r3, [pc, #116]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f0      	bne.n	8002b98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d03a      	beq.n	8002c38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d019      	beq.n	8002bfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bca:	4b17      	ldr	r3, [pc, #92]	; (8002c28 <HAL_RCC_OscConfig+0x274>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd0:	f7fe fbf2 	bl	80013b8 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd8:	f7fe fbee 	bl	80013b8 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e15a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bea:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0f0      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bf6:	2001      	movs	r0, #1
 8002bf8:	f000 fad8 	bl	80031ac <RCC_Delay>
 8002bfc:	e01c      	b.n	8002c38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bfe:	4b0a      	ldr	r3, [pc, #40]	; (8002c28 <HAL_RCC_OscConfig+0x274>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c04:	f7fe fbd8 	bl	80013b8 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0a:	e00f      	b.n	8002c2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c0c:	f7fe fbd4 	bl	80013b8 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d908      	bls.n	8002c2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e140      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
 8002c1e:	bf00      	nop
 8002c20:	40021000 	.word	0x40021000
 8002c24:	42420000 	.word	0x42420000
 8002c28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	4b9e      	ldr	r3, [pc, #632]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1e9      	bne.n	8002c0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80a6 	beq.w	8002d92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c46:	2300      	movs	r3, #0
 8002c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c4a:	4b97      	ldr	r3, [pc, #604]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10d      	bne.n	8002c72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c56:	4b94      	ldr	r3, [pc, #592]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	4a93      	ldr	r2, [pc, #588]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c60:	61d3      	str	r3, [r2, #28]
 8002c62:	4b91      	ldr	r3, [pc, #580]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	60bb      	str	r3, [r7, #8]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c72:	4b8e      	ldr	r3, [pc, #568]	; (8002eac <HAL_RCC_OscConfig+0x4f8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d118      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c7e:	4b8b      	ldr	r3, [pc, #556]	; (8002eac <HAL_RCC_OscConfig+0x4f8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a8a      	ldr	r2, [pc, #552]	; (8002eac <HAL_RCC_OscConfig+0x4f8>)
 8002c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c8a:	f7fe fb95 	bl	80013b8 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c92:	f7fe fb91 	bl	80013b8 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b64      	cmp	r3, #100	; 0x64
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e0fd      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca4:	4b81      	ldr	r3, [pc, #516]	; (8002eac <HAL_RCC_OscConfig+0x4f8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f0      	beq.n	8002c92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d106      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x312>
 8002cb8:	4b7b      	ldr	r3, [pc, #492]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	4a7a      	ldr	r2, [pc, #488]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	6213      	str	r3, [r2, #32]
 8002cc4:	e02d      	b.n	8002d22 <HAL_RCC_OscConfig+0x36e>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x334>
 8002cce:	4b76      	ldr	r3, [pc, #472]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	4a75      	ldr	r2, [pc, #468]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cd4:	f023 0301 	bic.w	r3, r3, #1
 8002cd8:	6213      	str	r3, [r2, #32]
 8002cda:	4b73      	ldr	r3, [pc, #460]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	4a72      	ldr	r2, [pc, #456]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002ce0:	f023 0304 	bic.w	r3, r3, #4
 8002ce4:	6213      	str	r3, [r2, #32]
 8002ce6:	e01c      	b.n	8002d22 <HAL_RCC_OscConfig+0x36e>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	2b05      	cmp	r3, #5
 8002cee:	d10c      	bne.n	8002d0a <HAL_RCC_OscConfig+0x356>
 8002cf0:	4b6d      	ldr	r3, [pc, #436]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cf2:	6a1b      	ldr	r3, [r3, #32]
 8002cf4:	4a6c      	ldr	r2, [pc, #432]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cf6:	f043 0304 	orr.w	r3, r3, #4
 8002cfa:	6213      	str	r3, [r2, #32]
 8002cfc:	4b6a      	ldr	r3, [pc, #424]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	4a69      	ldr	r2, [pc, #420]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	6213      	str	r3, [r2, #32]
 8002d08:	e00b      	b.n	8002d22 <HAL_RCC_OscConfig+0x36e>
 8002d0a:	4b67      	ldr	r3, [pc, #412]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	4a66      	ldr	r2, [pc, #408]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	6213      	str	r3, [r2, #32]
 8002d16:	4b64      	ldr	r3, [pc, #400]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	4a63      	ldr	r2, [pc, #396]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d1c:	f023 0304 	bic.w	r3, r3, #4
 8002d20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d015      	beq.n	8002d56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d2a:	f7fe fb45 	bl	80013b8 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d30:	e00a      	b.n	8002d48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d32:	f7fe fb41 	bl	80013b8 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0ab      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d48:	4b57      	ldr	r3, [pc, #348]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0ee      	beq.n	8002d32 <HAL_RCC_OscConfig+0x37e>
 8002d54:	e014      	b.n	8002d80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d56:	f7fe fb2f 	bl	80013b8 <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5c:	e00a      	b.n	8002d74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5e:	f7fe fb2b 	bl	80013b8 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e095      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d74:	4b4c      	ldr	r3, [pc, #304]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1ee      	bne.n	8002d5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d105      	bne.n	8002d92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d86:	4b48      	ldr	r3, [pc, #288]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	4a47      	ldr	r2, [pc, #284]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 8081 	beq.w	8002e9e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d9c:	4b42      	ldr	r3, [pc, #264]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 030c 	and.w	r3, r3, #12
 8002da4:	2b08      	cmp	r3, #8
 8002da6:	d061      	beq.n	8002e6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	69db      	ldr	r3, [r3, #28]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d146      	bne.n	8002e3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db0:	4b3f      	ldr	r3, [pc, #252]	; (8002eb0 <HAL_RCC_OscConfig+0x4fc>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7fe faff 	bl	80013b8 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dbe:	f7fe fafb 	bl	80013b8 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e067      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dd0:	4b35      	ldr	r3, [pc, #212]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1f0      	bne.n	8002dbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de4:	d108      	bne.n	8002df8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002de6:	4b30      	ldr	r3, [pc, #192]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	492d      	ldr	r1, [pc, #180]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002df8:	4b2b      	ldr	r3, [pc, #172]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a19      	ldr	r1, [r3, #32]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	4927      	ldr	r1, [pc, #156]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e10:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <HAL_RCC_OscConfig+0x4fc>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e16:	f7fe facf 	bl	80013b8 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe facb 	bl	80013b8 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e037      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e30:	4b1d      	ldr	r3, [pc, #116]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x46a>
 8002e3c:	e02f      	b.n	8002e9e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3e:	4b1c      	ldr	r3, [pc, #112]	; (8002eb0 <HAL_RCC_OscConfig+0x4fc>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7fe fab8 	bl	80013b8 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe fab4 	bl	80013b8 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e020      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x498>
 8002e6a:	e018      	b.n	8002e9e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d101      	bne.n	8002e78 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e013      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <HAL_RCC_OscConfig+0x4f4>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d106      	bne.n	8002e9a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d001      	beq.n	8002e9e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	40007000 	.word	0x40007000
 8002eb0:	42420060 	.word	0x42420060

08002eb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0d0      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec8:	4b6a      	ldr	r3, [pc, #424]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0307 	and.w	r3, r3, #7
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d910      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed6:	4b67      	ldr	r3, [pc, #412]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f023 0207 	bic.w	r2, r3, #7
 8002ede:	4965      	ldr	r1, [pc, #404]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee6:	4b63      	ldr	r3, [pc, #396]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0b8      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d020      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f10:	4b59      	ldr	r3, [pc, #356]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	4a58      	ldr	r2, [pc, #352]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f28:	4b53      	ldr	r3, [pc, #332]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4a52      	ldr	r2, [pc, #328]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b50      	ldr	r3, [pc, #320]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	494d      	ldr	r1, [pc, #308]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d040      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	4b47      	ldr	r3, [pc, #284]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d115      	bne.n	8002f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e07f      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d107      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f72:	4b41      	ldr	r3, [pc, #260]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d109      	bne.n	8002f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e073      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f82:	4b3d      	ldr	r3, [pc, #244]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e06b      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f92:	4b39      	ldr	r3, [pc, #228]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f023 0203 	bic.w	r2, r3, #3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	4936      	ldr	r1, [pc, #216]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fa4:	f7fe fa08 	bl	80013b8 <HAL_GetTick>
 8002fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002faa:	e00a      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fac:	f7fe fa04 	bl	80013b8 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e053      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc2:	4b2d      	ldr	r3, [pc, #180]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f003 020c 	and.w	r2, r3, #12
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d1eb      	bne.n	8002fac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd4:	4b27      	ldr	r3, [pc, #156]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d210      	bcs.n	8003004 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe2:	4b24      	ldr	r3, [pc, #144]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f023 0207 	bic.w	r2, r3, #7
 8002fea:	4922      	ldr	r1, [pc, #136]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b20      	ldr	r3, [pc, #128]	; (8003074 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e032      	b.n	800306a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d008      	beq.n	8003022 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003010:	4b19      	ldr	r3, [pc, #100]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4916      	ldr	r1, [pc, #88]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	4313      	orrs	r3, r2
 8003020:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d009      	beq.n	8003042 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800302e:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	490e      	ldr	r1, [pc, #56]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 800303e:	4313      	orrs	r3, r2
 8003040:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003042:	f000 f821 	bl	8003088 <HAL_RCC_GetSysClockFreq>
 8003046:	4602      	mov	r2, r0
 8003048:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <HAL_RCC_ClockConfig+0x1c4>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	091b      	lsrs	r3, r3, #4
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	490a      	ldr	r1, [pc, #40]	; (800307c <HAL_RCC_ClockConfig+0x1c8>)
 8003054:	5ccb      	ldrb	r3, [r1, r3]
 8003056:	fa22 f303 	lsr.w	r3, r2, r3
 800305a:	4a09      	ldr	r2, [pc, #36]	; (8003080 <HAL_RCC_ClockConfig+0x1cc>)
 800305c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800305e:	4b09      	ldr	r3, [pc, #36]	; (8003084 <HAL_RCC_ClockConfig+0x1d0>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fe f966 	bl	8001334 <HAL_InitTick>

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40022000 	.word	0x40022000
 8003078:	40021000 	.word	0x40021000
 800307c:	08006730 	.word	0x08006730
 8003080:	20000000 	.word	0x20000000
 8003084:	20000004 	.word	0x20000004

08003088 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003088:	b490      	push	{r4, r7}
 800308a:	b08a      	sub	sp, #40	; 0x28
 800308c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800308e:	4b2a      	ldr	r3, [pc, #168]	; (8003138 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003090:	1d3c      	adds	r4, r7, #4
 8003092:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003094:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003098:	f240 2301 	movw	r3, #513	; 0x201
 800309c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800309e:	2300      	movs	r3, #0
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	2300      	movs	r3, #0
 80030a4:	61bb      	str	r3, [r7, #24]
 80030a6:	2300      	movs	r3, #0
 80030a8:	627b      	str	r3, [r7, #36]	; 0x24
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030b2:	4b22      	ldr	r3, [pc, #136]	; (800313c <HAL_RCC_GetSysClockFreq+0xb4>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	f003 030c 	and.w	r3, r3, #12
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d002      	beq.n	80030c8 <HAL_RCC_GetSysClockFreq+0x40>
 80030c2:	2b08      	cmp	r3, #8
 80030c4:	d003      	beq.n	80030ce <HAL_RCC_GetSysClockFreq+0x46>
 80030c6:	e02d      	b.n	8003124 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030c8:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ca:	623b      	str	r3, [r7, #32]
      break;
 80030cc:	e02d      	b.n	800312a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	0c9b      	lsrs	r3, r3, #18
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030da:	4413      	add	r3, r2
 80030dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80030e0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d013      	beq.n	8003114 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030ec:	4b13      	ldr	r3, [pc, #76]	; (800313c <HAL_RCC_GetSysClockFreq+0xb4>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	0c5b      	lsrs	r3, r3, #17
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030fa:	4413      	add	r3, r2
 80030fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003100:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	4a0e      	ldr	r2, [pc, #56]	; (8003140 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003106:	fb02 f203 	mul.w	r2, r2, r3
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003110:	627b      	str	r3, [r7, #36]	; 0x24
 8003112:	e004      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	4a0b      	ldr	r2, [pc, #44]	; (8003144 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003118:	fb02 f303 	mul.w	r3, r2, r3
 800311c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003120:	623b      	str	r3, [r7, #32]
      break;
 8003122:	e002      	b.n	800312a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003126:	623b      	str	r3, [r7, #32]
      break;
 8003128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800312a:	6a3b      	ldr	r3, [r7, #32]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3728      	adds	r7, #40	; 0x28
 8003130:	46bd      	mov	sp, r7
 8003132:	bc90      	pop	{r4, r7}
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	08006720 	.word	0x08006720
 800313c:	40021000 	.word	0x40021000
 8003140:	007a1200 	.word	0x007a1200
 8003144:	003d0900 	.word	0x003d0900

08003148 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800314c:	4b02      	ldr	r3, [pc, #8]	; (8003158 <HAL_RCC_GetHCLKFreq+0x10>)
 800314e:	681b      	ldr	r3, [r3, #0]
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	20000000 	.word	0x20000000

0800315c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003160:	f7ff fff2 	bl	8003148 <HAL_RCC_GetHCLKFreq>
 8003164:	4602      	mov	r2, r0
 8003166:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	0a1b      	lsrs	r3, r3, #8
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	4903      	ldr	r1, [pc, #12]	; (8003180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003172:	5ccb      	ldrb	r3, [r1, r3]
 8003174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40021000 	.word	0x40021000
 8003180:	08006740 	.word	0x08006740

08003184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003188:	f7ff ffde 	bl	8003148 <HAL_RCC_GetHCLKFreq>
 800318c:	4602      	mov	r2, r0
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	0adb      	lsrs	r3, r3, #11
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	4903      	ldr	r1, [pc, #12]	; (80031a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800319a:	5ccb      	ldrb	r3, [r1, r3]
 800319c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40021000 	.word	0x40021000
 80031a8:	08006740 	.word	0x08006740

080031ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031b4:	4b0a      	ldr	r3, [pc, #40]	; (80031e0 <RCC_Delay+0x34>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a0a      	ldr	r2, [pc, #40]	; (80031e4 <RCC_Delay+0x38>)
 80031ba:	fba2 2303 	umull	r2, r3, r2, r3
 80031be:	0a5b      	lsrs	r3, r3, #9
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031c8:	bf00      	nop
  }
  while (Delay --);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	1e5a      	subs	r2, r3, #1
 80031ce:	60fa      	str	r2, [r7, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f9      	bne.n	80031c8 <RCC_Delay+0x1c>
}
 80031d4:	bf00      	nop
 80031d6:	bf00      	nop
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr
 80031e0:	20000000 	.word	0x20000000
 80031e4:	10624dd3 	.word	0x10624dd3

080031e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	613b      	str	r3, [r7, #16]
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b00      	cmp	r3, #0
 8003202:	d07d      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003204:	2300      	movs	r3, #0
 8003206:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003208:	4b4f      	ldr	r3, [pc, #316]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10d      	bne.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003214:	4b4c      	ldr	r3, [pc, #304]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	4a4b      	ldr	r2, [pc, #300]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800321a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800321e:	61d3      	str	r3, [r2, #28]
 8003220:	4b49      	ldr	r3, [pc, #292]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800322c:	2301      	movs	r3, #1
 800322e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	4b46      	ldr	r3, [pc, #280]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d118      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800323c:	4b43      	ldr	r3, [pc, #268]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a42      	ldr	r2, [pc, #264]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003246:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003248:	f7fe f8b6 	bl	80013b8 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324e:	e008      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003250:	f7fe f8b2 	bl	80013b8 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b64      	cmp	r3, #100	; 0x64
 800325c:	d901      	bls.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e06d      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003262:	4b3a      	ldr	r3, [pc, #232]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0f0      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800326e:	4b36      	ldr	r3, [pc, #216]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003276:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d02e      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	429a      	cmp	r2, r3
 800328a:	d027      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800328c:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003294:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003296:	4b2e      	ldr	r3, [pc, #184]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003298:	2201      	movs	r2, #1
 800329a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800329c:	4b2c      	ldr	r3, [pc, #176]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80032a2:	4a29      	ldr	r2, [pc, #164]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d014      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b2:	f7fe f881 	bl	80013b8 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b8:	e00a      	b.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ba:	f7fe f87d 	bl	80013b8 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e036      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d0:	4b1d      	ldr	r3, [pc, #116]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0ee      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032dc:	4b1a      	ldr	r3, [pc, #104]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4917      	ldr	r1, [pc, #92]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032ee:	7dfb      	ldrb	r3, [r7, #23]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d105      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032f4:	4b14      	ldr	r3, [pc, #80]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f6:	69db      	ldr	r3, [r3, #28]
 80032f8:	4a13      	ldr	r2, [pc, #76]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d008      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800330c:	4b0e      	ldr	r3, [pc, #56]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	490b      	ldr	r1, [pc, #44]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331a:	4313      	orrs	r3, r2
 800331c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b00      	cmp	r3, #0
 8003328:	d008      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800332a:	4b07      	ldr	r3, [pc, #28]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	4904      	ldr	r1, [pc, #16]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003338:	4313      	orrs	r3, r2
 800333a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40021000 	.word	0x40021000
 800334c:	40007000 	.word	0x40007000
 8003350:	42420440 	.word	0x42420440

08003354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d101      	bne.n	8003366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e03f      	b.n	80033e6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fd ff4a 	bl	8001214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2224      	movs	r2, #36	; 0x24
 8003384:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 fb39 	bl	8003a10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b08a      	sub	sp, #40	; 0x28
 80033f2:	af02      	add	r7, sp, #8
 80033f4:	60f8      	str	r0, [r7, #12]
 80033f6:	60b9      	str	r1, [r7, #8]
 80033f8:	603b      	str	r3, [r7, #0]
 80033fa:	4613      	mov	r3, r2
 80033fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b20      	cmp	r3, #32
 800340c:	d17c      	bne.n	8003508 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d002      	beq.n	800341a <HAL_UART_Transmit+0x2c>
 8003414:	88fb      	ldrh	r3, [r7, #6]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e075      	b.n	800350a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <HAL_UART_Transmit+0x3e>
 8003428:	2302      	movs	r3, #2
 800342a:	e06e      	b.n	800350a <HAL_UART_Transmit+0x11c>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2221      	movs	r2, #33	; 0x21
 800343e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003442:	f7fd ffb9 	bl	80013b8 <HAL_GetTick>
 8003446:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	88fa      	ldrh	r2, [r7, #6]
 800344c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	88fa      	ldrh	r2, [r7, #6]
 8003452:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800345c:	d108      	bne.n	8003470 <HAL_UART_Transmit+0x82>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d104      	bne.n	8003470 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003466:	2300      	movs	r3, #0
 8003468:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	61bb      	str	r3, [r7, #24]
 800346e:	e003      	b.n	8003478 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003474:	2300      	movs	r3, #0
 8003476:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003480:	e02a      	b.n	80034d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2200      	movs	r2, #0
 800348a:	2180      	movs	r1, #128	; 0x80
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 f95c 	bl	800374a <UART_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e036      	b.n	800350a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10b      	bne.n	80034ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	461a      	mov	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	3302      	adds	r3, #2
 80034b6:	61bb      	str	r3, [r7, #24]
 80034b8:	e007      	b.n	80034ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	781a      	ldrb	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	3301      	adds	r3, #1
 80034c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1cf      	bne.n	8003482 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	2200      	movs	r2, #0
 80034ea:	2140      	movs	r1, #64	; 0x40
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f92c 	bl	800374a <UART_WaitOnFlagUntilTimeout>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e006      	b.n	800350a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003504:	2300      	movs	r3, #0
 8003506:	e000      	b.n	800350a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003508:	2302      	movs	r3, #2
  }
}
 800350a:	4618      	mov	r0, r3
 800350c:	3720      	adds	r7, #32
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
	...

08003514 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003534:	2300      	movs	r3, #0
 8003536:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10d      	bne.n	8003566 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	f003 0320 	and.w	r3, r3, #32
 8003550:	2b00      	cmp	r3, #0
 8003552:	d008      	beq.n	8003566 <HAL_UART_IRQHandler+0x52>
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	f003 0320 	and.w	r3, r3, #32
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f9d5 	bl	800390e <UART_Receive_IT>
      return;
 8003564:	e0d0      	b.n	8003708 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 80b0 	beq.w	80036ce <HAL_UART_IRQHandler+0x1ba>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	d105      	bne.n	8003584 <HAL_UART_IRQHandler+0x70>
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 80a5 	beq.w	80036ce <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_UART_IRQHandler+0x90>
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003594:	2b00      	cmp	r3, #0
 8003596:	d005      	beq.n	80035a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0304 	and.w	r3, r3, #4
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_UART_IRQHandler+0xb0>
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035bc:	f043 0202 	orr.w	r2, r3, #2
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00a      	beq.n	80035e4 <HAL_UART_IRQHandler+0xd0>
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d005      	beq.n	80035e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035dc:	f043 0204 	orr.w	r2, r3, #4
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00f      	beq.n	800360e <HAL_UART_IRQHandler+0xfa>
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	f003 0320 	and.w	r3, r3, #32
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d104      	bne.n	8003602 <HAL_UART_IRQHandler+0xee>
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d005      	beq.n	800360e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003606:	f043 0208 	orr.w	r2, r3, #8
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003612:	2b00      	cmp	r3, #0
 8003614:	d077      	beq.n	8003706 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b00      	cmp	r3, #0
 800361e:	d007      	beq.n	8003630 <HAL_UART_IRQHandler+0x11c>
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	f003 0320 	and.w	r3, r3, #32
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f96f 	bl	800390e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363a:	2b00      	cmp	r3, #0
 800363c:	bf14      	ite	ne
 800363e:	2301      	movne	r3, #1
 8003640:	2300      	moveq	r3, #0
 8003642:	b2db      	uxtb	r3, r3
 8003644:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <HAL_UART_IRQHandler+0x144>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d031      	beq.n	80036bc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 f8c0 	bl	80037de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003668:	2b00      	cmp	r3, #0
 800366a:	d023      	beq.n	80036b4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	695a      	ldr	r2, [r3, #20]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800367a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003680:	2b00      	cmp	r3, #0
 8003682:	d013      	beq.n	80036ac <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003688:	4a21      	ldr	r2, [pc, #132]	; (8003710 <HAL_UART_IRQHandler+0x1fc>)
 800368a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003690:	4618      	mov	r0, r3
 8003692:	f7fe fc71 	bl	8001f78 <HAL_DMA_Abort_IT>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d016      	beq.n	80036ca <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036a6:	4610      	mov	r0, r2
 80036a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036aa:	e00e      	b.n	80036ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 f843 	bl	8003738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036b2:	e00a      	b.n	80036ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f83f 	bl	8003738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ba:	e006      	b.n	80036ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f83b 	bl	8003738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80036c8:	e01d      	b.n	8003706 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ca:	bf00      	nop
    return;
 80036cc:	e01b      	b.n	8003706 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d008      	beq.n	80036ea <HAL_UART_IRQHandler+0x1d6>
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 f8ac 	bl	8003840 <UART_Transmit_IT>
    return;
 80036e8:	e00e      	b.n	8003708 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d009      	beq.n	8003708 <HAL_UART_IRQHandler+0x1f4>
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d004      	beq.n	8003708 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f8ed 	bl	80038de <UART_EndTransmit_IT>
    return;
 8003704:	e000      	b.n	8003708 <HAL_UART_IRQHandler+0x1f4>
    return;
 8003706:	bf00      	nop
  }
}
 8003708:	3720      	adds	r7, #32
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	08003819 	.word	0x08003819

08003714 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr

0800374a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b084      	sub	sp, #16
 800374e:	af00      	add	r7, sp, #0
 8003750:	60f8      	str	r0, [r7, #12]
 8003752:	60b9      	str	r1, [r7, #8]
 8003754:	603b      	str	r3, [r7, #0]
 8003756:	4613      	mov	r3, r2
 8003758:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800375a:	e02c      	b.n	80037b6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003762:	d028      	beq.n	80037b6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d007      	beq.n	800377a <UART_WaitOnFlagUntilTimeout+0x30>
 800376a:	f7fd fe25 	bl	80013b8 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	429a      	cmp	r2, r3
 8003778:	d21d      	bcs.n	80037b6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68da      	ldr	r2, [r3, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003788:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	695a      	ldr	r2, [r3, #20]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0201 	bic.w	r2, r2, #1
 8003798:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e00f      	b.n	80037d6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	4013      	ands	r3, r2
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	bf0c      	ite	eq
 80037c6:	2301      	moveq	r3, #1
 80037c8:	2300      	movne	r3, #0
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	461a      	mov	r2, r3
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d0c3      	beq.n	800375c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037f4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695a      	ldr	r2, [r3, #20]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0201 	bic.w	r2, r2, #1
 8003804:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2220      	movs	r2, #32
 800380a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr

08003818 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003824:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f7ff ff80 	bl	8003738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003838:	bf00      	nop
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b21      	cmp	r3, #33	; 0x21
 8003852:	d13e      	bne.n	80038d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800385c:	d114      	bne.n	8003888 <UART_Transmit_IT+0x48>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d110      	bne.n	8003888 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	461a      	mov	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800387a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	1c9a      	adds	r2, r3, #2
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	621a      	str	r2, [r3, #32]
 8003886:	e008      	b.n	800389a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	1c59      	adds	r1, r3, #1
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6211      	str	r1, [r2, #32]
 8003892:	781a      	ldrb	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	4619      	mov	r1, r3
 80038a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10f      	bne.n	80038ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	e000      	b.n	80038d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038d2:	2302      	movs	r3, #2
  }
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	bc80      	pop	{r7}
 80038dc:	4770      	bx	lr

080038de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b082      	sub	sp, #8
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2220      	movs	r2, #32
 80038fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ff08 	bl	8003714 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b084      	sub	sp, #16
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b22      	cmp	r3, #34	; 0x22
 8003920:	d170      	bne.n	8003a04 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800392a:	d117      	bne.n	800395c <UART_Receive_IT+0x4e>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d113      	bne.n	800395c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	b29b      	uxth	r3, r3
 8003946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800394a:	b29a      	uxth	r2, r3
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003954:	1c9a      	adds	r2, r3, #2
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	629a      	str	r2, [r3, #40]	; 0x28
 800395a:	e026      	b.n	80039aa <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003960:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003962:	2300      	movs	r3, #0
 8003964:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800396e:	d007      	beq.n	8003980 <UART_Receive_IT+0x72>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d10a      	bne.n	800398e <UART_Receive_IT+0x80>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d106      	bne.n	800398e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	701a      	strb	r2, [r3, #0]
 800398c:	e008      	b.n	80039a0 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800399a:	b2da      	uxtb	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a4:	1c5a      	adds	r2, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	3b01      	subs	r3, #1
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	4619      	mov	r1, r3
 80039b8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d120      	bne.n	8003a00 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68da      	ldr	r2, [r3, #12]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0220 	bic.w	r2, r2, #32
 80039cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68da      	ldr	r2, [r3, #12]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695a      	ldr	r2, [r3, #20]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0201 	bic.w	r2, r2, #1
 80039ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2220      	movs	r2, #32
 80039f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f7ff fe95 	bl	8003726 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e002      	b.n	8003a06 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	e000      	b.n	8003a06 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8003a04:	2302      	movs	r3, #2
  }
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
	...

08003a10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68da      	ldr	r2, [r3, #12]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a4a:	f023 030c 	bic.w	r3, r3, #12
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	6812      	ldr	r2, [r2, #0]
 8003a52:	68b9      	ldr	r1, [r7, #8]
 8003a54:	430b      	orrs	r3, r1
 8003a56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a2c      	ldr	r2, [pc, #176]	; (8003b24 <UART_SetConfig+0x114>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d103      	bne.n	8003a80 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a78:	f7ff fb84 	bl	8003184 <HAL_RCC_GetPCLK2Freq>
 8003a7c:	60f8      	str	r0, [r7, #12]
 8003a7e:	e002      	b.n	8003a86 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a80:	f7ff fb6c 	bl	800315c <HAL_RCC_GetPCLK1Freq>
 8003a84:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a86:	68fa      	ldr	r2, [r7, #12]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4413      	add	r3, r2
 8003a8e:	009a      	lsls	r2, r3, #2
 8003a90:	441a      	add	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9c:	4a22      	ldr	r2, [pc, #136]	; (8003b28 <UART_SetConfig+0x118>)
 8003a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa2:	095b      	lsrs	r3, r3, #5
 8003aa4:	0119      	lsls	r1, r3, #4
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	009a      	lsls	r2, r3, #2
 8003ab0:	441a      	add	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003abc:	4b1a      	ldr	r3, [pc, #104]	; (8003b28 <UART_SetConfig+0x118>)
 8003abe:	fba3 0302 	umull	r0, r3, r3, r2
 8003ac2:	095b      	lsrs	r3, r3, #5
 8003ac4:	2064      	movs	r0, #100	; 0x64
 8003ac6:	fb00 f303 	mul.w	r3, r0, r3
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	3332      	adds	r3, #50	; 0x32
 8003ad0:	4a15      	ldr	r2, [pc, #84]	; (8003b28 <UART_SetConfig+0x118>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003adc:	4419      	add	r1, r3
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	009a      	lsls	r2, r3, #2
 8003ae8:	441a      	add	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003af4:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <UART_SetConfig+0x118>)
 8003af6:	fba3 0302 	umull	r0, r3, r3, r2
 8003afa:	095b      	lsrs	r3, r3, #5
 8003afc:	2064      	movs	r0, #100	; 0x64
 8003afe:	fb00 f303 	mul.w	r3, r0, r3
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	3332      	adds	r3, #50	; 0x32
 8003b08:	4a07      	ldr	r2, [pc, #28]	; (8003b28 <UART_SetConfig+0x118>)
 8003b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	f003 020f 	and.w	r2, r3, #15
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	440a      	add	r2, r1
 8003b1a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b1c:	bf00      	nop
 8003b1e:	3710      	adds	r7, #16
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	40013800 	.word	0x40013800
 8003b28:	51eb851f 	.word	0x51eb851f

08003b2c <__errno>:
 8003b2c:	4b01      	ldr	r3, [pc, #4]	; (8003b34 <__errno+0x8>)
 8003b2e:	6818      	ldr	r0, [r3, #0]
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	2000000c 	.word	0x2000000c

08003b38 <__libc_init_array>:
 8003b38:	b570      	push	{r4, r5, r6, lr}
 8003b3a:	2600      	movs	r6, #0
 8003b3c:	4d0c      	ldr	r5, [pc, #48]	; (8003b70 <__libc_init_array+0x38>)
 8003b3e:	4c0d      	ldr	r4, [pc, #52]	; (8003b74 <__libc_init_array+0x3c>)
 8003b40:	1b64      	subs	r4, r4, r5
 8003b42:	10a4      	asrs	r4, r4, #2
 8003b44:	42a6      	cmp	r6, r4
 8003b46:	d109      	bne.n	8003b5c <__libc_init_array+0x24>
 8003b48:	f002 fdd4 	bl	80066f4 <_init>
 8003b4c:	2600      	movs	r6, #0
 8003b4e:	4d0a      	ldr	r5, [pc, #40]	; (8003b78 <__libc_init_array+0x40>)
 8003b50:	4c0a      	ldr	r4, [pc, #40]	; (8003b7c <__libc_init_array+0x44>)
 8003b52:	1b64      	subs	r4, r4, r5
 8003b54:	10a4      	asrs	r4, r4, #2
 8003b56:	42a6      	cmp	r6, r4
 8003b58:	d105      	bne.n	8003b66 <__libc_init_array+0x2e>
 8003b5a:	bd70      	pop	{r4, r5, r6, pc}
 8003b5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b60:	4798      	blx	r3
 8003b62:	3601      	adds	r6, #1
 8003b64:	e7ee      	b.n	8003b44 <__libc_init_array+0xc>
 8003b66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b6a:	4798      	blx	r3
 8003b6c:	3601      	adds	r6, #1
 8003b6e:	e7f2      	b.n	8003b56 <__libc_init_array+0x1e>
 8003b70:	08006b2c 	.word	0x08006b2c
 8003b74:	08006b2c 	.word	0x08006b2c
 8003b78:	08006b2c 	.word	0x08006b2c
 8003b7c:	08006b30 	.word	0x08006b30

08003b80 <memset>:
 8003b80:	4603      	mov	r3, r0
 8003b82:	4402      	add	r2, r0
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d100      	bne.n	8003b8a <memset+0xa>
 8003b88:	4770      	bx	lr
 8003b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b8e:	e7f9      	b.n	8003b84 <memset+0x4>

08003b90 <__cvt>:
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b96:	461f      	mov	r7, r3
 8003b98:	bfbb      	ittet	lt
 8003b9a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003b9e:	461f      	movlt	r7, r3
 8003ba0:	2300      	movge	r3, #0
 8003ba2:	232d      	movlt	r3, #45	; 0x2d
 8003ba4:	b088      	sub	sp, #32
 8003ba6:	4614      	mov	r4, r2
 8003ba8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003baa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003bac:	7013      	strb	r3, [r2, #0]
 8003bae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003bb0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003bb4:	f023 0820 	bic.w	r8, r3, #32
 8003bb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003bbc:	d005      	beq.n	8003bca <__cvt+0x3a>
 8003bbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003bc2:	d100      	bne.n	8003bc6 <__cvt+0x36>
 8003bc4:	3501      	adds	r5, #1
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e000      	b.n	8003bcc <__cvt+0x3c>
 8003bca:	2303      	movs	r3, #3
 8003bcc:	aa07      	add	r2, sp, #28
 8003bce:	9204      	str	r2, [sp, #16]
 8003bd0:	aa06      	add	r2, sp, #24
 8003bd2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003bd6:	e9cd 3500 	strd	r3, r5, [sp]
 8003bda:	4622      	mov	r2, r4
 8003bdc:	463b      	mov	r3, r7
 8003bde:	f000 fda3 	bl	8004728 <_dtoa_r>
 8003be2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003be6:	4606      	mov	r6, r0
 8003be8:	d102      	bne.n	8003bf0 <__cvt+0x60>
 8003bea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003bec:	07db      	lsls	r3, r3, #31
 8003bee:	d522      	bpl.n	8003c36 <__cvt+0xa6>
 8003bf0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003bf4:	eb06 0905 	add.w	r9, r6, r5
 8003bf8:	d110      	bne.n	8003c1c <__cvt+0x8c>
 8003bfa:	7833      	ldrb	r3, [r6, #0]
 8003bfc:	2b30      	cmp	r3, #48	; 0x30
 8003bfe:	d10a      	bne.n	8003c16 <__cvt+0x86>
 8003c00:	2200      	movs	r2, #0
 8003c02:	2300      	movs	r3, #0
 8003c04:	4620      	mov	r0, r4
 8003c06:	4639      	mov	r1, r7
 8003c08:	f7fc ff3a 	bl	8000a80 <__aeabi_dcmpeq>
 8003c0c:	b918      	cbnz	r0, 8003c16 <__cvt+0x86>
 8003c0e:	f1c5 0501 	rsb	r5, r5, #1
 8003c12:	f8ca 5000 	str.w	r5, [sl]
 8003c16:	f8da 3000 	ldr.w	r3, [sl]
 8003c1a:	4499      	add	r9, r3
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	2300      	movs	r3, #0
 8003c20:	4620      	mov	r0, r4
 8003c22:	4639      	mov	r1, r7
 8003c24:	f7fc ff2c 	bl	8000a80 <__aeabi_dcmpeq>
 8003c28:	b108      	cbz	r0, 8003c2e <__cvt+0x9e>
 8003c2a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c2e:	2230      	movs	r2, #48	; 0x30
 8003c30:	9b07      	ldr	r3, [sp, #28]
 8003c32:	454b      	cmp	r3, r9
 8003c34:	d307      	bcc.n	8003c46 <__cvt+0xb6>
 8003c36:	4630      	mov	r0, r6
 8003c38:	9b07      	ldr	r3, [sp, #28]
 8003c3a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003c3c:	1b9b      	subs	r3, r3, r6
 8003c3e:	6013      	str	r3, [r2, #0]
 8003c40:	b008      	add	sp, #32
 8003c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c46:	1c59      	adds	r1, r3, #1
 8003c48:	9107      	str	r1, [sp, #28]
 8003c4a:	701a      	strb	r2, [r3, #0]
 8003c4c:	e7f0      	b.n	8003c30 <__cvt+0xa0>

08003c4e <__exponent>:
 8003c4e:	4603      	mov	r3, r0
 8003c50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c52:	2900      	cmp	r1, #0
 8003c54:	f803 2b02 	strb.w	r2, [r3], #2
 8003c58:	bfb6      	itet	lt
 8003c5a:	222d      	movlt	r2, #45	; 0x2d
 8003c5c:	222b      	movge	r2, #43	; 0x2b
 8003c5e:	4249      	neglt	r1, r1
 8003c60:	2909      	cmp	r1, #9
 8003c62:	7042      	strb	r2, [r0, #1]
 8003c64:	dd2b      	ble.n	8003cbe <__exponent+0x70>
 8003c66:	f10d 0407 	add.w	r4, sp, #7
 8003c6a:	46a4      	mov	ip, r4
 8003c6c:	270a      	movs	r7, #10
 8003c6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003c72:	460a      	mov	r2, r1
 8003c74:	46a6      	mov	lr, r4
 8003c76:	fb07 1516 	mls	r5, r7, r6, r1
 8003c7a:	2a63      	cmp	r2, #99	; 0x63
 8003c7c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003c80:	4631      	mov	r1, r6
 8003c82:	f104 34ff 	add.w	r4, r4, #4294967295
 8003c86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003c8a:	dcf0      	bgt.n	8003c6e <__exponent+0x20>
 8003c8c:	3130      	adds	r1, #48	; 0x30
 8003c8e:	f1ae 0502 	sub.w	r5, lr, #2
 8003c92:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003c96:	4629      	mov	r1, r5
 8003c98:	1c44      	adds	r4, r0, #1
 8003c9a:	4561      	cmp	r1, ip
 8003c9c:	d30a      	bcc.n	8003cb4 <__exponent+0x66>
 8003c9e:	f10d 0209 	add.w	r2, sp, #9
 8003ca2:	eba2 020e 	sub.w	r2, r2, lr
 8003ca6:	4565      	cmp	r5, ip
 8003ca8:	bf88      	it	hi
 8003caa:	2200      	movhi	r2, #0
 8003cac:	4413      	add	r3, r2
 8003cae:	1a18      	subs	r0, r3, r0
 8003cb0:	b003      	add	sp, #12
 8003cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cb4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cb8:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003cbc:	e7ed      	b.n	8003c9a <__exponent+0x4c>
 8003cbe:	2330      	movs	r3, #48	; 0x30
 8003cc0:	3130      	adds	r1, #48	; 0x30
 8003cc2:	7083      	strb	r3, [r0, #2]
 8003cc4:	70c1      	strb	r1, [r0, #3]
 8003cc6:	1d03      	adds	r3, r0, #4
 8003cc8:	e7f1      	b.n	8003cae <__exponent+0x60>
	...

08003ccc <_printf_float>:
 8003ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cd0:	b091      	sub	sp, #68	; 0x44
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003cd8:	4616      	mov	r6, r2
 8003cda:	461f      	mov	r7, r3
 8003cdc:	4605      	mov	r5, r0
 8003cde:	f001 fcc9 	bl	8005674 <_localeconv_r>
 8003ce2:	6803      	ldr	r3, [r0, #0]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ce8:	f7fc fa9e 	bl	8000228 <strlen>
 8003cec:	2300      	movs	r3, #0
 8003cee:	930e      	str	r3, [sp, #56]	; 0x38
 8003cf0:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf4:	900a      	str	r0, [sp, #40]	; 0x28
 8003cf6:	3307      	adds	r3, #7
 8003cf8:	f023 0307 	bic.w	r3, r3, #7
 8003cfc:	f103 0208 	add.w	r2, r3, #8
 8003d00:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003d04:	f8d4 b000 	ldr.w	fp, [r4]
 8003d08:	f8c8 2000 	str.w	r2, [r8]
 8003d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d10:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d14:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003d18:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003d1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d22:	4640      	mov	r0, r8
 8003d24:	4b9c      	ldr	r3, [pc, #624]	; (8003f98 <_printf_float+0x2cc>)
 8003d26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d28:	f7fc fedc 	bl	8000ae4 <__aeabi_dcmpun>
 8003d2c:	bb70      	cbnz	r0, 8003d8c <_printf_float+0xc0>
 8003d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d32:	4640      	mov	r0, r8
 8003d34:	4b98      	ldr	r3, [pc, #608]	; (8003f98 <_printf_float+0x2cc>)
 8003d36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d38:	f7fc feb6 	bl	8000aa8 <__aeabi_dcmple>
 8003d3c:	bb30      	cbnz	r0, 8003d8c <_printf_float+0xc0>
 8003d3e:	2200      	movs	r2, #0
 8003d40:	2300      	movs	r3, #0
 8003d42:	4640      	mov	r0, r8
 8003d44:	4651      	mov	r1, sl
 8003d46:	f7fc fea5 	bl	8000a94 <__aeabi_dcmplt>
 8003d4a:	b110      	cbz	r0, 8003d52 <_printf_float+0x86>
 8003d4c:	232d      	movs	r3, #45	; 0x2d
 8003d4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d52:	4b92      	ldr	r3, [pc, #584]	; (8003f9c <_printf_float+0x2d0>)
 8003d54:	4892      	ldr	r0, [pc, #584]	; (8003fa0 <_printf_float+0x2d4>)
 8003d56:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003d5a:	bf94      	ite	ls
 8003d5c:	4698      	movls	r8, r3
 8003d5e:	4680      	movhi	r8, r0
 8003d60:	2303      	movs	r3, #3
 8003d62:	f04f 0a00 	mov.w	sl, #0
 8003d66:	6123      	str	r3, [r4, #16]
 8003d68:	f02b 0304 	bic.w	r3, fp, #4
 8003d6c:	6023      	str	r3, [r4, #0]
 8003d6e:	4633      	mov	r3, r6
 8003d70:	4621      	mov	r1, r4
 8003d72:	4628      	mov	r0, r5
 8003d74:	9700      	str	r7, [sp, #0]
 8003d76:	aa0f      	add	r2, sp, #60	; 0x3c
 8003d78:	f000 f9d4 	bl	8004124 <_printf_common>
 8003d7c:	3001      	adds	r0, #1
 8003d7e:	f040 8090 	bne.w	8003ea2 <_printf_float+0x1d6>
 8003d82:	f04f 30ff 	mov.w	r0, #4294967295
 8003d86:	b011      	add	sp, #68	; 0x44
 8003d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d8c:	4642      	mov	r2, r8
 8003d8e:	4653      	mov	r3, sl
 8003d90:	4640      	mov	r0, r8
 8003d92:	4651      	mov	r1, sl
 8003d94:	f7fc fea6 	bl	8000ae4 <__aeabi_dcmpun>
 8003d98:	b148      	cbz	r0, 8003dae <_printf_float+0xe2>
 8003d9a:	f1ba 0f00 	cmp.w	sl, #0
 8003d9e:	bfb8      	it	lt
 8003da0:	232d      	movlt	r3, #45	; 0x2d
 8003da2:	4880      	ldr	r0, [pc, #512]	; (8003fa4 <_printf_float+0x2d8>)
 8003da4:	bfb8      	it	lt
 8003da6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003daa:	4b7f      	ldr	r3, [pc, #508]	; (8003fa8 <_printf_float+0x2dc>)
 8003dac:	e7d3      	b.n	8003d56 <_printf_float+0x8a>
 8003dae:	6863      	ldr	r3, [r4, #4]
 8003db0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003db4:	1c5a      	adds	r2, r3, #1
 8003db6:	d142      	bne.n	8003e3e <_printf_float+0x172>
 8003db8:	2306      	movs	r3, #6
 8003dba:	6063      	str	r3, [r4, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	9206      	str	r2, [sp, #24]
 8003dc0:	aa0e      	add	r2, sp, #56	; 0x38
 8003dc2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003dc6:	aa0d      	add	r2, sp, #52	; 0x34
 8003dc8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003dcc:	9203      	str	r2, [sp, #12]
 8003dce:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003dd2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003dd6:	6023      	str	r3, [r4, #0]
 8003dd8:	6863      	ldr	r3, [r4, #4]
 8003dda:	4642      	mov	r2, r8
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	4628      	mov	r0, r5
 8003de0:	4653      	mov	r3, sl
 8003de2:	910b      	str	r1, [sp, #44]	; 0x2c
 8003de4:	f7ff fed4 	bl	8003b90 <__cvt>
 8003de8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003dea:	4680      	mov	r8, r0
 8003dec:	2947      	cmp	r1, #71	; 0x47
 8003dee:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003df0:	d108      	bne.n	8003e04 <_printf_float+0x138>
 8003df2:	1cc8      	adds	r0, r1, #3
 8003df4:	db02      	blt.n	8003dfc <_printf_float+0x130>
 8003df6:	6863      	ldr	r3, [r4, #4]
 8003df8:	4299      	cmp	r1, r3
 8003dfa:	dd40      	ble.n	8003e7e <_printf_float+0x1b2>
 8003dfc:	f1a9 0902 	sub.w	r9, r9, #2
 8003e00:	fa5f f989 	uxtb.w	r9, r9
 8003e04:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003e08:	d81f      	bhi.n	8003e4a <_printf_float+0x17e>
 8003e0a:	464a      	mov	r2, r9
 8003e0c:	3901      	subs	r1, #1
 8003e0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e12:	910d      	str	r1, [sp, #52]	; 0x34
 8003e14:	f7ff ff1b 	bl	8003c4e <__exponent>
 8003e18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e1a:	4682      	mov	sl, r0
 8003e1c:	1813      	adds	r3, r2, r0
 8003e1e:	2a01      	cmp	r2, #1
 8003e20:	6123      	str	r3, [r4, #16]
 8003e22:	dc02      	bgt.n	8003e2a <_printf_float+0x15e>
 8003e24:	6822      	ldr	r2, [r4, #0]
 8003e26:	07d2      	lsls	r2, r2, #31
 8003e28:	d501      	bpl.n	8003e2e <_printf_float+0x162>
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	6123      	str	r3, [r4, #16]
 8003e2e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d09b      	beq.n	8003d6e <_printf_float+0xa2>
 8003e36:	232d      	movs	r3, #45	; 0x2d
 8003e38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e3c:	e797      	b.n	8003d6e <_printf_float+0xa2>
 8003e3e:	2947      	cmp	r1, #71	; 0x47
 8003e40:	d1bc      	bne.n	8003dbc <_printf_float+0xf0>
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1ba      	bne.n	8003dbc <_printf_float+0xf0>
 8003e46:	2301      	movs	r3, #1
 8003e48:	e7b7      	b.n	8003dba <_printf_float+0xee>
 8003e4a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003e4e:	d118      	bne.n	8003e82 <_printf_float+0x1b6>
 8003e50:	2900      	cmp	r1, #0
 8003e52:	6863      	ldr	r3, [r4, #4]
 8003e54:	dd0b      	ble.n	8003e6e <_printf_float+0x1a2>
 8003e56:	6121      	str	r1, [r4, #16]
 8003e58:	b913      	cbnz	r3, 8003e60 <_printf_float+0x194>
 8003e5a:	6822      	ldr	r2, [r4, #0]
 8003e5c:	07d0      	lsls	r0, r2, #31
 8003e5e:	d502      	bpl.n	8003e66 <_printf_float+0x19a>
 8003e60:	3301      	adds	r3, #1
 8003e62:	440b      	add	r3, r1
 8003e64:	6123      	str	r3, [r4, #16]
 8003e66:	f04f 0a00 	mov.w	sl, #0
 8003e6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e6c:	e7df      	b.n	8003e2e <_printf_float+0x162>
 8003e6e:	b913      	cbnz	r3, 8003e76 <_printf_float+0x1aa>
 8003e70:	6822      	ldr	r2, [r4, #0]
 8003e72:	07d2      	lsls	r2, r2, #31
 8003e74:	d501      	bpl.n	8003e7a <_printf_float+0x1ae>
 8003e76:	3302      	adds	r3, #2
 8003e78:	e7f4      	b.n	8003e64 <_printf_float+0x198>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e7f2      	b.n	8003e64 <_printf_float+0x198>
 8003e7e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003e82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e84:	4299      	cmp	r1, r3
 8003e86:	db05      	blt.n	8003e94 <_printf_float+0x1c8>
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	6121      	str	r1, [r4, #16]
 8003e8c:	07d8      	lsls	r0, r3, #31
 8003e8e:	d5ea      	bpl.n	8003e66 <_printf_float+0x19a>
 8003e90:	1c4b      	adds	r3, r1, #1
 8003e92:	e7e7      	b.n	8003e64 <_printf_float+0x198>
 8003e94:	2900      	cmp	r1, #0
 8003e96:	bfcc      	ite	gt
 8003e98:	2201      	movgt	r2, #1
 8003e9a:	f1c1 0202 	rsble	r2, r1, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	e7e0      	b.n	8003e64 <_printf_float+0x198>
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	055a      	lsls	r2, r3, #21
 8003ea6:	d407      	bmi.n	8003eb8 <_printf_float+0x1ec>
 8003ea8:	6923      	ldr	r3, [r4, #16]
 8003eaa:	4642      	mov	r2, r8
 8003eac:	4631      	mov	r1, r6
 8003eae:	4628      	mov	r0, r5
 8003eb0:	47b8      	blx	r7
 8003eb2:	3001      	adds	r0, #1
 8003eb4:	d12b      	bne.n	8003f0e <_printf_float+0x242>
 8003eb6:	e764      	b.n	8003d82 <_printf_float+0xb6>
 8003eb8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003ebc:	f240 80dd 	bls.w	800407a <_printf_float+0x3ae>
 8003ec0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f7fc fdda 	bl	8000a80 <__aeabi_dcmpeq>
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	d033      	beq.n	8003f38 <_printf_float+0x26c>
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	4631      	mov	r1, r6
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	4a35      	ldr	r2, [pc, #212]	; (8003fac <_printf_float+0x2e0>)
 8003ed8:	47b8      	blx	r7
 8003eda:	3001      	adds	r0, #1
 8003edc:	f43f af51 	beq.w	8003d82 <_printf_float+0xb6>
 8003ee0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	db02      	blt.n	8003eee <_printf_float+0x222>
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	07d8      	lsls	r0, r3, #31
 8003eec:	d50f      	bpl.n	8003f0e <_printf_float+0x242>
 8003eee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ef2:	4631      	mov	r1, r6
 8003ef4:	4628      	mov	r0, r5
 8003ef6:	47b8      	blx	r7
 8003ef8:	3001      	adds	r0, #1
 8003efa:	f43f af42 	beq.w	8003d82 <_printf_float+0xb6>
 8003efe:	f04f 0800 	mov.w	r8, #0
 8003f02:	f104 091a 	add.w	r9, r4, #26
 8003f06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	4543      	cmp	r3, r8
 8003f0c:	dc09      	bgt.n	8003f22 <_printf_float+0x256>
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	079b      	lsls	r3, r3, #30
 8003f12:	f100 8102 	bmi.w	800411a <_printf_float+0x44e>
 8003f16:	68e0      	ldr	r0, [r4, #12]
 8003f18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003f1a:	4298      	cmp	r0, r3
 8003f1c:	bfb8      	it	lt
 8003f1e:	4618      	movlt	r0, r3
 8003f20:	e731      	b.n	8003d86 <_printf_float+0xba>
 8003f22:	2301      	movs	r3, #1
 8003f24:	464a      	mov	r2, r9
 8003f26:	4631      	mov	r1, r6
 8003f28:	4628      	mov	r0, r5
 8003f2a:	47b8      	blx	r7
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	f43f af28 	beq.w	8003d82 <_printf_float+0xb6>
 8003f32:	f108 0801 	add.w	r8, r8, #1
 8003f36:	e7e6      	b.n	8003f06 <_printf_float+0x23a>
 8003f38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	dc38      	bgt.n	8003fb0 <_printf_float+0x2e4>
 8003f3e:	2301      	movs	r3, #1
 8003f40:	4631      	mov	r1, r6
 8003f42:	4628      	mov	r0, r5
 8003f44:	4a19      	ldr	r2, [pc, #100]	; (8003fac <_printf_float+0x2e0>)
 8003f46:	47b8      	blx	r7
 8003f48:	3001      	adds	r0, #1
 8003f4a:	f43f af1a 	beq.w	8003d82 <_printf_float+0xb6>
 8003f4e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f52:	4313      	orrs	r3, r2
 8003f54:	d102      	bne.n	8003f5c <_printf_float+0x290>
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	07d9      	lsls	r1, r3, #31
 8003f5a:	d5d8      	bpl.n	8003f0e <_printf_float+0x242>
 8003f5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f60:	4631      	mov	r1, r6
 8003f62:	4628      	mov	r0, r5
 8003f64:	47b8      	blx	r7
 8003f66:	3001      	adds	r0, #1
 8003f68:	f43f af0b 	beq.w	8003d82 <_printf_float+0xb6>
 8003f6c:	f04f 0900 	mov.w	r9, #0
 8003f70:	f104 0a1a 	add.w	sl, r4, #26
 8003f74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f76:	425b      	negs	r3, r3
 8003f78:	454b      	cmp	r3, r9
 8003f7a:	dc01      	bgt.n	8003f80 <_printf_float+0x2b4>
 8003f7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f7e:	e794      	b.n	8003eaa <_printf_float+0x1de>
 8003f80:	2301      	movs	r3, #1
 8003f82:	4652      	mov	r2, sl
 8003f84:	4631      	mov	r1, r6
 8003f86:	4628      	mov	r0, r5
 8003f88:	47b8      	blx	r7
 8003f8a:	3001      	adds	r0, #1
 8003f8c:	f43f aef9 	beq.w	8003d82 <_printf_float+0xb6>
 8003f90:	f109 0901 	add.w	r9, r9, #1
 8003f94:	e7ee      	b.n	8003f74 <_printf_float+0x2a8>
 8003f96:	bf00      	nop
 8003f98:	7fefffff 	.word	0x7fefffff
 8003f9c:	0800674c 	.word	0x0800674c
 8003fa0:	08006750 	.word	0x08006750
 8003fa4:	08006758 	.word	0x08006758
 8003fa8:	08006754 	.word	0x08006754
 8003fac:	0800675c 	.word	0x0800675c
 8003fb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	bfa8      	it	ge
 8003fb8:	461a      	movge	r2, r3
 8003fba:	2a00      	cmp	r2, #0
 8003fbc:	4691      	mov	r9, r2
 8003fbe:	dc37      	bgt.n	8004030 <_printf_float+0x364>
 8003fc0:	f04f 0b00 	mov.w	fp, #0
 8003fc4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fc8:	f104 021a 	add.w	r2, r4, #26
 8003fcc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003fd0:	ebaa 0309 	sub.w	r3, sl, r9
 8003fd4:	455b      	cmp	r3, fp
 8003fd6:	dc33      	bgt.n	8004040 <_printf_float+0x374>
 8003fd8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	db3b      	blt.n	8004058 <_printf_float+0x38c>
 8003fe0:	6823      	ldr	r3, [r4, #0]
 8003fe2:	07da      	lsls	r2, r3, #31
 8003fe4:	d438      	bmi.n	8004058 <_printf_float+0x38c>
 8003fe6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fe8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003fea:	eba2 030a 	sub.w	r3, r2, sl
 8003fee:	eba2 0901 	sub.w	r9, r2, r1
 8003ff2:	4599      	cmp	r9, r3
 8003ff4:	bfa8      	it	ge
 8003ff6:	4699      	movge	r9, r3
 8003ff8:	f1b9 0f00 	cmp.w	r9, #0
 8003ffc:	dc34      	bgt.n	8004068 <_printf_float+0x39c>
 8003ffe:	f04f 0800 	mov.w	r8, #0
 8004002:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004006:	f104 0a1a 	add.w	sl, r4, #26
 800400a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800400e:	1a9b      	subs	r3, r3, r2
 8004010:	eba3 0309 	sub.w	r3, r3, r9
 8004014:	4543      	cmp	r3, r8
 8004016:	f77f af7a 	ble.w	8003f0e <_printf_float+0x242>
 800401a:	2301      	movs	r3, #1
 800401c:	4652      	mov	r2, sl
 800401e:	4631      	mov	r1, r6
 8004020:	4628      	mov	r0, r5
 8004022:	47b8      	blx	r7
 8004024:	3001      	adds	r0, #1
 8004026:	f43f aeac 	beq.w	8003d82 <_printf_float+0xb6>
 800402a:	f108 0801 	add.w	r8, r8, #1
 800402e:	e7ec      	b.n	800400a <_printf_float+0x33e>
 8004030:	4613      	mov	r3, r2
 8004032:	4631      	mov	r1, r6
 8004034:	4642      	mov	r2, r8
 8004036:	4628      	mov	r0, r5
 8004038:	47b8      	blx	r7
 800403a:	3001      	adds	r0, #1
 800403c:	d1c0      	bne.n	8003fc0 <_printf_float+0x2f4>
 800403e:	e6a0      	b.n	8003d82 <_printf_float+0xb6>
 8004040:	2301      	movs	r3, #1
 8004042:	4631      	mov	r1, r6
 8004044:	4628      	mov	r0, r5
 8004046:	920b      	str	r2, [sp, #44]	; 0x2c
 8004048:	47b8      	blx	r7
 800404a:	3001      	adds	r0, #1
 800404c:	f43f ae99 	beq.w	8003d82 <_printf_float+0xb6>
 8004050:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004052:	f10b 0b01 	add.w	fp, fp, #1
 8004056:	e7b9      	b.n	8003fcc <_printf_float+0x300>
 8004058:	4631      	mov	r1, r6
 800405a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800405e:	4628      	mov	r0, r5
 8004060:	47b8      	blx	r7
 8004062:	3001      	adds	r0, #1
 8004064:	d1bf      	bne.n	8003fe6 <_printf_float+0x31a>
 8004066:	e68c      	b.n	8003d82 <_printf_float+0xb6>
 8004068:	464b      	mov	r3, r9
 800406a:	4631      	mov	r1, r6
 800406c:	4628      	mov	r0, r5
 800406e:	eb08 020a 	add.w	r2, r8, sl
 8004072:	47b8      	blx	r7
 8004074:	3001      	adds	r0, #1
 8004076:	d1c2      	bne.n	8003ffe <_printf_float+0x332>
 8004078:	e683      	b.n	8003d82 <_printf_float+0xb6>
 800407a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800407c:	2a01      	cmp	r2, #1
 800407e:	dc01      	bgt.n	8004084 <_printf_float+0x3b8>
 8004080:	07db      	lsls	r3, r3, #31
 8004082:	d537      	bpl.n	80040f4 <_printf_float+0x428>
 8004084:	2301      	movs	r3, #1
 8004086:	4642      	mov	r2, r8
 8004088:	4631      	mov	r1, r6
 800408a:	4628      	mov	r0, r5
 800408c:	47b8      	blx	r7
 800408e:	3001      	adds	r0, #1
 8004090:	f43f ae77 	beq.w	8003d82 <_printf_float+0xb6>
 8004094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004098:	4631      	mov	r1, r6
 800409a:	4628      	mov	r0, r5
 800409c:	47b8      	blx	r7
 800409e:	3001      	adds	r0, #1
 80040a0:	f43f ae6f 	beq.w	8003d82 <_printf_float+0xb6>
 80040a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040a8:	2200      	movs	r2, #0
 80040aa:	2300      	movs	r3, #0
 80040ac:	f7fc fce8 	bl	8000a80 <__aeabi_dcmpeq>
 80040b0:	b9d8      	cbnz	r0, 80040ea <_printf_float+0x41e>
 80040b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040b4:	f108 0201 	add.w	r2, r8, #1
 80040b8:	3b01      	subs	r3, #1
 80040ba:	4631      	mov	r1, r6
 80040bc:	4628      	mov	r0, r5
 80040be:	47b8      	blx	r7
 80040c0:	3001      	adds	r0, #1
 80040c2:	d10e      	bne.n	80040e2 <_printf_float+0x416>
 80040c4:	e65d      	b.n	8003d82 <_printf_float+0xb6>
 80040c6:	2301      	movs	r3, #1
 80040c8:	464a      	mov	r2, r9
 80040ca:	4631      	mov	r1, r6
 80040cc:	4628      	mov	r0, r5
 80040ce:	47b8      	blx	r7
 80040d0:	3001      	adds	r0, #1
 80040d2:	f43f ae56 	beq.w	8003d82 <_printf_float+0xb6>
 80040d6:	f108 0801 	add.w	r8, r8, #1
 80040da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040dc:	3b01      	subs	r3, #1
 80040de:	4543      	cmp	r3, r8
 80040e0:	dcf1      	bgt.n	80040c6 <_printf_float+0x3fa>
 80040e2:	4653      	mov	r3, sl
 80040e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040e8:	e6e0      	b.n	8003eac <_printf_float+0x1e0>
 80040ea:	f04f 0800 	mov.w	r8, #0
 80040ee:	f104 091a 	add.w	r9, r4, #26
 80040f2:	e7f2      	b.n	80040da <_printf_float+0x40e>
 80040f4:	2301      	movs	r3, #1
 80040f6:	4642      	mov	r2, r8
 80040f8:	e7df      	b.n	80040ba <_printf_float+0x3ee>
 80040fa:	2301      	movs	r3, #1
 80040fc:	464a      	mov	r2, r9
 80040fe:	4631      	mov	r1, r6
 8004100:	4628      	mov	r0, r5
 8004102:	47b8      	blx	r7
 8004104:	3001      	adds	r0, #1
 8004106:	f43f ae3c 	beq.w	8003d82 <_printf_float+0xb6>
 800410a:	f108 0801 	add.w	r8, r8, #1
 800410e:	68e3      	ldr	r3, [r4, #12]
 8004110:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004112:	1a5b      	subs	r3, r3, r1
 8004114:	4543      	cmp	r3, r8
 8004116:	dcf0      	bgt.n	80040fa <_printf_float+0x42e>
 8004118:	e6fd      	b.n	8003f16 <_printf_float+0x24a>
 800411a:	f04f 0800 	mov.w	r8, #0
 800411e:	f104 0919 	add.w	r9, r4, #25
 8004122:	e7f4      	b.n	800410e <_printf_float+0x442>

08004124 <_printf_common>:
 8004124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004128:	4616      	mov	r6, r2
 800412a:	4699      	mov	r9, r3
 800412c:	688a      	ldr	r2, [r1, #8]
 800412e:	690b      	ldr	r3, [r1, #16]
 8004130:	4607      	mov	r7, r0
 8004132:	4293      	cmp	r3, r2
 8004134:	bfb8      	it	lt
 8004136:	4613      	movlt	r3, r2
 8004138:	6033      	str	r3, [r6, #0]
 800413a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800413e:	460c      	mov	r4, r1
 8004140:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004144:	b10a      	cbz	r2, 800414a <_printf_common+0x26>
 8004146:	3301      	adds	r3, #1
 8004148:	6033      	str	r3, [r6, #0]
 800414a:	6823      	ldr	r3, [r4, #0]
 800414c:	0699      	lsls	r1, r3, #26
 800414e:	bf42      	ittt	mi
 8004150:	6833      	ldrmi	r3, [r6, #0]
 8004152:	3302      	addmi	r3, #2
 8004154:	6033      	strmi	r3, [r6, #0]
 8004156:	6825      	ldr	r5, [r4, #0]
 8004158:	f015 0506 	ands.w	r5, r5, #6
 800415c:	d106      	bne.n	800416c <_printf_common+0x48>
 800415e:	f104 0a19 	add.w	sl, r4, #25
 8004162:	68e3      	ldr	r3, [r4, #12]
 8004164:	6832      	ldr	r2, [r6, #0]
 8004166:	1a9b      	subs	r3, r3, r2
 8004168:	42ab      	cmp	r3, r5
 800416a:	dc28      	bgt.n	80041be <_printf_common+0x9a>
 800416c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004170:	1e13      	subs	r3, r2, #0
 8004172:	6822      	ldr	r2, [r4, #0]
 8004174:	bf18      	it	ne
 8004176:	2301      	movne	r3, #1
 8004178:	0692      	lsls	r2, r2, #26
 800417a:	d42d      	bmi.n	80041d8 <_printf_common+0xb4>
 800417c:	4649      	mov	r1, r9
 800417e:	4638      	mov	r0, r7
 8004180:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004184:	47c0      	blx	r8
 8004186:	3001      	adds	r0, #1
 8004188:	d020      	beq.n	80041cc <_printf_common+0xa8>
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	68e5      	ldr	r5, [r4, #12]
 800418e:	f003 0306 	and.w	r3, r3, #6
 8004192:	2b04      	cmp	r3, #4
 8004194:	bf18      	it	ne
 8004196:	2500      	movne	r5, #0
 8004198:	6832      	ldr	r2, [r6, #0]
 800419a:	f04f 0600 	mov.w	r6, #0
 800419e:	68a3      	ldr	r3, [r4, #8]
 80041a0:	bf08      	it	eq
 80041a2:	1aad      	subeq	r5, r5, r2
 80041a4:	6922      	ldr	r2, [r4, #16]
 80041a6:	bf08      	it	eq
 80041a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041ac:	4293      	cmp	r3, r2
 80041ae:	bfc4      	itt	gt
 80041b0:	1a9b      	subgt	r3, r3, r2
 80041b2:	18ed      	addgt	r5, r5, r3
 80041b4:	341a      	adds	r4, #26
 80041b6:	42b5      	cmp	r5, r6
 80041b8:	d11a      	bne.n	80041f0 <_printf_common+0xcc>
 80041ba:	2000      	movs	r0, #0
 80041bc:	e008      	b.n	80041d0 <_printf_common+0xac>
 80041be:	2301      	movs	r3, #1
 80041c0:	4652      	mov	r2, sl
 80041c2:	4649      	mov	r1, r9
 80041c4:	4638      	mov	r0, r7
 80041c6:	47c0      	blx	r8
 80041c8:	3001      	adds	r0, #1
 80041ca:	d103      	bne.n	80041d4 <_printf_common+0xb0>
 80041cc:	f04f 30ff 	mov.w	r0, #4294967295
 80041d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d4:	3501      	adds	r5, #1
 80041d6:	e7c4      	b.n	8004162 <_printf_common+0x3e>
 80041d8:	2030      	movs	r0, #48	; 0x30
 80041da:	18e1      	adds	r1, r4, r3
 80041dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041e6:	4422      	add	r2, r4
 80041e8:	3302      	adds	r3, #2
 80041ea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041ee:	e7c5      	b.n	800417c <_printf_common+0x58>
 80041f0:	2301      	movs	r3, #1
 80041f2:	4622      	mov	r2, r4
 80041f4:	4649      	mov	r1, r9
 80041f6:	4638      	mov	r0, r7
 80041f8:	47c0      	blx	r8
 80041fa:	3001      	adds	r0, #1
 80041fc:	d0e6      	beq.n	80041cc <_printf_common+0xa8>
 80041fe:	3601      	adds	r6, #1
 8004200:	e7d9      	b.n	80041b6 <_printf_common+0x92>
	...

08004204 <_printf_i>:
 8004204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004208:	460c      	mov	r4, r1
 800420a:	7e27      	ldrb	r7, [r4, #24]
 800420c:	4691      	mov	r9, r2
 800420e:	2f78      	cmp	r7, #120	; 0x78
 8004210:	4680      	mov	r8, r0
 8004212:	469a      	mov	sl, r3
 8004214:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004216:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800421a:	d807      	bhi.n	800422c <_printf_i+0x28>
 800421c:	2f62      	cmp	r7, #98	; 0x62
 800421e:	d80a      	bhi.n	8004236 <_printf_i+0x32>
 8004220:	2f00      	cmp	r7, #0
 8004222:	f000 80d9 	beq.w	80043d8 <_printf_i+0x1d4>
 8004226:	2f58      	cmp	r7, #88	; 0x58
 8004228:	f000 80a4 	beq.w	8004374 <_printf_i+0x170>
 800422c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004230:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004234:	e03a      	b.n	80042ac <_printf_i+0xa8>
 8004236:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800423a:	2b15      	cmp	r3, #21
 800423c:	d8f6      	bhi.n	800422c <_printf_i+0x28>
 800423e:	a001      	add	r0, pc, #4	; (adr r0, 8004244 <_printf_i+0x40>)
 8004240:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004244:	0800429d 	.word	0x0800429d
 8004248:	080042b1 	.word	0x080042b1
 800424c:	0800422d 	.word	0x0800422d
 8004250:	0800422d 	.word	0x0800422d
 8004254:	0800422d 	.word	0x0800422d
 8004258:	0800422d 	.word	0x0800422d
 800425c:	080042b1 	.word	0x080042b1
 8004260:	0800422d 	.word	0x0800422d
 8004264:	0800422d 	.word	0x0800422d
 8004268:	0800422d 	.word	0x0800422d
 800426c:	0800422d 	.word	0x0800422d
 8004270:	080043bf 	.word	0x080043bf
 8004274:	080042e1 	.word	0x080042e1
 8004278:	080043a1 	.word	0x080043a1
 800427c:	0800422d 	.word	0x0800422d
 8004280:	0800422d 	.word	0x0800422d
 8004284:	080043e1 	.word	0x080043e1
 8004288:	0800422d 	.word	0x0800422d
 800428c:	080042e1 	.word	0x080042e1
 8004290:	0800422d 	.word	0x0800422d
 8004294:	0800422d 	.word	0x0800422d
 8004298:	080043a9 	.word	0x080043a9
 800429c:	680b      	ldr	r3, [r1, #0]
 800429e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80042a2:	1d1a      	adds	r2, r3, #4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	600a      	str	r2, [r1, #0]
 80042a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0a4      	b.n	80043fa <_printf_i+0x1f6>
 80042b0:	6825      	ldr	r5, [r4, #0]
 80042b2:	6808      	ldr	r0, [r1, #0]
 80042b4:	062e      	lsls	r6, r5, #24
 80042b6:	f100 0304 	add.w	r3, r0, #4
 80042ba:	d50a      	bpl.n	80042d2 <_printf_i+0xce>
 80042bc:	6805      	ldr	r5, [r0, #0]
 80042be:	600b      	str	r3, [r1, #0]
 80042c0:	2d00      	cmp	r5, #0
 80042c2:	da03      	bge.n	80042cc <_printf_i+0xc8>
 80042c4:	232d      	movs	r3, #45	; 0x2d
 80042c6:	426d      	negs	r5, r5
 80042c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042cc:	230a      	movs	r3, #10
 80042ce:	485e      	ldr	r0, [pc, #376]	; (8004448 <_printf_i+0x244>)
 80042d0:	e019      	b.n	8004306 <_printf_i+0x102>
 80042d2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80042d6:	6805      	ldr	r5, [r0, #0]
 80042d8:	600b      	str	r3, [r1, #0]
 80042da:	bf18      	it	ne
 80042dc:	b22d      	sxthne	r5, r5
 80042de:	e7ef      	b.n	80042c0 <_printf_i+0xbc>
 80042e0:	680b      	ldr	r3, [r1, #0]
 80042e2:	6825      	ldr	r5, [r4, #0]
 80042e4:	1d18      	adds	r0, r3, #4
 80042e6:	6008      	str	r0, [r1, #0]
 80042e8:	0628      	lsls	r0, r5, #24
 80042ea:	d501      	bpl.n	80042f0 <_printf_i+0xec>
 80042ec:	681d      	ldr	r5, [r3, #0]
 80042ee:	e002      	b.n	80042f6 <_printf_i+0xf2>
 80042f0:	0669      	lsls	r1, r5, #25
 80042f2:	d5fb      	bpl.n	80042ec <_printf_i+0xe8>
 80042f4:	881d      	ldrh	r5, [r3, #0]
 80042f6:	2f6f      	cmp	r7, #111	; 0x6f
 80042f8:	bf0c      	ite	eq
 80042fa:	2308      	moveq	r3, #8
 80042fc:	230a      	movne	r3, #10
 80042fe:	4852      	ldr	r0, [pc, #328]	; (8004448 <_printf_i+0x244>)
 8004300:	2100      	movs	r1, #0
 8004302:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004306:	6866      	ldr	r6, [r4, #4]
 8004308:	2e00      	cmp	r6, #0
 800430a:	bfa8      	it	ge
 800430c:	6821      	ldrge	r1, [r4, #0]
 800430e:	60a6      	str	r6, [r4, #8]
 8004310:	bfa4      	itt	ge
 8004312:	f021 0104 	bicge.w	r1, r1, #4
 8004316:	6021      	strge	r1, [r4, #0]
 8004318:	b90d      	cbnz	r5, 800431e <_printf_i+0x11a>
 800431a:	2e00      	cmp	r6, #0
 800431c:	d04d      	beq.n	80043ba <_printf_i+0x1b6>
 800431e:	4616      	mov	r6, r2
 8004320:	fbb5 f1f3 	udiv	r1, r5, r3
 8004324:	fb03 5711 	mls	r7, r3, r1, r5
 8004328:	5dc7      	ldrb	r7, [r0, r7]
 800432a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800432e:	462f      	mov	r7, r5
 8004330:	42bb      	cmp	r3, r7
 8004332:	460d      	mov	r5, r1
 8004334:	d9f4      	bls.n	8004320 <_printf_i+0x11c>
 8004336:	2b08      	cmp	r3, #8
 8004338:	d10b      	bne.n	8004352 <_printf_i+0x14e>
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	07df      	lsls	r7, r3, #31
 800433e:	d508      	bpl.n	8004352 <_printf_i+0x14e>
 8004340:	6923      	ldr	r3, [r4, #16]
 8004342:	6861      	ldr	r1, [r4, #4]
 8004344:	4299      	cmp	r1, r3
 8004346:	bfde      	ittt	le
 8004348:	2330      	movle	r3, #48	; 0x30
 800434a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800434e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004352:	1b92      	subs	r2, r2, r6
 8004354:	6122      	str	r2, [r4, #16]
 8004356:	464b      	mov	r3, r9
 8004358:	4621      	mov	r1, r4
 800435a:	4640      	mov	r0, r8
 800435c:	f8cd a000 	str.w	sl, [sp]
 8004360:	aa03      	add	r2, sp, #12
 8004362:	f7ff fedf 	bl	8004124 <_printf_common>
 8004366:	3001      	adds	r0, #1
 8004368:	d14c      	bne.n	8004404 <_printf_i+0x200>
 800436a:	f04f 30ff 	mov.w	r0, #4294967295
 800436e:	b004      	add	sp, #16
 8004370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004374:	4834      	ldr	r0, [pc, #208]	; (8004448 <_printf_i+0x244>)
 8004376:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800437a:	680e      	ldr	r6, [r1, #0]
 800437c:	6823      	ldr	r3, [r4, #0]
 800437e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004382:	061f      	lsls	r7, r3, #24
 8004384:	600e      	str	r6, [r1, #0]
 8004386:	d514      	bpl.n	80043b2 <_printf_i+0x1ae>
 8004388:	07d9      	lsls	r1, r3, #31
 800438a:	bf44      	itt	mi
 800438c:	f043 0320 	orrmi.w	r3, r3, #32
 8004390:	6023      	strmi	r3, [r4, #0]
 8004392:	b91d      	cbnz	r5, 800439c <_printf_i+0x198>
 8004394:	6823      	ldr	r3, [r4, #0]
 8004396:	f023 0320 	bic.w	r3, r3, #32
 800439a:	6023      	str	r3, [r4, #0]
 800439c:	2310      	movs	r3, #16
 800439e:	e7af      	b.n	8004300 <_printf_i+0xfc>
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	f043 0320 	orr.w	r3, r3, #32
 80043a6:	6023      	str	r3, [r4, #0]
 80043a8:	2378      	movs	r3, #120	; 0x78
 80043aa:	4828      	ldr	r0, [pc, #160]	; (800444c <_printf_i+0x248>)
 80043ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043b0:	e7e3      	b.n	800437a <_printf_i+0x176>
 80043b2:	065e      	lsls	r6, r3, #25
 80043b4:	bf48      	it	mi
 80043b6:	b2ad      	uxthmi	r5, r5
 80043b8:	e7e6      	b.n	8004388 <_printf_i+0x184>
 80043ba:	4616      	mov	r6, r2
 80043bc:	e7bb      	b.n	8004336 <_printf_i+0x132>
 80043be:	680b      	ldr	r3, [r1, #0]
 80043c0:	6826      	ldr	r6, [r4, #0]
 80043c2:	1d1d      	adds	r5, r3, #4
 80043c4:	6960      	ldr	r0, [r4, #20]
 80043c6:	600d      	str	r5, [r1, #0]
 80043c8:	0635      	lsls	r5, r6, #24
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	d501      	bpl.n	80043d2 <_printf_i+0x1ce>
 80043ce:	6018      	str	r0, [r3, #0]
 80043d0:	e002      	b.n	80043d8 <_printf_i+0x1d4>
 80043d2:	0671      	lsls	r1, r6, #25
 80043d4:	d5fb      	bpl.n	80043ce <_printf_i+0x1ca>
 80043d6:	8018      	strh	r0, [r3, #0]
 80043d8:	2300      	movs	r3, #0
 80043da:	4616      	mov	r6, r2
 80043dc:	6123      	str	r3, [r4, #16]
 80043de:	e7ba      	b.n	8004356 <_printf_i+0x152>
 80043e0:	680b      	ldr	r3, [r1, #0]
 80043e2:	1d1a      	adds	r2, r3, #4
 80043e4:	600a      	str	r2, [r1, #0]
 80043e6:	681e      	ldr	r6, [r3, #0]
 80043e8:	2100      	movs	r1, #0
 80043ea:	4630      	mov	r0, r6
 80043ec:	6862      	ldr	r2, [r4, #4]
 80043ee:	f001 f9b5 	bl	800575c <memchr>
 80043f2:	b108      	cbz	r0, 80043f8 <_printf_i+0x1f4>
 80043f4:	1b80      	subs	r0, r0, r6
 80043f6:	6060      	str	r0, [r4, #4]
 80043f8:	6863      	ldr	r3, [r4, #4]
 80043fa:	6123      	str	r3, [r4, #16]
 80043fc:	2300      	movs	r3, #0
 80043fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004402:	e7a8      	b.n	8004356 <_printf_i+0x152>
 8004404:	4632      	mov	r2, r6
 8004406:	4649      	mov	r1, r9
 8004408:	4640      	mov	r0, r8
 800440a:	6923      	ldr	r3, [r4, #16]
 800440c:	47d0      	blx	sl
 800440e:	3001      	adds	r0, #1
 8004410:	d0ab      	beq.n	800436a <_printf_i+0x166>
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	079b      	lsls	r3, r3, #30
 8004416:	d413      	bmi.n	8004440 <_printf_i+0x23c>
 8004418:	68e0      	ldr	r0, [r4, #12]
 800441a:	9b03      	ldr	r3, [sp, #12]
 800441c:	4298      	cmp	r0, r3
 800441e:	bfb8      	it	lt
 8004420:	4618      	movlt	r0, r3
 8004422:	e7a4      	b.n	800436e <_printf_i+0x16a>
 8004424:	2301      	movs	r3, #1
 8004426:	4632      	mov	r2, r6
 8004428:	4649      	mov	r1, r9
 800442a:	4640      	mov	r0, r8
 800442c:	47d0      	blx	sl
 800442e:	3001      	adds	r0, #1
 8004430:	d09b      	beq.n	800436a <_printf_i+0x166>
 8004432:	3501      	adds	r5, #1
 8004434:	68e3      	ldr	r3, [r4, #12]
 8004436:	9903      	ldr	r1, [sp, #12]
 8004438:	1a5b      	subs	r3, r3, r1
 800443a:	42ab      	cmp	r3, r5
 800443c:	dcf2      	bgt.n	8004424 <_printf_i+0x220>
 800443e:	e7eb      	b.n	8004418 <_printf_i+0x214>
 8004440:	2500      	movs	r5, #0
 8004442:	f104 0619 	add.w	r6, r4, #25
 8004446:	e7f5      	b.n	8004434 <_printf_i+0x230>
 8004448:	0800675e 	.word	0x0800675e
 800444c:	0800676f 	.word	0x0800676f

08004450 <iprintf>:
 8004450:	b40f      	push	{r0, r1, r2, r3}
 8004452:	4b0a      	ldr	r3, [pc, #40]	; (800447c <iprintf+0x2c>)
 8004454:	b513      	push	{r0, r1, r4, lr}
 8004456:	681c      	ldr	r4, [r3, #0]
 8004458:	b124      	cbz	r4, 8004464 <iprintf+0x14>
 800445a:	69a3      	ldr	r3, [r4, #24]
 800445c:	b913      	cbnz	r3, 8004464 <iprintf+0x14>
 800445e:	4620      	mov	r0, r4
 8004460:	f001 f86a 	bl	8005538 <__sinit>
 8004464:	ab05      	add	r3, sp, #20
 8004466:	4620      	mov	r0, r4
 8004468:	9a04      	ldr	r2, [sp, #16]
 800446a:	68a1      	ldr	r1, [r4, #8]
 800446c:	9301      	str	r3, [sp, #4]
 800446e:	f001 fdef 	bl	8006050 <_vfiprintf_r>
 8004472:	b002      	add	sp, #8
 8004474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004478:	b004      	add	sp, #16
 800447a:	4770      	bx	lr
 800447c:	2000000c 	.word	0x2000000c

08004480 <setvbuf>:
 8004480:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004484:	461d      	mov	r5, r3
 8004486:	4b5d      	ldr	r3, [pc, #372]	; (80045fc <setvbuf+0x17c>)
 8004488:	4604      	mov	r4, r0
 800448a:	681f      	ldr	r7, [r3, #0]
 800448c:	460e      	mov	r6, r1
 800448e:	4690      	mov	r8, r2
 8004490:	b127      	cbz	r7, 800449c <setvbuf+0x1c>
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	b913      	cbnz	r3, 800449c <setvbuf+0x1c>
 8004496:	4638      	mov	r0, r7
 8004498:	f001 f84e 	bl	8005538 <__sinit>
 800449c:	4b58      	ldr	r3, [pc, #352]	; (8004600 <setvbuf+0x180>)
 800449e:	429c      	cmp	r4, r3
 80044a0:	d167      	bne.n	8004572 <setvbuf+0xf2>
 80044a2:	687c      	ldr	r4, [r7, #4]
 80044a4:	f1b8 0f02 	cmp.w	r8, #2
 80044a8:	d006      	beq.n	80044b8 <setvbuf+0x38>
 80044aa:	f1b8 0f01 	cmp.w	r8, #1
 80044ae:	f200 809f 	bhi.w	80045f0 <setvbuf+0x170>
 80044b2:	2d00      	cmp	r5, #0
 80044b4:	f2c0 809c 	blt.w	80045f0 <setvbuf+0x170>
 80044b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044ba:	07db      	lsls	r3, r3, #31
 80044bc:	d405      	bmi.n	80044ca <setvbuf+0x4a>
 80044be:	89a3      	ldrh	r3, [r4, #12]
 80044c0:	0598      	lsls	r0, r3, #22
 80044c2:	d402      	bmi.n	80044ca <setvbuf+0x4a>
 80044c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044c6:	f001 f8da 	bl	800567e <__retarget_lock_acquire_recursive>
 80044ca:	4621      	mov	r1, r4
 80044cc:	4638      	mov	r0, r7
 80044ce:	f000 ff9f 	bl	8005410 <_fflush_r>
 80044d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044d4:	b141      	cbz	r1, 80044e8 <setvbuf+0x68>
 80044d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044da:	4299      	cmp	r1, r3
 80044dc:	d002      	beq.n	80044e4 <setvbuf+0x64>
 80044de:	4638      	mov	r0, r7
 80044e0:	f001 fce8 	bl	8005eb4 <_free_r>
 80044e4:	2300      	movs	r3, #0
 80044e6:	6363      	str	r3, [r4, #52]	; 0x34
 80044e8:	2300      	movs	r3, #0
 80044ea:	61a3      	str	r3, [r4, #24]
 80044ec:	6063      	str	r3, [r4, #4]
 80044ee:	89a3      	ldrh	r3, [r4, #12]
 80044f0:	0619      	lsls	r1, r3, #24
 80044f2:	d503      	bpl.n	80044fc <setvbuf+0x7c>
 80044f4:	4638      	mov	r0, r7
 80044f6:	6921      	ldr	r1, [r4, #16]
 80044f8:	f001 fcdc 	bl	8005eb4 <_free_r>
 80044fc:	89a3      	ldrh	r3, [r4, #12]
 80044fe:	f1b8 0f02 	cmp.w	r8, #2
 8004502:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004506:	f023 0303 	bic.w	r3, r3, #3
 800450a:	81a3      	strh	r3, [r4, #12]
 800450c:	d06c      	beq.n	80045e8 <setvbuf+0x168>
 800450e:	ab01      	add	r3, sp, #4
 8004510:	466a      	mov	r2, sp
 8004512:	4621      	mov	r1, r4
 8004514:	4638      	mov	r0, r7
 8004516:	f001 f8b4 	bl	8005682 <__swhatbuf_r>
 800451a:	89a3      	ldrh	r3, [r4, #12]
 800451c:	4318      	orrs	r0, r3
 800451e:	81a0      	strh	r0, [r4, #12]
 8004520:	2d00      	cmp	r5, #0
 8004522:	d130      	bne.n	8004586 <setvbuf+0x106>
 8004524:	9d00      	ldr	r5, [sp, #0]
 8004526:	4628      	mov	r0, r5
 8004528:	f001 f910 	bl	800574c <malloc>
 800452c:	4606      	mov	r6, r0
 800452e:	2800      	cmp	r0, #0
 8004530:	d155      	bne.n	80045de <setvbuf+0x15e>
 8004532:	f8dd 9000 	ldr.w	r9, [sp]
 8004536:	45a9      	cmp	r9, r5
 8004538:	d14a      	bne.n	80045d0 <setvbuf+0x150>
 800453a:	f04f 35ff 	mov.w	r5, #4294967295
 800453e:	2200      	movs	r2, #0
 8004540:	60a2      	str	r2, [r4, #8]
 8004542:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8004546:	6022      	str	r2, [r4, #0]
 8004548:	6122      	str	r2, [r4, #16]
 800454a:	2201      	movs	r2, #1
 800454c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004550:	6162      	str	r2, [r4, #20]
 8004552:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004554:	f043 0302 	orr.w	r3, r3, #2
 8004558:	07d2      	lsls	r2, r2, #31
 800455a:	81a3      	strh	r3, [r4, #12]
 800455c:	d405      	bmi.n	800456a <setvbuf+0xea>
 800455e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004562:	d102      	bne.n	800456a <setvbuf+0xea>
 8004564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004566:	f001 f88b 	bl	8005680 <__retarget_lock_release_recursive>
 800456a:	4628      	mov	r0, r5
 800456c:	b003      	add	sp, #12
 800456e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004572:	4b24      	ldr	r3, [pc, #144]	; (8004604 <setvbuf+0x184>)
 8004574:	429c      	cmp	r4, r3
 8004576:	d101      	bne.n	800457c <setvbuf+0xfc>
 8004578:	68bc      	ldr	r4, [r7, #8]
 800457a:	e793      	b.n	80044a4 <setvbuf+0x24>
 800457c:	4b22      	ldr	r3, [pc, #136]	; (8004608 <setvbuf+0x188>)
 800457e:	429c      	cmp	r4, r3
 8004580:	bf08      	it	eq
 8004582:	68fc      	ldreq	r4, [r7, #12]
 8004584:	e78e      	b.n	80044a4 <setvbuf+0x24>
 8004586:	2e00      	cmp	r6, #0
 8004588:	d0cd      	beq.n	8004526 <setvbuf+0xa6>
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	b913      	cbnz	r3, 8004594 <setvbuf+0x114>
 800458e:	4638      	mov	r0, r7
 8004590:	f000 ffd2 	bl	8005538 <__sinit>
 8004594:	f1b8 0f01 	cmp.w	r8, #1
 8004598:	bf08      	it	eq
 800459a:	89a3      	ldrheq	r3, [r4, #12]
 800459c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80045a0:	bf04      	itt	eq
 80045a2:	f043 0301 	orreq.w	r3, r3, #1
 80045a6:	81a3      	strheq	r3, [r4, #12]
 80045a8:	89a2      	ldrh	r2, [r4, #12]
 80045aa:	6026      	str	r6, [r4, #0]
 80045ac:	f012 0308 	ands.w	r3, r2, #8
 80045b0:	d01c      	beq.n	80045ec <setvbuf+0x16c>
 80045b2:	07d3      	lsls	r3, r2, #31
 80045b4:	bf41      	itttt	mi
 80045b6:	2300      	movmi	r3, #0
 80045b8:	426d      	negmi	r5, r5
 80045ba:	60a3      	strmi	r3, [r4, #8]
 80045bc:	61a5      	strmi	r5, [r4, #24]
 80045be:	bf58      	it	pl
 80045c0:	60a5      	strpl	r5, [r4, #8]
 80045c2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80045c4:	f015 0501 	ands.w	r5, r5, #1
 80045c8:	d115      	bne.n	80045f6 <setvbuf+0x176>
 80045ca:	f412 7f00 	tst.w	r2, #512	; 0x200
 80045ce:	e7c8      	b.n	8004562 <setvbuf+0xe2>
 80045d0:	4648      	mov	r0, r9
 80045d2:	f001 f8bb 	bl	800574c <malloc>
 80045d6:	4606      	mov	r6, r0
 80045d8:	2800      	cmp	r0, #0
 80045da:	d0ae      	beq.n	800453a <setvbuf+0xba>
 80045dc:	464d      	mov	r5, r9
 80045de:	89a3      	ldrh	r3, [r4, #12]
 80045e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045e4:	81a3      	strh	r3, [r4, #12]
 80045e6:	e7d0      	b.n	800458a <setvbuf+0x10a>
 80045e8:	2500      	movs	r5, #0
 80045ea:	e7a8      	b.n	800453e <setvbuf+0xbe>
 80045ec:	60a3      	str	r3, [r4, #8]
 80045ee:	e7e8      	b.n	80045c2 <setvbuf+0x142>
 80045f0:	f04f 35ff 	mov.w	r5, #4294967295
 80045f4:	e7b9      	b.n	800456a <setvbuf+0xea>
 80045f6:	2500      	movs	r5, #0
 80045f8:	e7b7      	b.n	800456a <setvbuf+0xea>
 80045fa:	bf00      	nop
 80045fc:	2000000c 	.word	0x2000000c
 8004600:	08006834 	.word	0x08006834
 8004604:	08006854 	.word	0x08006854
 8004608:	08006814 	.word	0x08006814

0800460c <quorem>:
 800460c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004610:	6903      	ldr	r3, [r0, #16]
 8004612:	690c      	ldr	r4, [r1, #16]
 8004614:	4607      	mov	r7, r0
 8004616:	42a3      	cmp	r3, r4
 8004618:	f2c0 8083 	blt.w	8004722 <quorem+0x116>
 800461c:	3c01      	subs	r4, #1
 800461e:	f100 0514 	add.w	r5, r0, #20
 8004622:	f101 0814 	add.w	r8, r1, #20
 8004626:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800462a:	9301      	str	r3, [sp, #4]
 800462c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004630:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004634:	3301      	adds	r3, #1
 8004636:	429a      	cmp	r2, r3
 8004638:	fbb2 f6f3 	udiv	r6, r2, r3
 800463c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004640:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004644:	d332      	bcc.n	80046ac <quorem+0xa0>
 8004646:	f04f 0e00 	mov.w	lr, #0
 800464a:	4640      	mov	r0, r8
 800464c:	46ac      	mov	ip, r5
 800464e:	46f2      	mov	sl, lr
 8004650:	f850 2b04 	ldr.w	r2, [r0], #4
 8004654:	b293      	uxth	r3, r2
 8004656:	fb06 e303 	mla	r3, r6, r3, lr
 800465a:	0c12      	lsrs	r2, r2, #16
 800465c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004660:	fb06 e202 	mla	r2, r6, r2, lr
 8004664:	b29b      	uxth	r3, r3
 8004666:	ebaa 0303 	sub.w	r3, sl, r3
 800466a:	f8dc a000 	ldr.w	sl, [ip]
 800466e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004672:	fa1f fa8a 	uxth.w	sl, sl
 8004676:	4453      	add	r3, sl
 8004678:	fa1f fa82 	uxth.w	sl, r2
 800467c:	f8dc 2000 	ldr.w	r2, [ip]
 8004680:	4581      	cmp	r9, r0
 8004682:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004686:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800468a:	b29b      	uxth	r3, r3
 800468c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004690:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004694:	f84c 3b04 	str.w	r3, [ip], #4
 8004698:	d2da      	bcs.n	8004650 <quorem+0x44>
 800469a:	f855 300b 	ldr.w	r3, [r5, fp]
 800469e:	b92b      	cbnz	r3, 80046ac <quorem+0xa0>
 80046a0:	9b01      	ldr	r3, [sp, #4]
 80046a2:	3b04      	subs	r3, #4
 80046a4:	429d      	cmp	r5, r3
 80046a6:	461a      	mov	r2, r3
 80046a8:	d32f      	bcc.n	800470a <quorem+0xfe>
 80046aa:	613c      	str	r4, [r7, #16]
 80046ac:	4638      	mov	r0, r7
 80046ae:	f001 faeb 	bl	8005c88 <__mcmp>
 80046b2:	2800      	cmp	r0, #0
 80046b4:	db25      	blt.n	8004702 <quorem+0xf6>
 80046b6:	4628      	mov	r0, r5
 80046b8:	f04f 0c00 	mov.w	ip, #0
 80046bc:	3601      	adds	r6, #1
 80046be:	f858 1b04 	ldr.w	r1, [r8], #4
 80046c2:	f8d0 e000 	ldr.w	lr, [r0]
 80046c6:	b28b      	uxth	r3, r1
 80046c8:	ebac 0303 	sub.w	r3, ip, r3
 80046cc:	fa1f f28e 	uxth.w	r2, lr
 80046d0:	4413      	add	r3, r2
 80046d2:	0c0a      	lsrs	r2, r1, #16
 80046d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80046d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80046dc:	b29b      	uxth	r3, r3
 80046de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046e2:	45c1      	cmp	r9, r8
 80046e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80046e8:	f840 3b04 	str.w	r3, [r0], #4
 80046ec:	d2e7      	bcs.n	80046be <quorem+0xb2>
 80046ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80046f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80046f6:	b922      	cbnz	r2, 8004702 <quorem+0xf6>
 80046f8:	3b04      	subs	r3, #4
 80046fa:	429d      	cmp	r5, r3
 80046fc:	461a      	mov	r2, r3
 80046fe:	d30a      	bcc.n	8004716 <quorem+0x10a>
 8004700:	613c      	str	r4, [r7, #16]
 8004702:	4630      	mov	r0, r6
 8004704:	b003      	add	sp, #12
 8004706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800470a:	6812      	ldr	r2, [r2, #0]
 800470c:	3b04      	subs	r3, #4
 800470e:	2a00      	cmp	r2, #0
 8004710:	d1cb      	bne.n	80046aa <quorem+0x9e>
 8004712:	3c01      	subs	r4, #1
 8004714:	e7c6      	b.n	80046a4 <quorem+0x98>
 8004716:	6812      	ldr	r2, [r2, #0]
 8004718:	3b04      	subs	r3, #4
 800471a:	2a00      	cmp	r2, #0
 800471c:	d1f0      	bne.n	8004700 <quorem+0xf4>
 800471e:	3c01      	subs	r4, #1
 8004720:	e7eb      	b.n	80046fa <quorem+0xee>
 8004722:	2000      	movs	r0, #0
 8004724:	e7ee      	b.n	8004704 <quorem+0xf8>
	...

08004728 <_dtoa_r>:
 8004728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800472c:	4616      	mov	r6, r2
 800472e:	461f      	mov	r7, r3
 8004730:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004732:	b099      	sub	sp, #100	; 0x64
 8004734:	4605      	mov	r5, r0
 8004736:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800473a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800473e:	b974      	cbnz	r4, 800475e <_dtoa_r+0x36>
 8004740:	2010      	movs	r0, #16
 8004742:	f001 f803 	bl	800574c <malloc>
 8004746:	4602      	mov	r2, r0
 8004748:	6268      	str	r0, [r5, #36]	; 0x24
 800474a:	b920      	cbnz	r0, 8004756 <_dtoa_r+0x2e>
 800474c:	21ea      	movs	r1, #234	; 0xea
 800474e:	4bae      	ldr	r3, [pc, #696]	; (8004a08 <_dtoa_r+0x2e0>)
 8004750:	48ae      	ldr	r0, [pc, #696]	; (8004a0c <_dtoa_r+0x2e4>)
 8004752:	f001 fed3 	bl	80064fc <__assert_func>
 8004756:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800475a:	6004      	str	r4, [r0, #0]
 800475c:	60c4      	str	r4, [r0, #12]
 800475e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004760:	6819      	ldr	r1, [r3, #0]
 8004762:	b151      	cbz	r1, 800477a <_dtoa_r+0x52>
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	2301      	movs	r3, #1
 8004768:	4093      	lsls	r3, r2
 800476a:	604a      	str	r2, [r1, #4]
 800476c:	608b      	str	r3, [r1, #8]
 800476e:	4628      	mov	r0, r5
 8004770:	f001 f850 	bl	8005814 <_Bfree>
 8004774:	2200      	movs	r2, #0
 8004776:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	1e3b      	subs	r3, r7, #0
 800477c:	bfaf      	iteee	ge
 800477e:	2300      	movge	r3, #0
 8004780:	2201      	movlt	r2, #1
 8004782:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004786:	9305      	strlt	r3, [sp, #20]
 8004788:	bfa8      	it	ge
 800478a:	f8c8 3000 	strge.w	r3, [r8]
 800478e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004792:	4b9f      	ldr	r3, [pc, #636]	; (8004a10 <_dtoa_r+0x2e8>)
 8004794:	bfb8      	it	lt
 8004796:	f8c8 2000 	strlt.w	r2, [r8]
 800479a:	ea33 0309 	bics.w	r3, r3, r9
 800479e:	d119      	bne.n	80047d4 <_dtoa_r+0xac>
 80047a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80047a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80047a6:	6013      	str	r3, [r2, #0]
 80047a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80047ac:	4333      	orrs	r3, r6
 80047ae:	f000 8580 	beq.w	80052b2 <_dtoa_r+0xb8a>
 80047b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80047b4:	b953      	cbnz	r3, 80047cc <_dtoa_r+0xa4>
 80047b6:	4b97      	ldr	r3, [pc, #604]	; (8004a14 <_dtoa_r+0x2ec>)
 80047b8:	e022      	b.n	8004800 <_dtoa_r+0xd8>
 80047ba:	4b97      	ldr	r3, [pc, #604]	; (8004a18 <_dtoa_r+0x2f0>)
 80047bc:	9308      	str	r3, [sp, #32]
 80047be:	3308      	adds	r3, #8
 80047c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80047c2:	6013      	str	r3, [r2, #0]
 80047c4:	9808      	ldr	r0, [sp, #32]
 80047c6:	b019      	add	sp, #100	; 0x64
 80047c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047cc:	4b91      	ldr	r3, [pc, #580]	; (8004a14 <_dtoa_r+0x2ec>)
 80047ce:	9308      	str	r3, [sp, #32]
 80047d0:	3303      	adds	r3, #3
 80047d2:	e7f5      	b.n	80047c0 <_dtoa_r+0x98>
 80047d4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80047d8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80047dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047e0:	2200      	movs	r2, #0
 80047e2:	2300      	movs	r3, #0
 80047e4:	f7fc f94c 	bl	8000a80 <__aeabi_dcmpeq>
 80047e8:	4680      	mov	r8, r0
 80047ea:	b158      	cbz	r0, 8004804 <_dtoa_r+0xdc>
 80047ec:	2301      	movs	r3, #1
 80047ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 8559 	beq.w	80052ac <_dtoa_r+0xb84>
 80047fa:	4888      	ldr	r0, [pc, #544]	; (8004a1c <_dtoa_r+0x2f4>)
 80047fc:	6018      	str	r0, [r3, #0]
 80047fe:	1e43      	subs	r3, r0, #1
 8004800:	9308      	str	r3, [sp, #32]
 8004802:	e7df      	b.n	80047c4 <_dtoa_r+0x9c>
 8004804:	ab16      	add	r3, sp, #88	; 0x58
 8004806:	9301      	str	r3, [sp, #4]
 8004808:	ab17      	add	r3, sp, #92	; 0x5c
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	4628      	mov	r0, r5
 800480e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004812:	f001 fae5 	bl	8005de0 <__d2b>
 8004816:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800481a:	4682      	mov	sl, r0
 800481c:	2c00      	cmp	r4, #0
 800481e:	d07e      	beq.n	800491e <_dtoa_r+0x1f6>
 8004820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004824:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004826:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800482a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800482e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004832:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004836:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800483a:	2200      	movs	r2, #0
 800483c:	4b78      	ldr	r3, [pc, #480]	; (8004a20 <_dtoa_r+0x2f8>)
 800483e:	f7fb fcff 	bl	8000240 <__aeabi_dsub>
 8004842:	a36b      	add	r3, pc, #428	; (adr r3, 80049f0 <_dtoa_r+0x2c8>)
 8004844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004848:	f7fb feb2 	bl	80005b0 <__aeabi_dmul>
 800484c:	a36a      	add	r3, pc, #424	; (adr r3, 80049f8 <_dtoa_r+0x2d0>)
 800484e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004852:	f7fb fcf7 	bl	8000244 <__adddf3>
 8004856:	4606      	mov	r6, r0
 8004858:	4620      	mov	r0, r4
 800485a:	460f      	mov	r7, r1
 800485c:	f7fb fe3e 	bl	80004dc <__aeabi_i2d>
 8004860:	a367      	add	r3, pc, #412	; (adr r3, 8004a00 <_dtoa_r+0x2d8>)
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	f7fb fea3 	bl	80005b0 <__aeabi_dmul>
 800486a:	4602      	mov	r2, r0
 800486c:	460b      	mov	r3, r1
 800486e:	4630      	mov	r0, r6
 8004870:	4639      	mov	r1, r7
 8004872:	f7fb fce7 	bl	8000244 <__adddf3>
 8004876:	4606      	mov	r6, r0
 8004878:	460f      	mov	r7, r1
 800487a:	f7fc f949 	bl	8000b10 <__aeabi_d2iz>
 800487e:	2200      	movs	r2, #0
 8004880:	4681      	mov	r9, r0
 8004882:	2300      	movs	r3, #0
 8004884:	4630      	mov	r0, r6
 8004886:	4639      	mov	r1, r7
 8004888:	f7fc f904 	bl	8000a94 <__aeabi_dcmplt>
 800488c:	b148      	cbz	r0, 80048a2 <_dtoa_r+0x17a>
 800488e:	4648      	mov	r0, r9
 8004890:	f7fb fe24 	bl	80004dc <__aeabi_i2d>
 8004894:	4632      	mov	r2, r6
 8004896:	463b      	mov	r3, r7
 8004898:	f7fc f8f2 	bl	8000a80 <__aeabi_dcmpeq>
 800489c:	b908      	cbnz	r0, 80048a2 <_dtoa_r+0x17a>
 800489e:	f109 39ff 	add.w	r9, r9, #4294967295
 80048a2:	f1b9 0f16 	cmp.w	r9, #22
 80048a6:	d857      	bhi.n	8004958 <_dtoa_r+0x230>
 80048a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80048ac:	4b5d      	ldr	r3, [pc, #372]	; (8004a24 <_dtoa_r+0x2fc>)
 80048ae:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	f7fc f8ed 	bl	8000a94 <__aeabi_dcmplt>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	d04e      	beq.n	800495c <_dtoa_r+0x234>
 80048be:	2300      	movs	r3, #0
 80048c0:	f109 39ff 	add.w	r9, r9, #4294967295
 80048c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80048c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80048c8:	1b1c      	subs	r4, r3, r4
 80048ca:	1e63      	subs	r3, r4, #1
 80048cc:	9309      	str	r3, [sp, #36]	; 0x24
 80048ce:	bf49      	itett	mi
 80048d0:	f1c4 0301 	rsbmi	r3, r4, #1
 80048d4:	2300      	movpl	r3, #0
 80048d6:	9306      	strmi	r3, [sp, #24]
 80048d8:	2300      	movmi	r3, #0
 80048da:	bf54      	ite	pl
 80048dc:	9306      	strpl	r3, [sp, #24]
 80048de:	9309      	strmi	r3, [sp, #36]	; 0x24
 80048e0:	f1b9 0f00 	cmp.w	r9, #0
 80048e4:	db3c      	blt.n	8004960 <_dtoa_r+0x238>
 80048e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048e8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80048ec:	444b      	add	r3, r9
 80048ee:	9309      	str	r3, [sp, #36]	; 0x24
 80048f0:	2300      	movs	r3, #0
 80048f2:	930a      	str	r3, [sp, #40]	; 0x28
 80048f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80048f6:	2b09      	cmp	r3, #9
 80048f8:	d86c      	bhi.n	80049d4 <_dtoa_r+0x2ac>
 80048fa:	2b05      	cmp	r3, #5
 80048fc:	bfc4      	itt	gt
 80048fe:	3b04      	subgt	r3, #4
 8004900:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004902:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004904:	bfc8      	it	gt
 8004906:	2400      	movgt	r4, #0
 8004908:	f1a3 0302 	sub.w	r3, r3, #2
 800490c:	bfd8      	it	le
 800490e:	2401      	movle	r4, #1
 8004910:	2b03      	cmp	r3, #3
 8004912:	f200 808b 	bhi.w	8004a2c <_dtoa_r+0x304>
 8004916:	e8df f003 	tbb	[pc, r3]
 800491a:	4f2d      	.short	0x4f2d
 800491c:	5b4d      	.short	0x5b4d
 800491e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004922:	441c      	add	r4, r3
 8004924:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004928:	2b20      	cmp	r3, #32
 800492a:	bfc3      	ittte	gt
 800492c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004930:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004934:	fa09 f303 	lslgt.w	r3, r9, r3
 8004938:	f1c3 0320 	rsble	r3, r3, #32
 800493c:	bfc6      	itte	gt
 800493e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004942:	4318      	orrgt	r0, r3
 8004944:	fa06 f003 	lslle.w	r0, r6, r3
 8004948:	f7fb fdb8 	bl	80004bc <__aeabi_ui2d>
 800494c:	2301      	movs	r3, #1
 800494e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004952:	3c01      	subs	r4, #1
 8004954:	9313      	str	r3, [sp, #76]	; 0x4c
 8004956:	e770      	b.n	800483a <_dtoa_r+0x112>
 8004958:	2301      	movs	r3, #1
 800495a:	e7b3      	b.n	80048c4 <_dtoa_r+0x19c>
 800495c:	900f      	str	r0, [sp, #60]	; 0x3c
 800495e:	e7b2      	b.n	80048c6 <_dtoa_r+0x19e>
 8004960:	9b06      	ldr	r3, [sp, #24]
 8004962:	eba3 0309 	sub.w	r3, r3, r9
 8004966:	9306      	str	r3, [sp, #24]
 8004968:	f1c9 0300 	rsb	r3, r9, #0
 800496c:	930a      	str	r3, [sp, #40]	; 0x28
 800496e:	2300      	movs	r3, #0
 8004970:	930e      	str	r3, [sp, #56]	; 0x38
 8004972:	e7bf      	b.n	80048f4 <_dtoa_r+0x1cc>
 8004974:	2300      	movs	r3, #0
 8004976:	930b      	str	r3, [sp, #44]	; 0x2c
 8004978:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800497a:	2b00      	cmp	r3, #0
 800497c:	dc59      	bgt.n	8004a32 <_dtoa_r+0x30a>
 800497e:	f04f 0b01 	mov.w	fp, #1
 8004982:	465b      	mov	r3, fp
 8004984:	f8cd b008 	str.w	fp, [sp, #8]
 8004988:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800498c:	2200      	movs	r2, #0
 800498e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004990:	6042      	str	r2, [r0, #4]
 8004992:	2204      	movs	r2, #4
 8004994:	f102 0614 	add.w	r6, r2, #20
 8004998:	429e      	cmp	r6, r3
 800499a:	6841      	ldr	r1, [r0, #4]
 800499c:	d94f      	bls.n	8004a3e <_dtoa_r+0x316>
 800499e:	4628      	mov	r0, r5
 80049a0:	f000 fef8 	bl	8005794 <_Balloc>
 80049a4:	9008      	str	r0, [sp, #32]
 80049a6:	2800      	cmp	r0, #0
 80049a8:	d14d      	bne.n	8004a46 <_dtoa_r+0x31e>
 80049aa:	4602      	mov	r2, r0
 80049ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80049b0:	4b1d      	ldr	r3, [pc, #116]	; (8004a28 <_dtoa_r+0x300>)
 80049b2:	e6cd      	b.n	8004750 <_dtoa_r+0x28>
 80049b4:	2301      	movs	r3, #1
 80049b6:	e7de      	b.n	8004976 <_dtoa_r+0x24e>
 80049b8:	2300      	movs	r3, #0
 80049ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80049bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80049be:	eb09 0b03 	add.w	fp, r9, r3
 80049c2:	f10b 0301 	add.w	r3, fp, #1
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	9302      	str	r3, [sp, #8]
 80049ca:	bfb8      	it	lt
 80049cc:	2301      	movlt	r3, #1
 80049ce:	e7dd      	b.n	800498c <_dtoa_r+0x264>
 80049d0:	2301      	movs	r3, #1
 80049d2:	e7f2      	b.n	80049ba <_dtoa_r+0x292>
 80049d4:	2401      	movs	r4, #1
 80049d6:	2300      	movs	r3, #0
 80049d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80049da:	9322      	str	r3, [sp, #136]	; 0x88
 80049dc:	f04f 3bff 	mov.w	fp, #4294967295
 80049e0:	2200      	movs	r2, #0
 80049e2:	2312      	movs	r3, #18
 80049e4:	f8cd b008 	str.w	fp, [sp, #8]
 80049e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80049ea:	e7cf      	b.n	800498c <_dtoa_r+0x264>
 80049ec:	f3af 8000 	nop.w
 80049f0:	636f4361 	.word	0x636f4361
 80049f4:	3fd287a7 	.word	0x3fd287a7
 80049f8:	8b60c8b3 	.word	0x8b60c8b3
 80049fc:	3fc68a28 	.word	0x3fc68a28
 8004a00:	509f79fb 	.word	0x509f79fb
 8004a04:	3fd34413 	.word	0x3fd34413
 8004a08:	0800678d 	.word	0x0800678d
 8004a0c:	080067a4 	.word	0x080067a4
 8004a10:	7ff00000 	.word	0x7ff00000
 8004a14:	08006789 	.word	0x08006789
 8004a18:	08006780 	.word	0x08006780
 8004a1c:	0800675d 	.word	0x0800675d
 8004a20:	3ff80000 	.word	0x3ff80000
 8004a24:	08006900 	.word	0x08006900
 8004a28:	08006803 	.word	0x08006803
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a30:	e7d4      	b.n	80049dc <_dtoa_r+0x2b4>
 8004a32:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8004a36:	465b      	mov	r3, fp
 8004a38:	f8cd b008 	str.w	fp, [sp, #8]
 8004a3c:	e7a6      	b.n	800498c <_dtoa_r+0x264>
 8004a3e:	3101      	adds	r1, #1
 8004a40:	6041      	str	r1, [r0, #4]
 8004a42:	0052      	lsls	r2, r2, #1
 8004a44:	e7a6      	b.n	8004994 <_dtoa_r+0x26c>
 8004a46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004a48:	9a08      	ldr	r2, [sp, #32]
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	9b02      	ldr	r3, [sp, #8]
 8004a4e:	2b0e      	cmp	r3, #14
 8004a50:	f200 80a8 	bhi.w	8004ba4 <_dtoa_r+0x47c>
 8004a54:	2c00      	cmp	r4, #0
 8004a56:	f000 80a5 	beq.w	8004ba4 <_dtoa_r+0x47c>
 8004a5a:	f1b9 0f00 	cmp.w	r9, #0
 8004a5e:	dd34      	ble.n	8004aca <_dtoa_r+0x3a2>
 8004a60:	4a9a      	ldr	r2, [pc, #616]	; (8004ccc <_dtoa_r+0x5a4>)
 8004a62:	f009 030f 	and.w	r3, r9, #15
 8004a66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004a6a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004a6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a72:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004a76:	ea4f 1429 	mov.w	r4, r9, asr #4
 8004a7a:	d016      	beq.n	8004aaa <_dtoa_r+0x382>
 8004a7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a80:	4b93      	ldr	r3, [pc, #588]	; (8004cd0 <_dtoa_r+0x5a8>)
 8004a82:	2703      	movs	r7, #3
 8004a84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a88:	f7fb febc 	bl	8000804 <__aeabi_ddiv>
 8004a8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a90:	f004 040f 	and.w	r4, r4, #15
 8004a94:	4e8e      	ldr	r6, [pc, #568]	; (8004cd0 <_dtoa_r+0x5a8>)
 8004a96:	b954      	cbnz	r4, 8004aae <_dtoa_r+0x386>
 8004a98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004aa0:	f7fb feb0 	bl	8000804 <__aeabi_ddiv>
 8004aa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004aa8:	e029      	b.n	8004afe <_dtoa_r+0x3d6>
 8004aaa:	2702      	movs	r7, #2
 8004aac:	e7f2      	b.n	8004a94 <_dtoa_r+0x36c>
 8004aae:	07e1      	lsls	r1, r4, #31
 8004ab0:	d508      	bpl.n	8004ac4 <_dtoa_r+0x39c>
 8004ab2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ab6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004aba:	f7fb fd79 	bl	80005b0 <__aeabi_dmul>
 8004abe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ac2:	3701      	adds	r7, #1
 8004ac4:	1064      	asrs	r4, r4, #1
 8004ac6:	3608      	adds	r6, #8
 8004ac8:	e7e5      	b.n	8004a96 <_dtoa_r+0x36e>
 8004aca:	f000 80a5 	beq.w	8004c18 <_dtoa_r+0x4f0>
 8004ace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ad2:	f1c9 0400 	rsb	r4, r9, #0
 8004ad6:	4b7d      	ldr	r3, [pc, #500]	; (8004ccc <_dtoa_r+0x5a4>)
 8004ad8:	f004 020f 	and.w	r2, r4, #15
 8004adc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	f7fb fd64 	bl	80005b0 <__aeabi_dmul>
 8004ae8:	2702      	movs	r7, #2
 8004aea:	2300      	movs	r3, #0
 8004aec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004af0:	4e77      	ldr	r6, [pc, #476]	; (8004cd0 <_dtoa_r+0x5a8>)
 8004af2:	1124      	asrs	r4, r4, #4
 8004af4:	2c00      	cmp	r4, #0
 8004af6:	f040 8084 	bne.w	8004c02 <_dtoa_r+0x4da>
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1d2      	bne.n	8004aa4 <_dtoa_r+0x37c>
 8004afe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 808b 	beq.w	8004c1c <_dtoa_r+0x4f4>
 8004b06:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004b0a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004b0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004b12:	2200      	movs	r2, #0
 8004b14:	4b6f      	ldr	r3, [pc, #444]	; (8004cd4 <_dtoa_r+0x5ac>)
 8004b16:	f7fb ffbd 	bl	8000a94 <__aeabi_dcmplt>
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	d07e      	beq.n	8004c1c <_dtoa_r+0x4f4>
 8004b1e:	9b02      	ldr	r3, [sp, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d07b      	beq.n	8004c1c <_dtoa_r+0x4f4>
 8004b24:	f1bb 0f00 	cmp.w	fp, #0
 8004b28:	dd38      	ble.n	8004b9c <_dtoa_r+0x474>
 8004b2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004b2e:	2200      	movs	r2, #0
 8004b30:	4b69      	ldr	r3, [pc, #420]	; (8004cd8 <_dtoa_r+0x5b0>)
 8004b32:	f7fb fd3d 	bl	80005b0 <__aeabi_dmul>
 8004b36:	465c      	mov	r4, fp
 8004b38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b3c:	f109 38ff 	add.w	r8, r9, #4294967295
 8004b40:	3701      	adds	r7, #1
 8004b42:	4638      	mov	r0, r7
 8004b44:	f7fb fcca 	bl	80004dc <__aeabi_i2d>
 8004b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b4c:	f7fb fd30 	bl	80005b0 <__aeabi_dmul>
 8004b50:	2200      	movs	r2, #0
 8004b52:	4b62      	ldr	r3, [pc, #392]	; (8004cdc <_dtoa_r+0x5b4>)
 8004b54:	f7fb fb76 	bl	8000244 <__adddf3>
 8004b58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004b5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b60:	9611      	str	r6, [sp, #68]	; 0x44
 8004b62:	2c00      	cmp	r4, #0
 8004b64:	d15d      	bne.n	8004c22 <_dtoa_r+0x4fa>
 8004b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	4b5c      	ldr	r3, [pc, #368]	; (8004ce0 <_dtoa_r+0x5b8>)
 8004b6e:	f7fb fb67 	bl	8000240 <__aeabi_dsub>
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b7a:	4633      	mov	r3, r6
 8004b7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b7e:	f7fb ffa7 	bl	8000ad0 <__aeabi_dcmpgt>
 8004b82:	2800      	cmp	r0, #0
 8004b84:	f040 829e 	bne.w	80050c4 <_dtoa_r+0x99c>
 8004b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b8e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004b92:	f7fb ff7f 	bl	8000a94 <__aeabi_dcmplt>
 8004b96:	2800      	cmp	r0, #0
 8004b98:	f040 8292 	bne.w	80050c0 <_dtoa_r+0x998>
 8004b9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004ba0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ba4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f2c0 8153 	blt.w	8004e52 <_dtoa_r+0x72a>
 8004bac:	f1b9 0f0e 	cmp.w	r9, #14
 8004bb0:	f300 814f 	bgt.w	8004e52 <_dtoa_r+0x72a>
 8004bb4:	4b45      	ldr	r3, [pc, #276]	; (8004ccc <_dtoa_r+0x5a4>)
 8004bb6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004bba:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bbe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004bc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f280 80db 	bge.w	8004d80 <_dtoa_r+0x658>
 8004bca:	9b02      	ldr	r3, [sp, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f300 80d7 	bgt.w	8004d80 <_dtoa_r+0x658>
 8004bd2:	f040 8274 	bne.w	80050be <_dtoa_r+0x996>
 8004bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	4b40      	ldr	r3, [pc, #256]	; (8004ce0 <_dtoa_r+0x5b8>)
 8004bde:	f7fb fce7 	bl	80005b0 <__aeabi_dmul>
 8004be2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004be6:	f7fb ff69 	bl	8000abc <__aeabi_dcmpge>
 8004bea:	9c02      	ldr	r4, [sp, #8]
 8004bec:	4626      	mov	r6, r4
 8004bee:	2800      	cmp	r0, #0
 8004bf0:	f040 824a 	bne.w	8005088 <_dtoa_r+0x960>
 8004bf4:	2331      	movs	r3, #49	; 0x31
 8004bf6:	9f08      	ldr	r7, [sp, #32]
 8004bf8:	f109 0901 	add.w	r9, r9, #1
 8004bfc:	f807 3b01 	strb.w	r3, [r7], #1
 8004c00:	e246      	b.n	8005090 <_dtoa_r+0x968>
 8004c02:	07e2      	lsls	r2, r4, #31
 8004c04:	d505      	bpl.n	8004c12 <_dtoa_r+0x4ea>
 8004c06:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c0a:	f7fb fcd1 	bl	80005b0 <__aeabi_dmul>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	3701      	adds	r7, #1
 8004c12:	1064      	asrs	r4, r4, #1
 8004c14:	3608      	adds	r6, #8
 8004c16:	e76d      	b.n	8004af4 <_dtoa_r+0x3cc>
 8004c18:	2702      	movs	r7, #2
 8004c1a:	e770      	b.n	8004afe <_dtoa_r+0x3d6>
 8004c1c:	46c8      	mov	r8, r9
 8004c1e:	9c02      	ldr	r4, [sp, #8]
 8004c20:	e78f      	b.n	8004b42 <_dtoa_r+0x41a>
 8004c22:	9908      	ldr	r1, [sp, #32]
 8004c24:	4b29      	ldr	r3, [pc, #164]	; (8004ccc <_dtoa_r+0x5a4>)
 8004c26:	4421      	add	r1, r4
 8004c28:	9112      	str	r1, [sp, #72]	; 0x48
 8004c2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c30:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004c34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c38:	2900      	cmp	r1, #0
 8004c3a:	d055      	beq.n	8004ce8 <_dtoa_r+0x5c0>
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	4929      	ldr	r1, [pc, #164]	; (8004ce4 <_dtoa_r+0x5bc>)
 8004c40:	f7fb fde0 	bl	8000804 <__aeabi_ddiv>
 8004c44:	463b      	mov	r3, r7
 8004c46:	4632      	mov	r2, r6
 8004c48:	f7fb fafa 	bl	8000240 <__aeabi_dsub>
 8004c4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c50:	9f08      	ldr	r7, [sp, #32]
 8004c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c56:	f7fb ff5b 	bl	8000b10 <__aeabi_d2iz>
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	f7fb fc3e 	bl	80004dc <__aeabi_i2d>
 8004c60:	4602      	mov	r2, r0
 8004c62:	460b      	mov	r3, r1
 8004c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c68:	f7fb faea 	bl	8000240 <__aeabi_dsub>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	460b      	mov	r3, r1
 8004c70:	3430      	adds	r4, #48	; 0x30
 8004c72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c7a:	f807 4b01 	strb.w	r4, [r7], #1
 8004c7e:	f7fb ff09 	bl	8000a94 <__aeabi_dcmplt>
 8004c82:	2800      	cmp	r0, #0
 8004c84:	d174      	bne.n	8004d70 <_dtoa_r+0x648>
 8004c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c8a:	2000      	movs	r0, #0
 8004c8c:	4911      	ldr	r1, [pc, #68]	; (8004cd4 <_dtoa_r+0x5ac>)
 8004c8e:	f7fb fad7 	bl	8000240 <__aeabi_dsub>
 8004c92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c96:	f7fb fefd 	bl	8000a94 <__aeabi_dcmplt>
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	f040 80b6 	bne.w	8004e0c <_dtoa_r+0x6e4>
 8004ca0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ca2:	429f      	cmp	r7, r3
 8004ca4:	f43f af7a 	beq.w	8004b9c <_dtoa_r+0x474>
 8004ca8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004cac:	2200      	movs	r2, #0
 8004cae:	4b0a      	ldr	r3, [pc, #40]	; (8004cd8 <_dtoa_r+0x5b0>)
 8004cb0:	f7fb fc7e 	bl	80005b0 <__aeabi_dmul>
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cbe:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <_dtoa_r+0x5b0>)
 8004cc0:	f7fb fc76 	bl	80005b0 <__aeabi_dmul>
 8004cc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004cc8:	e7c3      	b.n	8004c52 <_dtoa_r+0x52a>
 8004cca:	bf00      	nop
 8004ccc:	08006900 	.word	0x08006900
 8004cd0:	080068d8 	.word	0x080068d8
 8004cd4:	3ff00000 	.word	0x3ff00000
 8004cd8:	40240000 	.word	0x40240000
 8004cdc:	401c0000 	.word	0x401c0000
 8004ce0:	40140000 	.word	0x40140000
 8004ce4:	3fe00000 	.word	0x3fe00000
 8004ce8:	4630      	mov	r0, r6
 8004cea:	4639      	mov	r1, r7
 8004cec:	f7fb fc60 	bl	80005b0 <__aeabi_dmul>
 8004cf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004cf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cf6:	9c08      	ldr	r4, [sp, #32]
 8004cf8:	9314      	str	r3, [sp, #80]	; 0x50
 8004cfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cfe:	f7fb ff07 	bl	8000b10 <__aeabi_d2iz>
 8004d02:	9015      	str	r0, [sp, #84]	; 0x54
 8004d04:	f7fb fbea 	bl	80004dc <__aeabi_i2d>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d10:	f7fb fa96 	bl	8000240 <__aeabi_dsub>
 8004d14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004d16:	4606      	mov	r6, r0
 8004d18:	3330      	adds	r3, #48	; 0x30
 8004d1a:	f804 3b01 	strb.w	r3, [r4], #1
 8004d1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004d20:	460f      	mov	r7, r1
 8004d22:	429c      	cmp	r4, r3
 8004d24:	f04f 0200 	mov.w	r2, #0
 8004d28:	d124      	bne.n	8004d74 <_dtoa_r+0x64c>
 8004d2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d2e:	4bb3      	ldr	r3, [pc, #716]	; (8004ffc <_dtoa_r+0x8d4>)
 8004d30:	f7fb fa88 	bl	8000244 <__adddf3>
 8004d34:	4602      	mov	r2, r0
 8004d36:	460b      	mov	r3, r1
 8004d38:	4630      	mov	r0, r6
 8004d3a:	4639      	mov	r1, r7
 8004d3c:	f7fb fec8 	bl	8000ad0 <__aeabi_dcmpgt>
 8004d40:	2800      	cmp	r0, #0
 8004d42:	d162      	bne.n	8004e0a <_dtoa_r+0x6e2>
 8004d44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004d48:	2000      	movs	r0, #0
 8004d4a:	49ac      	ldr	r1, [pc, #688]	; (8004ffc <_dtoa_r+0x8d4>)
 8004d4c:	f7fb fa78 	bl	8000240 <__aeabi_dsub>
 8004d50:	4602      	mov	r2, r0
 8004d52:	460b      	mov	r3, r1
 8004d54:	4630      	mov	r0, r6
 8004d56:	4639      	mov	r1, r7
 8004d58:	f7fb fe9c 	bl	8000a94 <__aeabi_dcmplt>
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	f43f af1d 	beq.w	8004b9c <_dtoa_r+0x474>
 8004d62:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004d64:	1e7b      	subs	r3, r7, #1
 8004d66:	9314      	str	r3, [sp, #80]	; 0x50
 8004d68:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004d6c:	2b30      	cmp	r3, #48	; 0x30
 8004d6e:	d0f8      	beq.n	8004d62 <_dtoa_r+0x63a>
 8004d70:	46c1      	mov	r9, r8
 8004d72:	e03a      	b.n	8004dea <_dtoa_r+0x6c2>
 8004d74:	4ba2      	ldr	r3, [pc, #648]	; (8005000 <_dtoa_r+0x8d8>)
 8004d76:	f7fb fc1b 	bl	80005b0 <__aeabi_dmul>
 8004d7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d7e:	e7bc      	b.n	8004cfa <_dtoa_r+0x5d2>
 8004d80:	9f08      	ldr	r7, [sp, #32]
 8004d82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d8a:	f7fb fd3b 	bl	8000804 <__aeabi_ddiv>
 8004d8e:	f7fb febf 	bl	8000b10 <__aeabi_d2iz>
 8004d92:	4604      	mov	r4, r0
 8004d94:	f7fb fba2 	bl	80004dc <__aeabi_i2d>
 8004d98:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d9c:	f7fb fc08 	bl	80005b0 <__aeabi_dmul>
 8004da0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004da4:	460b      	mov	r3, r1
 8004da6:	4602      	mov	r2, r0
 8004da8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dac:	f7fb fa48 	bl	8000240 <__aeabi_dsub>
 8004db0:	f807 6b01 	strb.w	r6, [r7], #1
 8004db4:	9e08      	ldr	r6, [sp, #32]
 8004db6:	9b02      	ldr	r3, [sp, #8]
 8004db8:	1bbe      	subs	r6, r7, r6
 8004dba:	42b3      	cmp	r3, r6
 8004dbc:	d13a      	bne.n	8004e34 <_dtoa_r+0x70c>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	f7fb fa3f 	bl	8000244 <__adddf3>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004dce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004dd2:	f7fb fe7d 	bl	8000ad0 <__aeabi_dcmpgt>
 8004dd6:	bb58      	cbnz	r0, 8004e30 <_dtoa_r+0x708>
 8004dd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ddc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004de0:	f7fb fe4e 	bl	8000a80 <__aeabi_dcmpeq>
 8004de4:	b108      	cbz	r0, 8004dea <_dtoa_r+0x6c2>
 8004de6:	07e1      	lsls	r1, r4, #31
 8004de8:	d422      	bmi.n	8004e30 <_dtoa_r+0x708>
 8004dea:	4628      	mov	r0, r5
 8004dec:	4651      	mov	r1, sl
 8004dee:	f000 fd11 	bl	8005814 <_Bfree>
 8004df2:	2300      	movs	r3, #0
 8004df4:	703b      	strb	r3, [r7, #0]
 8004df6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004df8:	f109 0001 	add.w	r0, r9, #1
 8004dfc:	6018      	str	r0, [r3, #0]
 8004dfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f43f acdf 	beq.w	80047c4 <_dtoa_r+0x9c>
 8004e06:	601f      	str	r7, [r3, #0]
 8004e08:	e4dc      	b.n	80047c4 <_dtoa_r+0x9c>
 8004e0a:	4627      	mov	r7, r4
 8004e0c:	463b      	mov	r3, r7
 8004e0e:	461f      	mov	r7, r3
 8004e10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e14:	2a39      	cmp	r2, #57	; 0x39
 8004e16:	d107      	bne.n	8004e28 <_dtoa_r+0x700>
 8004e18:	9a08      	ldr	r2, [sp, #32]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d1f7      	bne.n	8004e0e <_dtoa_r+0x6e6>
 8004e1e:	2230      	movs	r2, #48	; 0x30
 8004e20:	9908      	ldr	r1, [sp, #32]
 8004e22:	f108 0801 	add.w	r8, r8, #1
 8004e26:	700a      	strb	r2, [r1, #0]
 8004e28:	781a      	ldrb	r2, [r3, #0]
 8004e2a:	3201      	adds	r2, #1
 8004e2c:	701a      	strb	r2, [r3, #0]
 8004e2e:	e79f      	b.n	8004d70 <_dtoa_r+0x648>
 8004e30:	46c8      	mov	r8, r9
 8004e32:	e7eb      	b.n	8004e0c <_dtoa_r+0x6e4>
 8004e34:	2200      	movs	r2, #0
 8004e36:	4b72      	ldr	r3, [pc, #456]	; (8005000 <_dtoa_r+0x8d8>)
 8004e38:	f7fb fbba 	bl	80005b0 <__aeabi_dmul>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	460b      	mov	r3, r1
 8004e40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e44:	2200      	movs	r2, #0
 8004e46:	2300      	movs	r3, #0
 8004e48:	f7fb fe1a 	bl	8000a80 <__aeabi_dcmpeq>
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	d098      	beq.n	8004d82 <_dtoa_r+0x65a>
 8004e50:	e7cb      	b.n	8004dea <_dtoa_r+0x6c2>
 8004e52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e54:	2a00      	cmp	r2, #0
 8004e56:	f000 80cd 	beq.w	8004ff4 <_dtoa_r+0x8cc>
 8004e5a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004e5c:	2a01      	cmp	r2, #1
 8004e5e:	f300 80af 	bgt.w	8004fc0 <_dtoa_r+0x898>
 8004e62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004e64:	2a00      	cmp	r2, #0
 8004e66:	f000 80a7 	beq.w	8004fb8 <_dtoa_r+0x890>
 8004e6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004e6e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004e70:	9f06      	ldr	r7, [sp, #24]
 8004e72:	9a06      	ldr	r2, [sp, #24]
 8004e74:	2101      	movs	r1, #1
 8004e76:	441a      	add	r2, r3
 8004e78:	9206      	str	r2, [sp, #24]
 8004e7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	441a      	add	r2, r3
 8004e80:	9209      	str	r2, [sp, #36]	; 0x24
 8004e82:	f000 fd81 	bl	8005988 <__i2b>
 8004e86:	4606      	mov	r6, r0
 8004e88:	2f00      	cmp	r7, #0
 8004e8a:	dd0c      	ble.n	8004ea6 <_dtoa_r+0x77e>
 8004e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	dd09      	ble.n	8004ea6 <_dtoa_r+0x77e>
 8004e92:	42bb      	cmp	r3, r7
 8004e94:	bfa8      	it	ge
 8004e96:	463b      	movge	r3, r7
 8004e98:	9a06      	ldr	r2, [sp, #24]
 8004e9a:	1aff      	subs	r7, r7, r3
 8004e9c:	1ad2      	subs	r2, r2, r3
 8004e9e:	9206      	str	r2, [sp, #24]
 8004ea0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8004ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ea8:	b1f3      	cbz	r3, 8004ee8 <_dtoa_r+0x7c0>
 8004eaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 80a9 	beq.w	8005004 <_dtoa_r+0x8dc>
 8004eb2:	2c00      	cmp	r4, #0
 8004eb4:	dd10      	ble.n	8004ed8 <_dtoa_r+0x7b0>
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	4622      	mov	r2, r4
 8004eba:	4628      	mov	r0, r5
 8004ebc:	f000 fe1e 	bl	8005afc <__pow5mult>
 8004ec0:	4652      	mov	r2, sl
 8004ec2:	4601      	mov	r1, r0
 8004ec4:	4606      	mov	r6, r0
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	f000 fd74 	bl	80059b4 <__multiply>
 8004ecc:	4680      	mov	r8, r0
 8004ece:	4651      	mov	r1, sl
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	f000 fc9f 	bl	8005814 <_Bfree>
 8004ed6:	46c2      	mov	sl, r8
 8004ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eda:	1b1a      	subs	r2, r3, r4
 8004edc:	d004      	beq.n	8004ee8 <_dtoa_r+0x7c0>
 8004ede:	4651      	mov	r1, sl
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	f000 fe0b 	bl	8005afc <__pow5mult>
 8004ee6:	4682      	mov	sl, r0
 8004ee8:	2101      	movs	r1, #1
 8004eea:	4628      	mov	r0, r5
 8004eec:	f000 fd4c 	bl	8005988 <__i2b>
 8004ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ef2:	4604      	mov	r4, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f340 8087 	ble.w	8005008 <_dtoa_r+0x8e0>
 8004efa:	461a      	mov	r2, r3
 8004efc:	4601      	mov	r1, r0
 8004efe:	4628      	mov	r0, r5
 8004f00:	f000 fdfc 	bl	8005afc <__pow5mult>
 8004f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f06:	4604      	mov	r4, r0
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	f340 8080 	ble.w	800500e <_dtoa_r+0x8e6>
 8004f0e:	f04f 0800 	mov.w	r8, #0
 8004f12:	6923      	ldr	r3, [r4, #16]
 8004f14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f18:	6918      	ldr	r0, [r3, #16]
 8004f1a:	f000 fce7 	bl	80058ec <__hi0bits>
 8004f1e:	f1c0 0020 	rsb	r0, r0, #32
 8004f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f24:	4418      	add	r0, r3
 8004f26:	f010 001f 	ands.w	r0, r0, #31
 8004f2a:	f000 8092 	beq.w	8005052 <_dtoa_r+0x92a>
 8004f2e:	f1c0 0320 	rsb	r3, r0, #32
 8004f32:	2b04      	cmp	r3, #4
 8004f34:	f340 808a 	ble.w	800504c <_dtoa_r+0x924>
 8004f38:	f1c0 001c 	rsb	r0, r0, #28
 8004f3c:	9b06      	ldr	r3, [sp, #24]
 8004f3e:	4407      	add	r7, r0
 8004f40:	4403      	add	r3, r0
 8004f42:	9306      	str	r3, [sp, #24]
 8004f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f46:	4403      	add	r3, r0
 8004f48:	9309      	str	r3, [sp, #36]	; 0x24
 8004f4a:	9b06      	ldr	r3, [sp, #24]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	dd05      	ble.n	8004f5c <_dtoa_r+0x834>
 8004f50:	4651      	mov	r1, sl
 8004f52:	461a      	mov	r2, r3
 8004f54:	4628      	mov	r0, r5
 8004f56:	f000 fe2b 	bl	8005bb0 <__lshift>
 8004f5a:	4682      	mov	sl, r0
 8004f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	dd05      	ble.n	8004f6e <_dtoa_r+0x846>
 8004f62:	4621      	mov	r1, r4
 8004f64:	461a      	mov	r2, r3
 8004f66:	4628      	mov	r0, r5
 8004f68:	f000 fe22 	bl	8005bb0 <__lshift>
 8004f6c:	4604      	mov	r4, r0
 8004f6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d070      	beq.n	8005056 <_dtoa_r+0x92e>
 8004f74:	4621      	mov	r1, r4
 8004f76:	4650      	mov	r0, sl
 8004f78:	f000 fe86 	bl	8005c88 <__mcmp>
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	da6a      	bge.n	8005056 <_dtoa_r+0x92e>
 8004f80:	2300      	movs	r3, #0
 8004f82:	4651      	mov	r1, sl
 8004f84:	220a      	movs	r2, #10
 8004f86:	4628      	mov	r0, r5
 8004f88:	f000 fc66 	bl	8005858 <__multadd>
 8004f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f8e:	4682      	mov	sl, r0
 8004f90:	f109 39ff 	add.w	r9, r9, #4294967295
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f000 8193 	beq.w	80052c0 <_dtoa_r+0xb98>
 8004f9a:	4631      	mov	r1, r6
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	220a      	movs	r2, #10
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	f000 fc59 	bl	8005858 <__multadd>
 8004fa6:	f1bb 0f00 	cmp.w	fp, #0
 8004faa:	4606      	mov	r6, r0
 8004fac:	f300 8093 	bgt.w	80050d6 <_dtoa_r+0x9ae>
 8004fb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	dc57      	bgt.n	8005066 <_dtoa_r+0x93e>
 8004fb6:	e08e      	b.n	80050d6 <_dtoa_r+0x9ae>
 8004fb8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004fba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004fbe:	e756      	b.n	8004e6e <_dtoa_r+0x746>
 8004fc0:	9b02      	ldr	r3, [sp, #8]
 8004fc2:	1e5c      	subs	r4, r3, #1
 8004fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fc6:	42a3      	cmp	r3, r4
 8004fc8:	bfb7      	itett	lt
 8004fca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004fcc:	1b1c      	subge	r4, r3, r4
 8004fce:	1ae2      	sublt	r2, r4, r3
 8004fd0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004fd2:	bfbe      	ittt	lt
 8004fd4:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004fd6:	189b      	addlt	r3, r3, r2
 8004fd8:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004fda:	9b02      	ldr	r3, [sp, #8]
 8004fdc:	bfb8      	it	lt
 8004fde:	2400      	movlt	r4, #0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bfbb      	ittet	lt
 8004fe4:	9b06      	ldrlt	r3, [sp, #24]
 8004fe6:	9a02      	ldrlt	r2, [sp, #8]
 8004fe8:	9f06      	ldrge	r7, [sp, #24]
 8004fea:	1a9f      	sublt	r7, r3, r2
 8004fec:	bfac      	ite	ge
 8004fee:	9b02      	ldrge	r3, [sp, #8]
 8004ff0:	2300      	movlt	r3, #0
 8004ff2:	e73e      	b.n	8004e72 <_dtoa_r+0x74a>
 8004ff4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ff6:	9f06      	ldr	r7, [sp, #24]
 8004ff8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004ffa:	e745      	b.n	8004e88 <_dtoa_r+0x760>
 8004ffc:	3fe00000 	.word	0x3fe00000
 8005000:	40240000 	.word	0x40240000
 8005004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005006:	e76a      	b.n	8004ede <_dtoa_r+0x7b6>
 8005008:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800500a:	2b01      	cmp	r3, #1
 800500c:	dc19      	bgt.n	8005042 <_dtoa_r+0x91a>
 800500e:	9b04      	ldr	r3, [sp, #16]
 8005010:	b9bb      	cbnz	r3, 8005042 <_dtoa_r+0x91a>
 8005012:	9b05      	ldr	r3, [sp, #20]
 8005014:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005018:	b99b      	cbnz	r3, 8005042 <_dtoa_r+0x91a>
 800501a:	9b05      	ldr	r3, [sp, #20]
 800501c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005020:	0d1b      	lsrs	r3, r3, #20
 8005022:	051b      	lsls	r3, r3, #20
 8005024:	b183      	cbz	r3, 8005048 <_dtoa_r+0x920>
 8005026:	f04f 0801 	mov.w	r8, #1
 800502a:	9b06      	ldr	r3, [sp, #24]
 800502c:	3301      	adds	r3, #1
 800502e:	9306      	str	r3, [sp, #24]
 8005030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005032:	3301      	adds	r3, #1
 8005034:	9309      	str	r3, [sp, #36]	; 0x24
 8005036:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005038:	2b00      	cmp	r3, #0
 800503a:	f47f af6a 	bne.w	8004f12 <_dtoa_r+0x7ea>
 800503e:	2001      	movs	r0, #1
 8005040:	e76f      	b.n	8004f22 <_dtoa_r+0x7fa>
 8005042:	f04f 0800 	mov.w	r8, #0
 8005046:	e7f6      	b.n	8005036 <_dtoa_r+0x90e>
 8005048:	4698      	mov	r8, r3
 800504a:	e7f4      	b.n	8005036 <_dtoa_r+0x90e>
 800504c:	f43f af7d 	beq.w	8004f4a <_dtoa_r+0x822>
 8005050:	4618      	mov	r0, r3
 8005052:	301c      	adds	r0, #28
 8005054:	e772      	b.n	8004f3c <_dtoa_r+0x814>
 8005056:	9b02      	ldr	r3, [sp, #8]
 8005058:	2b00      	cmp	r3, #0
 800505a:	dc36      	bgt.n	80050ca <_dtoa_r+0x9a2>
 800505c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800505e:	2b02      	cmp	r3, #2
 8005060:	dd33      	ble.n	80050ca <_dtoa_r+0x9a2>
 8005062:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005066:	f1bb 0f00 	cmp.w	fp, #0
 800506a:	d10d      	bne.n	8005088 <_dtoa_r+0x960>
 800506c:	4621      	mov	r1, r4
 800506e:	465b      	mov	r3, fp
 8005070:	2205      	movs	r2, #5
 8005072:	4628      	mov	r0, r5
 8005074:	f000 fbf0 	bl	8005858 <__multadd>
 8005078:	4601      	mov	r1, r0
 800507a:	4604      	mov	r4, r0
 800507c:	4650      	mov	r0, sl
 800507e:	f000 fe03 	bl	8005c88 <__mcmp>
 8005082:	2800      	cmp	r0, #0
 8005084:	f73f adb6 	bgt.w	8004bf4 <_dtoa_r+0x4cc>
 8005088:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800508a:	9f08      	ldr	r7, [sp, #32]
 800508c:	ea6f 0903 	mvn.w	r9, r3
 8005090:	f04f 0800 	mov.w	r8, #0
 8005094:	4621      	mov	r1, r4
 8005096:	4628      	mov	r0, r5
 8005098:	f000 fbbc 	bl	8005814 <_Bfree>
 800509c:	2e00      	cmp	r6, #0
 800509e:	f43f aea4 	beq.w	8004dea <_dtoa_r+0x6c2>
 80050a2:	f1b8 0f00 	cmp.w	r8, #0
 80050a6:	d005      	beq.n	80050b4 <_dtoa_r+0x98c>
 80050a8:	45b0      	cmp	r8, r6
 80050aa:	d003      	beq.n	80050b4 <_dtoa_r+0x98c>
 80050ac:	4641      	mov	r1, r8
 80050ae:	4628      	mov	r0, r5
 80050b0:	f000 fbb0 	bl	8005814 <_Bfree>
 80050b4:	4631      	mov	r1, r6
 80050b6:	4628      	mov	r0, r5
 80050b8:	f000 fbac 	bl	8005814 <_Bfree>
 80050bc:	e695      	b.n	8004dea <_dtoa_r+0x6c2>
 80050be:	2400      	movs	r4, #0
 80050c0:	4626      	mov	r6, r4
 80050c2:	e7e1      	b.n	8005088 <_dtoa_r+0x960>
 80050c4:	46c1      	mov	r9, r8
 80050c6:	4626      	mov	r6, r4
 80050c8:	e594      	b.n	8004bf4 <_dtoa_r+0x4cc>
 80050ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050cc:	f8dd b008 	ldr.w	fp, [sp, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80fc 	beq.w	80052ce <_dtoa_r+0xba6>
 80050d6:	2f00      	cmp	r7, #0
 80050d8:	dd05      	ble.n	80050e6 <_dtoa_r+0x9be>
 80050da:	4631      	mov	r1, r6
 80050dc:	463a      	mov	r2, r7
 80050de:	4628      	mov	r0, r5
 80050e0:	f000 fd66 	bl	8005bb0 <__lshift>
 80050e4:	4606      	mov	r6, r0
 80050e6:	f1b8 0f00 	cmp.w	r8, #0
 80050ea:	d05c      	beq.n	80051a6 <_dtoa_r+0xa7e>
 80050ec:	4628      	mov	r0, r5
 80050ee:	6871      	ldr	r1, [r6, #4]
 80050f0:	f000 fb50 	bl	8005794 <_Balloc>
 80050f4:	4607      	mov	r7, r0
 80050f6:	b928      	cbnz	r0, 8005104 <_dtoa_r+0x9dc>
 80050f8:	4602      	mov	r2, r0
 80050fa:	f240 21ea 	movw	r1, #746	; 0x2ea
 80050fe:	4b7e      	ldr	r3, [pc, #504]	; (80052f8 <_dtoa_r+0xbd0>)
 8005100:	f7ff bb26 	b.w	8004750 <_dtoa_r+0x28>
 8005104:	6932      	ldr	r2, [r6, #16]
 8005106:	f106 010c 	add.w	r1, r6, #12
 800510a:	3202      	adds	r2, #2
 800510c:	0092      	lsls	r2, r2, #2
 800510e:	300c      	adds	r0, #12
 8005110:	f000 fb32 	bl	8005778 <memcpy>
 8005114:	2201      	movs	r2, #1
 8005116:	4639      	mov	r1, r7
 8005118:	4628      	mov	r0, r5
 800511a:	f000 fd49 	bl	8005bb0 <__lshift>
 800511e:	46b0      	mov	r8, r6
 8005120:	4606      	mov	r6, r0
 8005122:	9b08      	ldr	r3, [sp, #32]
 8005124:	3301      	adds	r3, #1
 8005126:	9302      	str	r3, [sp, #8]
 8005128:	9b08      	ldr	r3, [sp, #32]
 800512a:	445b      	add	r3, fp
 800512c:	930a      	str	r3, [sp, #40]	; 0x28
 800512e:	9b04      	ldr	r3, [sp, #16]
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	9309      	str	r3, [sp, #36]	; 0x24
 8005136:	9b02      	ldr	r3, [sp, #8]
 8005138:	4621      	mov	r1, r4
 800513a:	4650      	mov	r0, sl
 800513c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005140:	f7ff fa64 	bl	800460c <quorem>
 8005144:	4603      	mov	r3, r0
 8005146:	4641      	mov	r1, r8
 8005148:	3330      	adds	r3, #48	; 0x30
 800514a:	9004      	str	r0, [sp, #16]
 800514c:	4650      	mov	r0, sl
 800514e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005150:	f000 fd9a 	bl	8005c88 <__mcmp>
 8005154:	4632      	mov	r2, r6
 8005156:	9006      	str	r0, [sp, #24]
 8005158:	4621      	mov	r1, r4
 800515a:	4628      	mov	r0, r5
 800515c:	f000 fdb0 	bl	8005cc0 <__mdiff>
 8005160:	68c2      	ldr	r2, [r0, #12]
 8005162:	4607      	mov	r7, r0
 8005164:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005166:	bb02      	cbnz	r2, 80051aa <_dtoa_r+0xa82>
 8005168:	4601      	mov	r1, r0
 800516a:	4650      	mov	r0, sl
 800516c:	f000 fd8c 	bl	8005c88 <__mcmp>
 8005170:	4602      	mov	r2, r0
 8005172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005174:	4639      	mov	r1, r7
 8005176:	4628      	mov	r0, r5
 8005178:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800517c:	f000 fb4a 	bl	8005814 <_Bfree>
 8005180:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005182:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005184:	9f02      	ldr	r7, [sp, #8]
 8005186:	ea43 0102 	orr.w	r1, r3, r2
 800518a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800518c:	430b      	orrs	r3, r1
 800518e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005190:	d10d      	bne.n	80051ae <_dtoa_r+0xa86>
 8005192:	2b39      	cmp	r3, #57	; 0x39
 8005194:	d027      	beq.n	80051e6 <_dtoa_r+0xabe>
 8005196:	9a06      	ldr	r2, [sp, #24]
 8005198:	2a00      	cmp	r2, #0
 800519a:	dd01      	ble.n	80051a0 <_dtoa_r+0xa78>
 800519c:	9b04      	ldr	r3, [sp, #16]
 800519e:	3331      	adds	r3, #49	; 0x31
 80051a0:	f88b 3000 	strb.w	r3, [fp]
 80051a4:	e776      	b.n	8005094 <_dtoa_r+0x96c>
 80051a6:	4630      	mov	r0, r6
 80051a8:	e7b9      	b.n	800511e <_dtoa_r+0x9f6>
 80051aa:	2201      	movs	r2, #1
 80051ac:	e7e2      	b.n	8005174 <_dtoa_r+0xa4c>
 80051ae:	9906      	ldr	r1, [sp, #24]
 80051b0:	2900      	cmp	r1, #0
 80051b2:	db04      	blt.n	80051be <_dtoa_r+0xa96>
 80051b4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80051b6:	4301      	orrs	r1, r0
 80051b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051ba:	4301      	orrs	r1, r0
 80051bc:	d120      	bne.n	8005200 <_dtoa_r+0xad8>
 80051be:	2a00      	cmp	r2, #0
 80051c0:	ddee      	ble.n	80051a0 <_dtoa_r+0xa78>
 80051c2:	4651      	mov	r1, sl
 80051c4:	2201      	movs	r2, #1
 80051c6:	4628      	mov	r0, r5
 80051c8:	9302      	str	r3, [sp, #8]
 80051ca:	f000 fcf1 	bl	8005bb0 <__lshift>
 80051ce:	4621      	mov	r1, r4
 80051d0:	4682      	mov	sl, r0
 80051d2:	f000 fd59 	bl	8005c88 <__mcmp>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	9b02      	ldr	r3, [sp, #8]
 80051da:	dc02      	bgt.n	80051e2 <_dtoa_r+0xaba>
 80051dc:	d1e0      	bne.n	80051a0 <_dtoa_r+0xa78>
 80051de:	07da      	lsls	r2, r3, #31
 80051e0:	d5de      	bpl.n	80051a0 <_dtoa_r+0xa78>
 80051e2:	2b39      	cmp	r3, #57	; 0x39
 80051e4:	d1da      	bne.n	800519c <_dtoa_r+0xa74>
 80051e6:	2339      	movs	r3, #57	; 0x39
 80051e8:	f88b 3000 	strb.w	r3, [fp]
 80051ec:	463b      	mov	r3, r7
 80051ee:	461f      	mov	r7, r3
 80051f0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	2a39      	cmp	r2, #57	; 0x39
 80051f8:	d050      	beq.n	800529c <_dtoa_r+0xb74>
 80051fa:	3201      	adds	r2, #1
 80051fc:	701a      	strb	r2, [r3, #0]
 80051fe:	e749      	b.n	8005094 <_dtoa_r+0x96c>
 8005200:	2a00      	cmp	r2, #0
 8005202:	dd03      	ble.n	800520c <_dtoa_r+0xae4>
 8005204:	2b39      	cmp	r3, #57	; 0x39
 8005206:	d0ee      	beq.n	80051e6 <_dtoa_r+0xabe>
 8005208:	3301      	adds	r3, #1
 800520a:	e7c9      	b.n	80051a0 <_dtoa_r+0xa78>
 800520c:	9a02      	ldr	r2, [sp, #8]
 800520e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005210:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005214:	428a      	cmp	r2, r1
 8005216:	d02a      	beq.n	800526e <_dtoa_r+0xb46>
 8005218:	4651      	mov	r1, sl
 800521a:	2300      	movs	r3, #0
 800521c:	220a      	movs	r2, #10
 800521e:	4628      	mov	r0, r5
 8005220:	f000 fb1a 	bl	8005858 <__multadd>
 8005224:	45b0      	cmp	r8, r6
 8005226:	4682      	mov	sl, r0
 8005228:	f04f 0300 	mov.w	r3, #0
 800522c:	f04f 020a 	mov.w	r2, #10
 8005230:	4641      	mov	r1, r8
 8005232:	4628      	mov	r0, r5
 8005234:	d107      	bne.n	8005246 <_dtoa_r+0xb1e>
 8005236:	f000 fb0f 	bl	8005858 <__multadd>
 800523a:	4680      	mov	r8, r0
 800523c:	4606      	mov	r6, r0
 800523e:	9b02      	ldr	r3, [sp, #8]
 8005240:	3301      	adds	r3, #1
 8005242:	9302      	str	r3, [sp, #8]
 8005244:	e777      	b.n	8005136 <_dtoa_r+0xa0e>
 8005246:	f000 fb07 	bl	8005858 <__multadd>
 800524a:	4631      	mov	r1, r6
 800524c:	4680      	mov	r8, r0
 800524e:	2300      	movs	r3, #0
 8005250:	220a      	movs	r2, #10
 8005252:	4628      	mov	r0, r5
 8005254:	f000 fb00 	bl	8005858 <__multadd>
 8005258:	4606      	mov	r6, r0
 800525a:	e7f0      	b.n	800523e <_dtoa_r+0xb16>
 800525c:	f1bb 0f00 	cmp.w	fp, #0
 8005260:	bfcc      	ite	gt
 8005262:	465f      	movgt	r7, fp
 8005264:	2701      	movle	r7, #1
 8005266:	f04f 0800 	mov.w	r8, #0
 800526a:	9a08      	ldr	r2, [sp, #32]
 800526c:	4417      	add	r7, r2
 800526e:	4651      	mov	r1, sl
 8005270:	2201      	movs	r2, #1
 8005272:	4628      	mov	r0, r5
 8005274:	9302      	str	r3, [sp, #8]
 8005276:	f000 fc9b 	bl	8005bb0 <__lshift>
 800527a:	4621      	mov	r1, r4
 800527c:	4682      	mov	sl, r0
 800527e:	f000 fd03 	bl	8005c88 <__mcmp>
 8005282:	2800      	cmp	r0, #0
 8005284:	dcb2      	bgt.n	80051ec <_dtoa_r+0xac4>
 8005286:	d102      	bne.n	800528e <_dtoa_r+0xb66>
 8005288:	9b02      	ldr	r3, [sp, #8]
 800528a:	07db      	lsls	r3, r3, #31
 800528c:	d4ae      	bmi.n	80051ec <_dtoa_r+0xac4>
 800528e:	463b      	mov	r3, r7
 8005290:	461f      	mov	r7, r3
 8005292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005296:	2a30      	cmp	r2, #48	; 0x30
 8005298:	d0fa      	beq.n	8005290 <_dtoa_r+0xb68>
 800529a:	e6fb      	b.n	8005094 <_dtoa_r+0x96c>
 800529c:	9a08      	ldr	r2, [sp, #32]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d1a5      	bne.n	80051ee <_dtoa_r+0xac6>
 80052a2:	2331      	movs	r3, #49	; 0x31
 80052a4:	f109 0901 	add.w	r9, r9, #1
 80052a8:	7013      	strb	r3, [r2, #0]
 80052aa:	e6f3      	b.n	8005094 <_dtoa_r+0x96c>
 80052ac:	4b13      	ldr	r3, [pc, #76]	; (80052fc <_dtoa_r+0xbd4>)
 80052ae:	f7ff baa7 	b.w	8004800 <_dtoa_r+0xd8>
 80052b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f47f aa80 	bne.w	80047ba <_dtoa_r+0x92>
 80052ba:	4b11      	ldr	r3, [pc, #68]	; (8005300 <_dtoa_r+0xbd8>)
 80052bc:	f7ff baa0 	b.w	8004800 <_dtoa_r+0xd8>
 80052c0:	f1bb 0f00 	cmp.w	fp, #0
 80052c4:	dc03      	bgt.n	80052ce <_dtoa_r+0xba6>
 80052c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	f73f aecc 	bgt.w	8005066 <_dtoa_r+0x93e>
 80052ce:	9f08      	ldr	r7, [sp, #32]
 80052d0:	4621      	mov	r1, r4
 80052d2:	4650      	mov	r0, sl
 80052d4:	f7ff f99a 	bl	800460c <quorem>
 80052d8:	9a08      	ldr	r2, [sp, #32]
 80052da:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80052de:	f807 3b01 	strb.w	r3, [r7], #1
 80052e2:	1aba      	subs	r2, r7, r2
 80052e4:	4593      	cmp	fp, r2
 80052e6:	ddb9      	ble.n	800525c <_dtoa_r+0xb34>
 80052e8:	4651      	mov	r1, sl
 80052ea:	2300      	movs	r3, #0
 80052ec:	220a      	movs	r2, #10
 80052ee:	4628      	mov	r0, r5
 80052f0:	f000 fab2 	bl	8005858 <__multadd>
 80052f4:	4682      	mov	sl, r0
 80052f6:	e7eb      	b.n	80052d0 <_dtoa_r+0xba8>
 80052f8:	08006803 	.word	0x08006803
 80052fc:	0800675c 	.word	0x0800675c
 8005300:	08006780 	.word	0x08006780

08005304 <__sflush_r>:
 8005304:	898a      	ldrh	r2, [r1, #12]
 8005306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800530a:	4605      	mov	r5, r0
 800530c:	0710      	lsls	r0, r2, #28
 800530e:	460c      	mov	r4, r1
 8005310:	d458      	bmi.n	80053c4 <__sflush_r+0xc0>
 8005312:	684b      	ldr	r3, [r1, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	dc05      	bgt.n	8005324 <__sflush_r+0x20>
 8005318:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800531a:	2b00      	cmp	r3, #0
 800531c:	dc02      	bgt.n	8005324 <__sflush_r+0x20>
 800531e:	2000      	movs	r0, #0
 8005320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005324:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005326:	2e00      	cmp	r6, #0
 8005328:	d0f9      	beq.n	800531e <__sflush_r+0x1a>
 800532a:	2300      	movs	r3, #0
 800532c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005330:	682f      	ldr	r7, [r5, #0]
 8005332:	602b      	str	r3, [r5, #0]
 8005334:	d032      	beq.n	800539c <__sflush_r+0x98>
 8005336:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005338:	89a3      	ldrh	r3, [r4, #12]
 800533a:	075a      	lsls	r2, r3, #29
 800533c:	d505      	bpl.n	800534a <__sflush_r+0x46>
 800533e:	6863      	ldr	r3, [r4, #4]
 8005340:	1ac0      	subs	r0, r0, r3
 8005342:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005344:	b10b      	cbz	r3, 800534a <__sflush_r+0x46>
 8005346:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005348:	1ac0      	subs	r0, r0, r3
 800534a:	2300      	movs	r3, #0
 800534c:	4602      	mov	r2, r0
 800534e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005350:	4628      	mov	r0, r5
 8005352:	6a21      	ldr	r1, [r4, #32]
 8005354:	47b0      	blx	r6
 8005356:	1c43      	adds	r3, r0, #1
 8005358:	89a3      	ldrh	r3, [r4, #12]
 800535a:	d106      	bne.n	800536a <__sflush_r+0x66>
 800535c:	6829      	ldr	r1, [r5, #0]
 800535e:	291d      	cmp	r1, #29
 8005360:	d82c      	bhi.n	80053bc <__sflush_r+0xb8>
 8005362:	4a2a      	ldr	r2, [pc, #168]	; (800540c <__sflush_r+0x108>)
 8005364:	40ca      	lsrs	r2, r1
 8005366:	07d6      	lsls	r6, r2, #31
 8005368:	d528      	bpl.n	80053bc <__sflush_r+0xb8>
 800536a:	2200      	movs	r2, #0
 800536c:	6062      	str	r2, [r4, #4]
 800536e:	6922      	ldr	r2, [r4, #16]
 8005370:	04d9      	lsls	r1, r3, #19
 8005372:	6022      	str	r2, [r4, #0]
 8005374:	d504      	bpl.n	8005380 <__sflush_r+0x7c>
 8005376:	1c42      	adds	r2, r0, #1
 8005378:	d101      	bne.n	800537e <__sflush_r+0x7a>
 800537a:	682b      	ldr	r3, [r5, #0]
 800537c:	b903      	cbnz	r3, 8005380 <__sflush_r+0x7c>
 800537e:	6560      	str	r0, [r4, #84]	; 0x54
 8005380:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005382:	602f      	str	r7, [r5, #0]
 8005384:	2900      	cmp	r1, #0
 8005386:	d0ca      	beq.n	800531e <__sflush_r+0x1a>
 8005388:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800538c:	4299      	cmp	r1, r3
 800538e:	d002      	beq.n	8005396 <__sflush_r+0x92>
 8005390:	4628      	mov	r0, r5
 8005392:	f000 fd8f 	bl	8005eb4 <_free_r>
 8005396:	2000      	movs	r0, #0
 8005398:	6360      	str	r0, [r4, #52]	; 0x34
 800539a:	e7c1      	b.n	8005320 <__sflush_r+0x1c>
 800539c:	6a21      	ldr	r1, [r4, #32]
 800539e:	2301      	movs	r3, #1
 80053a0:	4628      	mov	r0, r5
 80053a2:	47b0      	blx	r6
 80053a4:	1c41      	adds	r1, r0, #1
 80053a6:	d1c7      	bne.n	8005338 <__sflush_r+0x34>
 80053a8:	682b      	ldr	r3, [r5, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d0c4      	beq.n	8005338 <__sflush_r+0x34>
 80053ae:	2b1d      	cmp	r3, #29
 80053b0:	d001      	beq.n	80053b6 <__sflush_r+0xb2>
 80053b2:	2b16      	cmp	r3, #22
 80053b4:	d101      	bne.n	80053ba <__sflush_r+0xb6>
 80053b6:	602f      	str	r7, [r5, #0]
 80053b8:	e7b1      	b.n	800531e <__sflush_r+0x1a>
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053c0:	81a3      	strh	r3, [r4, #12]
 80053c2:	e7ad      	b.n	8005320 <__sflush_r+0x1c>
 80053c4:	690f      	ldr	r7, [r1, #16]
 80053c6:	2f00      	cmp	r7, #0
 80053c8:	d0a9      	beq.n	800531e <__sflush_r+0x1a>
 80053ca:	0793      	lsls	r3, r2, #30
 80053cc:	bf18      	it	ne
 80053ce:	2300      	movne	r3, #0
 80053d0:	680e      	ldr	r6, [r1, #0]
 80053d2:	bf08      	it	eq
 80053d4:	694b      	ldreq	r3, [r1, #20]
 80053d6:	eba6 0807 	sub.w	r8, r6, r7
 80053da:	600f      	str	r7, [r1, #0]
 80053dc:	608b      	str	r3, [r1, #8]
 80053de:	f1b8 0f00 	cmp.w	r8, #0
 80053e2:	dd9c      	ble.n	800531e <__sflush_r+0x1a>
 80053e4:	4643      	mov	r3, r8
 80053e6:	463a      	mov	r2, r7
 80053e8:	4628      	mov	r0, r5
 80053ea:	6a21      	ldr	r1, [r4, #32]
 80053ec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80053ee:	47b0      	blx	r6
 80053f0:	2800      	cmp	r0, #0
 80053f2:	dc06      	bgt.n	8005402 <__sflush_r+0xfe>
 80053f4:	89a3      	ldrh	r3, [r4, #12]
 80053f6:	f04f 30ff 	mov.w	r0, #4294967295
 80053fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053fe:	81a3      	strh	r3, [r4, #12]
 8005400:	e78e      	b.n	8005320 <__sflush_r+0x1c>
 8005402:	4407      	add	r7, r0
 8005404:	eba8 0800 	sub.w	r8, r8, r0
 8005408:	e7e9      	b.n	80053de <__sflush_r+0xda>
 800540a:	bf00      	nop
 800540c:	20400001 	.word	0x20400001

08005410 <_fflush_r>:
 8005410:	b538      	push	{r3, r4, r5, lr}
 8005412:	690b      	ldr	r3, [r1, #16]
 8005414:	4605      	mov	r5, r0
 8005416:	460c      	mov	r4, r1
 8005418:	b913      	cbnz	r3, 8005420 <_fflush_r+0x10>
 800541a:	2500      	movs	r5, #0
 800541c:	4628      	mov	r0, r5
 800541e:	bd38      	pop	{r3, r4, r5, pc}
 8005420:	b118      	cbz	r0, 800542a <_fflush_r+0x1a>
 8005422:	6983      	ldr	r3, [r0, #24]
 8005424:	b90b      	cbnz	r3, 800542a <_fflush_r+0x1a>
 8005426:	f000 f887 	bl	8005538 <__sinit>
 800542a:	4b14      	ldr	r3, [pc, #80]	; (800547c <_fflush_r+0x6c>)
 800542c:	429c      	cmp	r4, r3
 800542e:	d11b      	bne.n	8005468 <_fflush_r+0x58>
 8005430:	686c      	ldr	r4, [r5, #4]
 8005432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0ef      	beq.n	800541a <_fflush_r+0xa>
 800543a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800543c:	07d0      	lsls	r0, r2, #31
 800543e:	d404      	bmi.n	800544a <_fflush_r+0x3a>
 8005440:	0599      	lsls	r1, r3, #22
 8005442:	d402      	bmi.n	800544a <_fflush_r+0x3a>
 8005444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005446:	f000 f91a 	bl	800567e <__retarget_lock_acquire_recursive>
 800544a:	4628      	mov	r0, r5
 800544c:	4621      	mov	r1, r4
 800544e:	f7ff ff59 	bl	8005304 <__sflush_r>
 8005452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005454:	4605      	mov	r5, r0
 8005456:	07da      	lsls	r2, r3, #31
 8005458:	d4e0      	bmi.n	800541c <_fflush_r+0xc>
 800545a:	89a3      	ldrh	r3, [r4, #12]
 800545c:	059b      	lsls	r3, r3, #22
 800545e:	d4dd      	bmi.n	800541c <_fflush_r+0xc>
 8005460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005462:	f000 f90d 	bl	8005680 <__retarget_lock_release_recursive>
 8005466:	e7d9      	b.n	800541c <_fflush_r+0xc>
 8005468:	4b05      	ldr	r3, [pc, #20]	; (8005480 <_fflush_r+0x70>)
 800546a:	429c      	cmp	r4, r3
 800546c:	d101      	bne.n	8005472 <_fflush_r+0x62>
 800546e:	68ac      	ldr	r4, [r5, #8]
 8005470:	e7df      	b.n	8005432 <_fflush_r+0x22>
 8005472:	4b04      	ldr	r3, [pc, #16]	; (8005484 <_fflush_r+0x74>)
 8005474:	429c      	cmp	r4, r3
 8005476:	bf08      	it	eq
 8005478:	68ec      	ldreq	r4, [r5, #12]
 800547a:	e7da      	b.n	8005432 <_fflush_r+0x22>
 800547c:	08006834 	.word	0x08006834
 8005480:	08006854 	.word	0x08006854
 8005484:	08006814 	.word	0x08006814

08005488 <std>:
 8005488:	2300      	movs	r3, #0
 800548a:	b510      	push	{r4, lr}
 800548c:	4604      	mov	r4, r0
 800548e:	e9c0 3300 	strd	r3, r3, [r0]
 8005492:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005496:	6083      	str	r3, [r0, #8]
 8005498:	8181      	strh	r1, [r0, #12]
 800549a:	6643      	str	r3, [r0, #100]	; 0x64
 800549c:	81c2      	strh	r2, [r0, #14]
 800549e:	6183      	str	r3, [r0, #24]
 80054a0:	4619      	mov	r1, r3
 80054a2:	2208      	movs	r2, #8
 80054a4:	305c      	adds	r0, #92	; 0x5c
 80054a6:	f7fe fb6b 	bl	8003b80 <memset>
 80054aa:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <std+0x38>)
 80054ac:	6224      	str	r4, [r4, #32]
 80054ae:	6263      	str	r3, [r4, #36]	; 0x24
 80054b0:	4b04      	ldr	r3, [pc, #16]	; (80054c4 <std+0x3c>)
 80054b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80054b4:	4b04      	ldr	r3, [pc, #16]	; (80054c8 <std+0x40>)
 80054b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80054b8:	4b04      	ldr	r3, [pc, #16]	; (80054cc <std+0x44>)
 80054ba:	6323      	str	r3, [r4, #48]	; 0x30
 80054bc:	bd10      	pop	{r4, pc}
 80054be:	bf00      	nop
 80054c0:	080062d1 	.word	0x080062d1
 80054c4:	080062f3 	.word	0x080062f3
 80054c8:	0800632b 	.word	0x0800632b
 80054cc:	0800634f 	.word	0x0800634f

080054d0 <_cleanup_r>:
 80054d0:	4901      	ldr	r1, [pc, #4]	; (80054d8 <_cleanup_r+0x8>)
 80054d2:	f000 b8af 	b.w	8005634 <_fwalk_reent>
 80054d6:	bf00      	nop
 80054d8:	08005411 	.word	0x08005411

080054dc <__sfmoreglue>:
 80054dc:	b570      	push	{r4, r5, r6, lr}
 80054de:	2568      	movs	r5, #104	; 0x68
 80054e0:	1e4a      	subs	r2, r1, #1
 80054e2:	4355      	muls	r5, r2
 80054e4:	460e      	mov	r6, r1
 80054e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80054ea:	f000 fd2f 	bl	8005f4c <_malloc_r>
 80054ee:	4604      	mov	r4, r0
 80054f0:	b140      	cbz	r0, 8005504 <__sfmoreglue+0x28>
 80054f2:	2100      	movs	r1, #0
 80054f4:	e9c0 1600 	strd	r1, r6, [r0]
 80054f8:	300c      	adds	r0, #12
 80054fa:	60a0      	str	r0, [r4, #8]
 80054fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005500:	f7fe fb3e 	bl	8003b80 <memset>
 8005504:	4620      	mov	r0, r4
 8005506:	bd70      	pop	{r4, r5, r6, pc}

08005508 <__sfp_lock_acquire>:
 8005508:	4801      	ldr	r0, [pc, #4]	; (8005510 <__sfp_lock_acquire+0x8>)
 800550a:	f000 b8b8 	b.w	800567e <__retarget_lock_acquire_recursive>
 800550e:	bf00      	nop
 8005510:	200002c4 	.word	0x200002c4

08005514 <__sfp_lock_release>:
 8005514:	4801      	ldr	r0, [pc, #4]	; (800551c <__sfp_lock_release+0x8>)
 8005516:	f000 b8b3 	b.w	8005680 <__retarget_lock_release_recursive>
 800551a:	bf00      	nop
 800551c:	200002c4 	.word	0x200002c4

08005520 <__sinit_lock_acquire>:
 8005520:	4801      	ldr	r0, [pc, #4]	; (8005528 <__sinit_lock_acquire+0x8>)
 8005522:	f000 b8ac 	b.w	800567e <__retarget_lock_acquire_recursive>
 8005526:	bf00      	nop
 8005528:	200002bf 	.word	0x200002bf

0800552c <__sinit_lock_release>:
 800552c:	4801      	ldr	r0, [pc, #4]	; (8005534 <__sinit_lock_release+0x8>)
 800552e:	f000 b8a7 	b.w	8005680 <__retarget_lock_release_recursive>
 8005532:	bf00      	nop
 8005534:	200002bf 	.word	0x200002bf

08005538 <__sinit>:
 8005538:	b510      	push	{r4, lr}
 800553a:	4604      	mov	r4, r0
 800553c:	f7ff fff0 	bl	8005520 <__sinit_lock_acquire>
 8005540:	69a3      	ldr	r3, [r4, #24]
 8005542:	b11b      	cbz	r3, 800554c <__sinit+0x14>
 8005544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005548:	f7ff bff0 	b.w	800552c <__sinit_lock_release>
 800554c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005550:	6523      	str	r3, [r4, #80]	; 0x50
 8005552:	4b13      	ldr	r3, [pc, #76]	; (80055a0 <__sinit+0x68>)
 8005554:	4a13      	ldr	r2, [pc, #76]	; (80055a4 <__sinit+0x6c>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	62a2      	str	r2, [r4, #40]	; 0x28
 800555a:	42a3      	cmp	r3, r4
 800555c:	bf08      	it	eq
 800555e:	2301      	moveq	r3, #1
 8005560:	4620      	mov	r0, r4
 8005562:	bf08      	it	eq
 8005564:	61a3      	streq	r3, [r4, #24]
 8005566:	f000 f81f 	bl	80055a8 <__sfp>
 800556a:	6060      	str	r0, [r4, #4]
 800556c:	4620      	mov	r0, r4
 800556e:	f000 f81b 	bl	80055a8 <__sfp>
 8005572:	60a0      	str	r0, [r4, #8]
 8005574:	4620      	mov	r0, r4
 8005576:	f000 f817 	bl	80055a8 <__sfp>
 800557a:	2200      	movs	r2, #0
 800557c:	2104      	movs	r1, #4
 800557e:	60e0      	str	r0, [r4, #12]
 8005580:	6860      	ldr	r0, [r4, #4]
 8005582:	f7ff ff81 	bl	8005488 <std>
 8005586:	2201      	movs	r2, #1
 8005588:	2109      	movs	r1, #9
 800558a:	68a0      	ldr	r0, [r4, #8]
 800558c:	f7ff ff7c 	bl	8005488 <std>
 8005590:	2202      	movs	r2, #2
 8005592:	2112      	movs	r1, #18
 8005594:	68e0      	ldr	r0, [r4, #12]
 8005596:	f7ff ff77 	bl	8005488 <std>
 800559a:	2301      	movs	r3, #1
 800559c:	61a3      	str	r3, [r4, #24]
 800559e:	e7d1      	b.n	8005544 <__sinit+0xc>
 80055a0:	08006748 	.word	0x08006748
 80055a4:	080054d1 	.word	0x080054d1

080055a8 <__sfp>:
 80055a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055aa:	4607      	mov	r7, r0
 80055ac:	f7ff ffac 	bl	8005508 <__sfp_lock_acquire>
 80055b0:	4b1e      	ldr	r3, [pc, #120]	; (800562c <__sfp+0x84>)
 80055b2:	681e      	ldr	r6, [r3, #0]
 80055b4:	69b3      	ldr	r3, [r6, #24]
 80055b6:	b913      	cbnz	r3, 80055be <__sfp+0x16>
 80055b8:	4630      	mov	r0, r6
 80055ba:	f7ff ffbd 	bl	8005538 <__sinit>
 80055be:	3648      	adds	r6, #72	; 0x48
 80055c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80055c4:	3b01      	subs	r3, #1
 80055c6:	d503      	bpl.n	80055d0 <__sfp+0x28>
 80055c8:	6833      	ldr	r3, [r6, #0]
 80055ca:	b30b      	cbz	r3, 8005610 <__sfp+0x68>
 80055cc:	6836      	ldr	r6, [r6, #0]
 80055ce:	e7f7      	b.n	80055c0 <__sfp+0x18>
 80055d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80055d4:	b9d5      	cbnz	r5, 800560c <__sfp+0x64>
 80055d6:	4b16      	ldr	r3, [pc, #88]	; (8005630 <__sfp+0x88>)
 80055d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80055dc:	60e3      	str	r3, [r4, #12]
 80055de:	6665      	str	r5, [r4, #100]	; 0x64
 80055e0:	f000 f84c 	bl	800567c <__retarget_lock_init_recursive>
 80055e4:	f7ff ff96 	bl	8005514 <__sfp_lock_release>
 80055e8:	2208      	movs	r2, #8
 80055ea:	4629      	mov	r1, r5
 80055ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80055f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80055f4:	6025      	str	r5, [r4, #0]
 80055f6:	61a5      	str	r5, [r4, #24]
 80055f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80055fc:	f7fe fac0 	bl	8003b80 <memset>
 8005600:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005604:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005608:	4620      	mov	r0, r4
 800560a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800560c:	3468      	adds	r4, #104	; 0x68
 800560e:	e7d9      	b.n	80055c4 <__sfp+0x1c>
 8005610:	2104      	movs	r1, #4
 8005612:	4638      	mov	r0, r7
 8005614:	f7ff ff62 	bl	80054dc <__sfmoreglue>
 8005618:	4604      	mov	r4, r0
 800561a:	6030      	str	r0, [r6, #0]
 800561c:	2800      	cmp	r0, #0
 800561e:	d1d5      	bne.n	80055cc <__sfp+0x24>
 8005620:	f7ff ff78 	bl	8005514 <__sfp_lock_release>
 8005624:	230c      	movs	r3, #12
 8005626:	603b      	str	r3, [r7, #0]
 8005628:	e7ee      	b.n	8005608 <__sfp+0x60>
 800562a:	bf00      	nop
 800562c:	08006748 	.word	0x08006748
 8005630:	ffff0001 	.word	0xffff0001

08005634 <_fwalk_reent>:
 8005634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005638:	4606      	mov	r6, r0
 800563a:	4688      	mov	r8, r1
 800563c:	2700      	movs	r7, #0
 800563e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005642:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005646:	f1b9 0901 	subs.w	r9, r9, #1
 800564a:	d505      	bpl.n	8005658 <_fwalk_reent+0x24>
 800564c:	6824      	ldr	r4, [r4, #0]
 800564e:	2c00      	cmp	r4, #0
 8005650:	d1f7      	bne.n	8005642 <_fwalk_reent+0xe>
 8005652:	4638      	mov	r0, r7
 8005654:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005658:	89ab      	ldrh	r3, [r5, #12]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d907      	bls.n	800566e <_fwalk_reent+0x3a>
 800565e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005662:	3301      	adds	r3, #1
 8005664:	d003      	beq.n	800566e <_fwalk_reent+0x3a>
 8005666:	4629      	mov	r1, r5
 8005668:	4630      	mov	r0, r6
 800566a:	47c0      	blx	r8
 800566c:	4307      	orrs	r7, r0
 800566e:	3568      	adds	r5, #104	; 0x68
 8005670:	e7e9      	b.n	8005646 <_fwalk_reent+0x12>
	...

08005674 <_localeconv_r>:
 8005674:	4800      	ldr	r0, [pc, #0]	; (8005678 <_localeconv_r+0x4>)
 8005676:	4770      	bx	lr
 8005678:	20000160 	.word	0x20000160

0800567c <__retarget_lock_init_recursive>:
 800567c:	4770      	bx	lr

0800567e <__retarget_lock_acquire_recursive>:
 800567e:	4770      	bx	lr

08005680 <__retarget_lock_release_recursive>:
 8005680:	4770      	bx	lr

08005682 <__swhatbuf_r>:
 8005682:	b570      	push	{r4, r5, r6, lr}
 8005684:	460e      	mov	r6, r1
 8005686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800568a:	4614      	mov	r4, r2
 800568c:	2900      	cmp	r1, #0
 800568e:	461d      	mov	r5, r3
 8005690:	b096      	sub	sp, #88	; 0x58
 8005692:	da07      	bge.n	80056a4 <__swhatbuf_r+0x22>
 8005694:	2300      	movs	r3, #0
 8005696:	602b      	str	r3, [r5, #0]
 8005698:	89b3      	ldrh	r3, [r6, #12]
 800569a:	061a      	lsls	r2, r3, #24
 800569c:	d410      	bmi.n	80056c0 <__swhatbuf_r+0x3e>
 800569e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056a2:	e00e      	b.n	80056c2 <__swhatbuf_r+0x40>
 80056a4:	466a      	mov	r2, sp
 80056a6:	f000 ff69 	bl	800657c <_fstat_r>
 80056aa:	2800      	cmp	r0, #0
 80056ac:	dbf2      	blt.n	8005694 <__swhatbuf_r+0x12>
 80056ae:	9a01      	ldr	r2, [sp, #4]
 80056b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80056b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80056b8:	425a      	negs	r2, r3
 80056ba:	415a      	adcs	r2, r3
 80056bc:	602a      	str	r2, [r5, #0]
 80056be:	e7ee      	b.n	800569e <__swhatbuf_r+0x1c>
 80056c0:	2340      	movs	r3, #64	; 0x40
 80056c2:	2000      	movs	r0, #0
 80056c4:	6023      	str	r3, [r4, #0]
 80056c6:	b016      	add	sp, #88	; 0x58
 80056c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080056cc <__smakebuf_r>:
 80056cc:	898b      	ldrh	r3, [r1, #12]
 80056ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80056d0:	079d      	lsls	r5, r3, #30
 80056d2:	4606      	mov	r6, r0
 80056d4:	460c      	mov	r4, r1
 80056d6:	d507      	bpl.n	80056e8 <__smakebuf_r+0x1c>
 80056d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80056dc:	6023      	str	r3, [r4, #0]
 80056de:	6123      	str	r3, [r4, #16]
 80056e0:	2301      	movs	r3, #1
 80056e2:	6163      	str	r3, [r4, #20]
 80056e4:	b002      	add	sp, #8
 80056e6:	bd70      	pop	{r4, r5, r6, pc}
 80056e8:	466a      	mov	r2, sp
 80056ea:	ab01      	add	r3, sp, #4
 80056ec:	f7ff ffc9 	bl	8005682 <__swhatbuf_r>
 80056f0:	9900      	ldr	r1, [sp, #0]
 80056f2:	4605      	mov	r5, r0
 80056f4:	4630      	mov	r0, r6
 80056f6:	f000 fc29 	bl	8005f4c <_malloc_r>
 80056fa:	b948      	cbnz	r0, 8005710 <__smakebuf_r+0x44>
 80056fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005700:	059a      	lsls	r2, r3, #22
 8005702:	d4ef      	bmi.n	80056e4 <__smakebuf_r+0x18>
 8005704:	f023 0303 	bic.w	r3, r3, #3
 8005708:	f043 0302 	orr.w	r3, r3, #2
 800570c:	81a3      	strh	r3, [r4, #12]
 800570e:	e7e3      	b.n	80056d8 <__smakebuf_r+0xc>
 8005710:	4b0d      	ldr	r3, [pc, #52]	; (8005748 <__smakebuf_r+0x7c>)
 8005712:	62b3      	str	r3, [r6, #40]	; 0x28
 8005714:	89a3      	ldrh	r3, [r4, #12]
 8005716:	6020      	str	r0, [r4, #0]
 8005718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800571c:	81a3      	strh	r3, [r4, #12]
 800571e:	9b00      	ldr	r3, [sp, #0]
 8005720:	6120      	str	r0, [r4, #16]
 8005722:	6163      	str	r3, [r4, #20]
 8005724:	9b01      	ldr	r3, [sp, #4]
 8005726:	b15b      	cbz	r3, 8005740 <__smakebuf_r+0x74>
 8005728:	4630      	mov	r0, r6
 800572a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800572e:	f000 ff37 	bl	80065a0 <_isatty_r>
 8005732:	b128      	cbz	r0, 8005740 <__smakebuf_r+0x74>
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	f023 0303 	bic.w	r3, r3, #3
 800573a:	f043 0301 	orr.w	r3, r3, #1
 800573e:	81a3      	strh	r3, [r4, #12]
 8005740:	89a0      	ldrh	r0, [r4, #12]
 8005742:	4305      	orrs	r5, r0
 8005744:	81a5      	strh	r5, [r4, #12]
 8005746:	e7cd      	b.n	80056e4 <__smakebuf_r+0x18>
 8005748:	080054d1 	.word	0x080054d1

0800574c <malloc>:
 800574c:	4b02      	ldr	r3, [pc, #8]	; (8005758 <malloc+0xc>)
 800574e:	4601      	mov	r1, r0
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	f000 bbfb 	b.w	8005f4c <_malloc_r>
 8005756:	bf00      	nop
 8005758:	2000000c 	.word	0x2000000c

0800575c <memchr>:
 800575c:	4603      	mov	r3, r0
 800575e:	b510      	push	{r4, lr}
 8005760:	b2c9      	uxtb	r1, r1
 8005762:	4402      	add	r2, r0
 8005764:	4293      	cmp	r3, r2
 8005766:	4618      	mov	r0, r3
 8005768:	d101      	bne.n	800576e <memchr+0x12>
 800576a:	2000      	movs	r0, #0
 800576c:	e003      	b.n	8005776 <memchr+0x1a>
 800576e:	7804      	ldrb	r4, [r0, #0]
 8005770:	3301      	adds	r3, #1
 8005772:	428c      	cmp	r4, r1
 8005774:	d1f6      	bne.n	8005764 <memchr+0x8>
 8005776:	bd10      	pop	{r4, pc}

08005778 <memcpy>:
 8005778:	440a      	add	r2, r1
 800577a:	4291      	cmp	r1, r2
 800577c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005780:	d100      	bne.n	8005784 <memcpy+0xc>
 8005782:	4770      	bx	lr
 8005784:	b510      	push	{r4, lr}
 8005786:	f811 4b01 	ldrb.w	r4, [r1], #1
 800578a:	4291      	cmp	r1, r2
 800578c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005790:	d1f9      	bne.n	8005786 <memcpy+0xe>
 8005792:	bd10      	pop	{r4, pc}

08005794 <_Balloc>:
 8005794:	b570      	push	{r4, r5, r6, lr}
 8005796:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005798:	4604      	mov	r4, r0
 800579a:	460d      	mov	r5, r1
 800579c:	b976      	cbnz	r6, 80057bc <_Balloc+0x28>
 800579e:	2010      	movs	r0, #16
 80057a0:	f7ff ffd4 	bl	800574c <malloc>
 80057a4:	4602      	mov	r2, r0
 80057a6:	6260      	str	r0, [r4, #36]	; 0x24
 80057a8:	b920      	cbnz	r0, 80057b4 <_Balloc+0x20>
 80057aa:	2166      	movs	r1, #102	; 0x66
 80057ac:	4b17      	ldr	r3, [pc, #92]	; (800580c <_Balloc+0x78>)
 80057ae:	4818      	ldr	r0, [pc, #96]	; (8005810 <_Balloc+0x7c>)
 80057b0:	f000 fea4 	bl	80064fc <__assert_func>
 80057b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057b8:	6006      	str	r6, [r0, #0]
 80057ba:	60c6      	str	r6, [r0, #12]
 80057bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80057be:	68f3      	ldr	r3, [r6, #12]
 80057c0:	b183      	cbz	r3, 80057e4 <_Balloc+0x50>
 80057c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80057ca:	b9b8      	cbnz	r0, 80057fc <_Balloc+0x68>
 80057cc:	2101      	movs	r1, #1
 80057ce:	fa01 f605 	lsl.w	r6, r1, r5
 80057d2:	1d72      	adds	r2, r6, #5
 80057d4:	4620      	mov	r0, r4
 80057d6:	0092      	lsls	r2, r2, #2
 80057d8:	f000 fb5e 	bl	8005e98 <_calloc_r>
 80057dc:	b160      	cbz	r0, 80057f8 <_Balloc+0x64>
 80057de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80057e2:	e00e      	b.n	8005802 <_Balloc+0x6e>
 80057e4:	2221      	movs	r2, #33	; 0x21
 80057e6:	2104      	movs	r1, #4
 80057e8:	4620      	mov	r0, r4
 80057ea:	f000 fb55 	bl	8005e98 <_calloc_r>
 80057ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057f0:	60f0      	str	r0, [r6, #12]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1e4      	bne.n	80057c2 <_Balloc+0x2e>
 80057f8:	2000      	movs	r0, #0
 80057fa:	bd70      	pop	{r4, r5, r6, pc}
 80057fc:	6802      	ldr	r2, [r0, #0]
 80057fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005802:	2300      	movs	r3, #0
 8005804:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005808:	e7f7      	b.n	80057fa <_Balloc+0x66>
 800580a:	bf00      	nop
 800580c:	0800678d 	.word	0x0800678d
 8005810:	08006874 	.word	0x08006874

08005814 <_Bfree>:
 8005814:	b570      	push	{r4, r5, r6, lr}
 8005816:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005818:	4605      	mov	r5, r0
 800581a:	460c      	mov	r4, r1
 800581c:	b976      	cbnz	r6, 800583c <_Bfree+0x28>
 800581e:	2010      	movs	r0, #16
 8005820:	f7ff ff94 	bl	800574c <malloc>
 8005824:	4602      	mov	r2, r0
 8005826:	6268      	str	r0, [r5, #36]	; 0x24
 8005828:	b920      	cbnz	r0, 8005834 <_Bfree+0x20>
 800582a:	218a      	movs	r1, #138	; 0x8a
 800582c:	4b08      	ldr	r3, [pc, #32]	; (8005850 <_Bfree+0x3c>)
 800582e:	4809      	ldr	r0, [pc, #36]	; (8005854 <_Bfree+0x40>)
 8005830:	f000 fe64 	bl	80064fc <__assert_func>
 8005834:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005838:	6006      	str	r6, [r0, #0]
 800583a:	60c6      	str	r6, [r0, #12]
 800583c:	b13c      	cbz	r4, 800584e <_Bfree+0x3a>
 800583e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005840:	6862      	ldr	r2, [r4, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005848:	6021      	str	r1, [r4, #0]
 800584a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800584e:	bd70      	pop	{r4, r5, r6, pc}
 8005850:	0800678d 	.word	0x0800678d
 8005854:	08006874 	.word	0x08006874

08005858 <__multadd>:
 8005858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800585c:	4698      	mov	r8, r3
 800585e:	460c      	mov	r4, r1
 8005860:	2300      	movs	r3, #0
 8005862:	690e      	ldr	r6, [r1, #16]
 8005864:	4607      	mov	r7, r0
 8005866:	f101 0014 	add.w	r0, r1, #20
 800586a:	6805      	ldr	r5, [r0, #0]
 800586c:	3301      	adds	r3, #1
 800586e:	b2a9      	uxth	r1, r5
 8005870:	fb02 8101 	mla	r1, r2, r1, r8
 8005874:	0c2d      	lsrs	r5, r5, #16
 8005876:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800587a:	fb02 c505 	mla	r5, r2, r5, ip
 800587e:	b289      	uxth	r1, r1
 8005880:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005884:	429e      	cmp	r6, r3
 8005886:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800588a:	f840 1b04 	str.w	r1, [r0], #4
 800588e:	dcec      	bgt.n	800586a <__multadd+0x12>
 8005890:	f1b8 0f00 	cmp.w	r8, #0
 8005894:	d022      	beq.n	80058dc <__multadd+0x84>
 8005896:	68a3      	ldr	r3, [r4, #8]
 8005898:	42b3      	cmp	r3, r6
 800589a:	dc19      	bgt.n	80058d0 <__multadd+0x78>
 800589c:	6861      	ldr	r1, [r4, #4]
 800589e:	4638      	mov	r0, r7
 80058a0:	3101      	adds	r1, #1
 80058a2:	f7ff ff77 	bl	8005794 <_Balloc>
 80058a6:	4605      	mov	r5, r0
 80058a8:	b928      	cbnz	r0, 80058b6 <__multadd+0x5e>
 80058aa:	4602      	mov	r2, r0
 80058ac:	21b5      	movs	r1, #181	; 0xb5
 80058ae:	4b0d      	ldr	r3, [pc, #52]	; (80058e4 <__multadd+0x8c>)
 80058b0:	480d      	ldr	r0, [pc, #52]	; (80058e8 <__multadd+0x90>)
 80058b2:	f000 fe23 	bl	80064fc <__assert_func>
 80058b6:	6922      	ldr	r2, [r4, #16]
 80058b8:	f104 010c 	add.w	r1, r4, #12
 80058bc:	3202      	adds	r2, #2
 80058be:	0092      	lsls	r2, r2, #2
 80058c0:	300c      	adds	r0, #12
 80058c2:	f7ff ff59 	bl	8005778 <memcpy>
 80058c6:	4621      	mov	r1, r4
 80058c8:	4638      	mov	r0, r7
 80058ca:	f7ff ffa3 	bl	8005814 <_Bfree>
 80058ce:	462c      	mov	r4, r5
 80058d0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80058d4:	3601      	adds	r6, #1
 80058d6:	f8c3 8014 	str.w	r8, [r3, #20]
 80058da:	6126      	str	r6, [r4, #16]
 80058dc:	4620      	mov	r0, r4
 80058de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058e2:	bf00      	nop
 80058e4:	08006803 	.word	0x08006803
 80058e8:	08006874 	.word	0x08006874

080058ec <__hi0bits>:
 80058ec:	0c02      	lsrs	r2, r0, #16
 80058ee:	0412      	lsls	r2, r2, #16
 80058f0:	4603      	mov	r3, r0
 80058f2:	b9ca      	cbnz	r2, 8005928 <__hi0bits+0x3c>
 80058f4:	0403      	lsls	r3, r0, #16
 80058f6:	2010      	movs	r0, #16
 80058f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80058fc:	bf04      	itt	eq
 80058fe:	021b      	lsleq	r3, r3, #8
 8005900:	3008      	addeq	r0, #8
 8005902:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005906:	bf04      	itt	eq
 8005908:	011b      	lsleq	r3, r3, #4
 800590a:	3004      	addeq	r0, #4
 800590c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005910:	bf04      	itt	eq
 8005912:	009b      	lsleq	r3, r3, #2
 8005914:	3002      	addeq	r0, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	db05      	blt.n	8005926 <__hi0bits+0x3a>
 800591a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800591e:	f100 0001 	add.w	r0, r0, #1
 8005922:	bf08      	it	eq
 8005924:	2020      	moveq	r0, #32
 8005926:	4770      	bx	lr
 8005928:	2000      	movs	r0, #0
 800592a:	e7e5      	b.n	80058f8 <__hi0bits+0xc>

0800592c <__lo0bits>:
 800592c:	6803      	ldr	r3, [r0, #0]
 800592e:	4602      	mov	r2, r0
 8005930:	f013 0007 	ands.w	r0, r3, #7
 8005934:	d00b      	beq.n	800594e <__lo0bits+0x22>
 8005936:	07d9      	lsls	r1, r3, #31
 8005938:	d422      	bmi.n	8005980 <__lo0bits+0x54>
 800593a:	0798      	lsls	r0, r3, #30
 800593c:	bf49      	itett	mi
 800593e:	085b      	lsrmi	r3, r3, #1
 8005940:	089b      	lsrpl	r3, r3, #2
 8005942:	2001      	movmi	r0, #1
 8005944:	6013      	strmi	r3, [r2, #0]
 8005946:	bf5c      	itt	pl
 8005948:	2002      	movpl	r0, #2
 800594a:	6013      	strpl	r3, [r2, #0]
 800594c:	4770      	bx	lr
 800594e:	b299      	uxth	r1, r3
 8005950:	b909      	cbnz	r1, 8005956 <__lo0bits+0x2a>
 8005952:	2010      	movs	r0, #16
 8005954:	0c1b      	lsrs	r3, r3, #16
 8005956:	f013 0fff 	tst.w	r3, #255	; 0xff
 800595a:	bf04      	itt	eq
 800595c:	0a1b      	lsreq	r3, r3, #8
 800595e:	3008      	addeq	r0, #8
 8005960:	0719      	lsls	r1, r3, #28
 8005962:	bf04      	itt	eq
 8005964:	091b      	lsreq	r3, r3, #4
 8005966:	3004      	addeq	r0, #4
 8005968:	0799      	lsls	r1, r3, #30
 800596a:	bf04      	itt	eq
 800596c:	089b      	lsreq	r3, r3, #2
 800596e:	3002      	addeq	r0, #2
 8005970:	07d9      	lsls	r1, r3, #31
 8005972:	d403      	bmi.n	800597c <__lo0bits+0x50>
 8005974:	085b      	lsrs	r3, r3, #1
 8005976:	f100 0001 	add.w	r0, r0, #1
 800597a:	d003      	beq.n	8005984 <__lo0bits+0x58>
 800597c:	6013      	str	r3, [r2, #0]
 800597e:	4770      	bx	lr
 8005980:	2000      	movs	r0, #0
 8005982:	4770      	bx	lr
 8005984:	2020      	movs	r0, #32
 8005986:	4770      	bx	lr

08005988 <__i2b>:
 8005988:	b510      	push	{r4, lr}
 800598a:	460c      	mov	r4, r1
 800598c:	2101      	movs	r1, #1
 800598e:	f7ff ff01 	bl	8005794 <_Balloc>
 8005992:	4602      	mov	r2, r0
 8005994:	b928      	cbnz	r0, 80059a2 <__i2b+0x1a>
 8005996:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800599a:	4b04      	ldr	r3, [pc, #16]	; (80059ac <__i2b+0x24>)
 800599c:	4804      	ldr	r0, [pc, #16]	; (80059b0 <__i2b+0x28>)
 800599e:	f000 fdad 	bl	80064fc <__assert_func>
 80059a2:	2301      	movs	r3, #1
 80059a4:	6144      	str	r4, [r0, #20]
 80059a6:	6103      	str	r3, [r0, #16]
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	bf00      	nop
 80059ac:	08006803 	.word	0x08006803
 80059b0:	08006874 	.word	0x08006874

080059b4 <__multiply>:
 80059b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059b8:	4614      	mov	r4, r2
 80059ba:	690a      	ldr	r2, [r1, #16]
 80059bc:	6923      	ldr	r3, [r4, #16]
 80059be:	460d      	mov	r5, r1
 80059c0:	429a      	cmp	r2, r3
 80059c2:	bfbe      	ittt	lt
 80059c4:	460b      	movlt	r3, r1
 80059c6:	4625      	movlt	r5, r4
 80059c8:	461c      	movlt	r4, r3
 80059ca:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80059ce:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80059d2:	68ab      	ldr	r3, [r5, #8]
 80059d4:	6869      	ldr	r1, [r5, #4]
 80059d6:	eb0a 0709 	add.w	r7, sl, r9
 80059da:	42bb      	cmp	r3, r7
 80059dc:	b085      	sub	sp, #20
 80059de:	bfb8      	it	lt
 80059e0:	3101      	addlt	r1, #1
 80059e2:	f7ff fed7 	bl	8005794 <_Balloc>
 80059e6:	b930      	cbnz	r0, 80059f6 <__multiply+0x42>
 80059e8:	4602      	mov	r2, r0
 80059ea:	f240 115d 	movw	r1, #349	; 0x15d
 80059ee:	4b41      	ldr	r3, [pc, #260]	; (8005af4 <__multiply+0x140>)
 80059f0:	4841      	ldr	r0, [pc, #260]	; (8005af8 <__multiply+0x144>)
 80059f2:	f000 fd83 	bl	80064fc <__assert_func>
 80059f6:	f100 0614 	add.w	r6, r0, #20
 80059fa:	4633      	mov	r3, r6
 80059fc:	2200      	movs	r2, #0
 80059fe:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005a02:	4543      	cmp	r3, r8
 8005a04:	d31e      	bcc.n	8005a44 <__multiply+0x90>
 8005a06:	f105 0c14 	add.w	ip, r5, #20
 8005a0a:	f104 0314 	add.w	r3, r4, #20
 8005a0e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005a12:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005a16:	9202      	str	r2, [sp, #8]
 8005a18:	ebac 0205 	sub.w	r2, ip, r5
 8005a1c:	3a15      	subs	r2, #21
 8005a1e:	f022 0203 	bic.w	r2, r2, #3
 8005a22:	3204      	adds	r2, #4
 8005a24:	f105 0115 	add.w	r1, r5, #21
 8005a28:	458c      	cmp	ip, r1
 8005a2a:	bf38      	it	cc
 8005a2c:	2204      	movcc	r2, #4
 8005a2e:	9201      	str	r2, [sp, #4]
 8005a30:	9a02      	ldr	r2, [sp, #8]
 8005a32:	9303      	str	r3, [sp, #12]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d808      	bhi.n	8005a4a <__multiply+0x96>
 8005a38:	2f00      	cmp	r7, #0
 8005a3a:	dc55      	bgt.n	8005ae8 <__multiply+0x134>
 8005a3c:	6107      	str	r7, [r0, #16]
 8005a3e:	b005      	add	sp, #20
 8005a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a44:	f843 2b04 	str.w	r2, [r3], #4
 8005a48:	e7db      	b.n	8005a02 <__multiply+0x4e>
 8005a4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8005a4e:	f1ba 0f00 	cmp.w	sl, #0
 8005a52:	d020      	beq.n	8005a96 <__multiply+0xe2>
 8005a54:	46b1      	mov	r9, r6
 8005a56:	2200      	movs	r2, #0
 8005a58:	f105 0e14 	add.w	lr, r5, #20
 8005a5c:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005a60:	f8d9 b000 	ldr.w	fp, [r9]
 8005a64:	b2a1      	uxth	r1, r4
 8005a66:	fa1f fb8b 	uxth.w	fp, fp
 8005a6a:	fb0a b101 	mla	r1, sl, r1, fp
 8005a6e:	4411      	add	r1, r2
 8005a70:	f8d9 2000 	ldr.w	r2, [r9]
 8005a74:	0c24      	lsrs	r4, r4, #16
 8005a76:	0c12      	lsrs	r2, r2, #16
 8005a78:	fb0a 2404 	mla	r4, sl, r4, r2
 8005a7c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005a80:	b289      	uxth	r1, r1
 8005a82:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005a86:	45f4      	cmp	ip, lr
 8005a88:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005a8c:	f849 1b04 	str.w	r1, [r9], #4
 8005a90:	d8e4      	bhi.n	8005a5c <__multiply+0xa8>
 8005a92:	9901      	ldr	r1, [sp, #4]
 8005a94:	5072      	str	r2, [r6, r1]
 8005a96:	9a03      	ldr	r2, [sp, #12]
 8005a98:	3304      	adds	r3, #4
 8005a9a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005a9e:	f1b9 0f00 	cmp.w	r9, #0
 8005aa2:	d01f      	beq.n	8005ae4 <__multiply+0x130>
 8005aa4:	46b6      	mov	lr, r6
 8005aa6:	f04f 0a00 	mov.w	sl, #0
 8005aaa:	6834      	ldr	r4, [r6, #0]
 8005aac:	f105 0114 	add.w	r1, r5, #20
 8005ab0:	880a      	ldrh	r2, [r1, #0]
 8005ab2:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005ab6:	b2a4      	uxth	r4, r4
 8005ab8:	fb09 b202 	mla	r2, r9, r2, fp
 8005abc:	4492      	add	sl, r2
 8005abe:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005ac2:	f84e 4b04 	str.w	r4, [lr], #4
 8005ac6:	f851 4b04 	ldr.w	r4, [r1], #4
 8005aca:	f8be 2000 	ldrh.w	r2, [lr]
 8005ace:	0c24      	lsrs	r4, r4, #16
 8005ad0:	fb09 2404 	mla	r4, r9, r4, r2
 8005ad4:	458c      	cmp	ip, r1
 8005ad6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005ada:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ade:	d8e7      	bhi.n	8005ab0 <__multiply+0xfc>
 8005ae0:	9a01      	ldr	r2, [sp, #4]
 8005ae2:	50b4      	str	r4, [r6, r2]
 8005ae4:	3604      	adds	r6, #4
 8005ae6:	e7a3      	b.n	8005a30 <__multiply+0x7c>
 8005ae8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1a5      	bne.n	8005a3c <__multiply+0x88>
 8005af0:	3f01      	subs	r7, #1
 8005af2:	e7a1      	b.n	8005a38 <__multiply+0x84>
 8005af4:	08006803 	.word	0x08006803
 8005af8:	08006874 	.word	0x08006874

08005afc <__pow5mult>:
 8005afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b00:	4615      	mov	r5, r2
 8005b02:	f012 0203 	ands.w	r2, r2, #3
 8005b06:	4606      	mov	r6, r0
 8005b08:	460f      	mov	r7, r1
 8005b0a:	d007      	beq.n	8005b1c <__pow5mult+0x20>
 8005b0c:	4c25      	ldr	r4, [pc, #148]	; (8005ba4 <__pow5mult+0xa8>)
 8005b0e:	3a01      	subs	r2, #1
 8005b10:	2300      	movs	r3, #0
 8005b12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b16:	f7ff fe9f 	bl	8005858 <__multadd>
 8005b1a:	4607      	mov	r7, r0
 8005b1c:	10ad      	asrs	r5, r5, #2
 8005b1e:	d03d      	beq.n	8005b9c <__pow5mult+0xa0>
 8005b20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b22:	b97c      	cbnz	r4, 8005b44 <__pow5mult+0x48>
 8005b24:	2010      	movs	r0, #16
 8005b26:	f7ff fe11 	bl	800574c <malloc>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	6270      	str	r0, [r6, #36]	; 0x24
 8005b2e:	b928      	cbnz	r0, 8005b3c <__pow5mult+0x40>
 8005b30:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005b34:	4b1c      	ldr	r3, [pc, #112]	; (8005ba8 <__pow5mult+0xac>)
 8005b36:	481d      	ldr	r0, [pc, #116]	; (8005bac <__pow5mult+0xb0>)
 8005b38:	f000 fce0 	bl	80064fc <__assert_func>
 8005b3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b40:	6004      	str	r4, [r0, #0]
 8005b42:	60c4      	str	r4, [r0, #12]
 8005b44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b4c:	b94c      	cbnz	r4, 8005b62 <__pow5mult+0x66>
 8005b4e:	f240 2171 	movw	r1, #625	; 0x271
 8005b52:	4630      	mov	r0, r6
 8005b54:	f7ff ff18 	bl	8005988 <__i2b>
 8005b58:	2300      	movs	r3, #0
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b60:	6003      	str	r3, [r0, #0]
 8005b62:	f04f 0900 	mov.w	r9, #0
 8005b66:	07eb      	lsls	r3, r5, #31
 8005b68:	d50a      	bpl.n	8005b80 <__pow5mult+0x84>
 8005b6a:	4639      	mov	r1, r7
 8005b6c:	4622      	mov	r2, r4
 8005b6e:	4630      	mov	r0, r6
 8005b70:	f7ff ff20 	bl	80059b4 <__multiply>
 8005b74:	4680      	mov	r8, r0
 8005b76:	4639      	mov	r1, r7
 8005b78:	4630      	mov	r0, r6
 8005b7a:	f7ff fe4b 	bl	8005814 <_Bfree>
 8005b7e:	4647      	mov	r7, r8
 8005b80:	106d      	asrs	r5, r5, #1
 8005b82:	d00b      	beq.n	8005b9c <__pow5mult+0xa0>
 8005b84:	6820      	ldr	r0, [r4, #0]
 8005b86:	b938      	cbnz	r0, 8005b98 <__pow5mult+0x9c>
 8005b88:	4622      	mov	r2, r4
 8005b8a:	4621      	mov	r1, r4
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	f7ff ff11 	bl	80059b4 <__multiply>
 8005b92:	6020      	str	r0, [r4, #0]
 8005b94:	f8c0 9000 	str.w	r9, [r0]
 8005b98:	4604      	mov	r4, r0
 8005b9a:	e7e4      	b.n	8005b66 <__pow5mult+0x6a>
 8005b9c:	4638      	mov	r0, r7
 8005b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ba2:	bf00      	nop
 8005ba4:	080069c8 	.word	0x080069c8
 8005ba8:	0800678d 	.word	0x0800678d
 8005bac:	08006874 	.word	0x08006874

08005bb0 <__lshift>:
 8005bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb4:	460c      	mov	r4, r1
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	4691      	mov	r9, r2
 8005bba:	6923      	ldr	r3, [r4, #16]
 8005bbc:	6849      	ldr	r1, [r1, #4]
 8005bbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005bc2:	68a3      	ldr	r3, [r4, #8]
 8005bc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bc8:	f108 0601 	add.w	r6, r8, #1
 8005bcc:	42b3      	cmp	r3, r6
 8005bce:	db0b      	blt.n	8005be8 <__lshift+0x38>
 8005bd0:	4638      	mov	r0, r7
 8005bd2:	f7ff fddf 	bl	8005794 <_Balloc>
 8005bd6:	4605      	mov	r5, r0
 8005bd8:	b948      	cbnz	r0, 8005bee <__lshift+0x3e>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005be0:	4b27      	ldr	r3, [pc, #156]	; (8005c80 <__lshift+0xd0>)
 8005be2:	4828      	ldr	r0, [pc, #160]	; (8005c84 <__lshift+0xd4>)
 8005be4:	f000 fc8a 	bl	80064fc <__assert_func>
 8005be8:	3101      	adds	r1, #1
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	e7ee      	b.n	8005bcc <__lshift+0x1c>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f100 0114 	add.w	r1, r0, #20
 8005bf4:	f100 0210 	add.w	r2, r0, #16
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	4553      	cmp	r3, sl
 8005bfc:	db33      	blt.n	8005c66 <__lshift+0xb6>
 8005bfe:	6920      	ldr	r0, [r4, #16]
 8005c00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c04:	f104 0314 	add.w	r3, r4, #20
 8005c08:	f019 091f 	ands.w	r9, r9, #31
 8005c0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c14:	d02b      	beq.n	8005c6e <__lshift+0xbe>
 8005c16:	468a      	mov	sl, r1
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f1c9 0e20 	rsb	lr, r9, #32
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	fa00 f009 	lsl.w	r0, r0, r9
 8005c24:	4302      	orrs	r2, r0
 8005c26:	f84a 2b04 	str.w	r2, [sl], #4
 8005c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c2e:	459c      	cmp	ip, r3
 8005c30:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c34:	d8f3      	bhi.n	8005c1e <__lshift+0x6e>
 8005c36:	ebac 0304 	sub.w	r3, ip, r4
 8005c3a:	3b15      	subs	r3, #21
 8005c3c:	f023 0303 	bic.w	r3, r3, #3
 8005c40:	3304      	adds	r3, #4
 8005c42:	f104 0015 	add.w	r0, r4, #21
 8005c46:	4584      	cmp	ip, r0
 8005c48:	bf38      	it	cc
 8005c4a:	2304      	movcc	r3, #4
 8005c4c:	50ca      	str	r2, [r1, r3]
 8005c4e:	b10a      	cbz	r2, 8005c54 <__lshift+0xa4>
 8005c50:	f108 0602 	add.w	r6, r8, #2
 8005c54:	3e01      	subs	r6, #1
 8005c56:	4638      	mov	r0, r7
 8005c58:	4621      	mov	r1, r4
 8005c5a:	612e      	str	r6, [r5, #16]
 8005c5c:	f7ff fdda 	bl	8005814 <_Bfree>
 8005c60:	4628      	mov	r0, r5
 8005c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c66:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	e7c5      	b.n	8005bfa <__lshift+0x4a>
 8005c6e:	3904      	subs	r1, #4
 8005c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c74:	459c      	cmp	ip, r3
 8005c76:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c7a:	d8f9      	bhi.n	8005c70 <__lshift+0xc0>
 8005c7c:	e7ea      	b.n	8005c54 <__lshift+0xa4>
 8005c7e:	bf00      	nop
 8005c80:	08006803 	.word	0x08006803
 8005c84:	08006874 	.word	0x08006874

08005c88 <__mcmp>:
 8005c88:	4603      	mov	r3, r0
 8005c8a:	690a      	ldr	r2, [r1, #16]
 8005c8c:	6900      	ldr	r0, [r0, #16]
 8005c8e:	b530      	push	{r4, r5, lr}
 8005c90:	1a80      	subs	r0, r0, r2
 8005c92:	d10d      	bne.n	8005cb0 <__mcmp+0x28>
 8005c94:	3314      	adds	r3, #20
 8005c96:	3114      	adds	r1, #20
 8005c98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005c9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005ca0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005ca4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005ca8:	4295      	cmp	r5, r2
 8005caa:	d002      	beq.n	8005cb2 <__mcmp+0x2a>
 8005cac:	d304      	bcc.n	8005cb8 <__mcmp+0x30>
 8005cae:	2001      	movs	r0, #1
 8005cb0:	bd30      	pop	{r4, r5, pc}
 8005cb2:	42a3      	cmp	r3, r4
 8005cb4:	d3f4      	bcc.n	8005ca0 <__mcmp+0x18>
 8005cb6:	e7fb      	b.n	8005cb0 <__mcmp+0x28>
 8005cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cbc:	e7f8      	b.n	8005cb0 <__mcmp+0x28>
	...

08005cc0 <__mdiff>:
 8005cc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc4:	460c      	mov	r4, r1
 8005cc6:	4606      	mov	r6, r0
 8005cc8:	4611      	mov	r1, r2
 8005cca:	4620      	mov	r0, r4
 8005ccc:	4692      	mov	sl, r2
 8005cce:	f7ff ffdb 	bl	8005c88 <__mcmp>
 8005cd2:	1e05      	subs	r5, r0, #0
 8005cd4:	d111      	bne.n	8005cfa <__mdiff+0x3a>
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	4630      	mov	r0, r6
 8005cda:	f7ff fd5b 	bl	8005794 <_Balloc>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	b928      	cbnz	r0, 8005cee <__mdiff+0x2e>
 8005ce2:	f240 2132 	movw	r1, #562	; 0x232
 8005ce6:	4b3c      	ldr	r3, [pc, #240]	; (8005dd8 <__mdiff+0x118>)
 8005ce8:	483c      	ldr	r0, [pc, #240]	; (8005ddc <__mdiff+0x11c>)
 8005cea:	f000 fc07 	bl	80064fc <__assert_func>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cfa:	bfa4      	itt	ge
 8005cfc:	4653      	movge	r3, sl
 8005cfe:	46a2      	movge	sl, r4
 8005d00:	4630      	mov	r0, r6
 8005d02:	f8da 1004 	ldr.w	r1, [sl, #4]
 8005d06:	bfa6      	itte	ge
 8005d08:	461c      	movge	r4, r3
 8005d0a:	2500      	movge	r5, #0
 8005d0c:	2501      	movlt	r5, #1
 8005d0e:	f7ff fd41 	bl	8005794 <_Balloc>
 8005d12:	4602      	mov	r2, r0
 8005d14:	b918      	cbnz	r0, 8005d1e <__mdiff+0x5e>
 8005d16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005d1a:	4b2f      	ldr	r3, [pc, #188]	; (8005dd8 <__mdiff+0x118>)
 8005d1c:	e7e4      	b.n	8005ce8 <__mdiff+0x28>
 8005d1e:	f100 0814 	add.w	r8, r0, #20
 8005d22:	f8da 7010 	ldr.w	r7, [sl, #16]
 8005d26:	60c5      	str	r5, [r0, #12]
 8005d28:	f04f 0c00 	mov.w	ip, #0
 8005d2c:	f10a 0514 	add.w	r5, sl, #20
 8005d30:	f10a 0010 	add.w	r0, sl, #16
 8005d34:	46c2      	mov	sl, r8
 8005d36:	6926      	ldr	r6, [r4, #16]
 8005d38:	f104 0914 	add.w	r9, r4, #20
 8005d3c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005d40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005d44:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8005d48:	f859 3b04 	ldr.w	r3, [r9], #4
 8005d4c:	fa1f f18b 	uxth.w	r1, fp
 8005d50:	4461      	add	r1, ip
 8005d52:	fa1f fc83 	uxth.w	ip, r3
 8005d56:	0c1b      	lsrs	r3, r3, #16
 8005d58:	eba1 010c 	sub.w	r1, r1, ip
 8005d5c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005d60:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005d64:	b289      	uxth	r1, r1
 8005d66:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005d6a:	454e      	cmp	r6, r9
 8005d6c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005d70:	f84a 3b04 	str.w	r3, [sl], #4
 8005d74:	d8e6      	bhi.n	8005d44 <__mdiff+0x84>
 8005d76:	1b33      	subs	r3, r6, r4
 8005d78:	3b15      	subs	r3, #21
 8005d7a:	f023 0303 	bic.w	r3, r3, #3
 8005d7e:	3415      	adds	r4, #21
 8005d80:	3304      	adds	r3, #4
 8005d82:	42a6      	cmp	r6, r4
 8005d84:	bf38      	it	cc
 8005d86:	2304      	movcc	r3, #4
 8005d88:	441d      	add	r5, r3
 8005d8a:	4443      	add	r3, r8
 8005d8c:	461e      	mov	r6, r3
 8005d8e:	462c      	mov	r4, r5
 8005d90:	4574      	cmp	r4, lr
 8005d92:	d30e      	bcc.n	8005db2 <__mdiff+0xf2>
 8005d94:	f10e 0103 	add.w	r1, lr, #3
 8005d98:	1b49      	subs	r1, r1, r5
 8005d9a:	f021 0103 	bic.w	r1, r1, #3
 8005d9e:	3d03      	subs	r5, #3
 8005da0:	45ae      	cmp	lr, r5
 8005da2:	bf38      	it	cc
 8005da4:	2100      	movcc	r1, #0
 8005da6:	4419      	add	r1, r3
 8005da8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005dac:	b18b      	cbz	r3, 8005dd2 <__mdiff+0x112>
 8005dae:	6117      	str	r7, [r2, #16]
 8005db0:	e7a0      	b.n	8005cf4 <__mdiff+0x34>
 8005db2:	f854 8b04 	ldr.w	r8, [r4], #4
 8005db6:	fa1f f188 	uxth.w	r1, r8
 8005dba:	4461      	add	r1, ip
 8005dbc:	1408      	asrs	r0, r1, #16
 8005dbe:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8005dc2:	b289      	uxth	r1, r1
 8005dc4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005dc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dcc:	f846 1b04 	str.w	r1, [r6], #4
 8005dd0:	e7de      	b.n	8005d90 <__mdiff+0xd0>
 8005dd2:	3f01      	subs	r7, #1
 8005dd4:	e7e8      	b.n	8005da8 <__mdiff+0xe8>
 8005dd6:	bf00      	nop
 8005dd8:	08006803 	.word	0x08006803
 8005ddc:	08006874 	.word	0x08006874

08005de0 <__d2b>:
 8005de0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005de4:	2101      	movs	r1, #1
 8005de6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005dea:	4690      	mov	r8, r2
 8005dec:	461d      	mov	r5, r3
 8005dee:	f7ff fcd1 	bl	8005794 <_Balloc>
 8005df2:	4604      	mov	r4, r0
 8005df4:	b930      	cbnz	r0, 8005e04 <__d2b+0x24>
 8005df6:	4602      	mov	r2, r0
 8005df8:	f240 310a 	movw	r1, #778	; 0x30a
 8005dfc:	4b24      	ldr	r3, [pc, #144]	; (8005e90 <__d2b+0xb0>)
 8005dfe:	4825      	ldr	r0, [pc, #148]	; (8005e94 <__d2b+0xb4>)
 8005e00:	f000 fb7c 	bl	80064fc <__assert_func>
 8005e04:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005e08:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005e0c:	bb2d      	cbnz	r5, 8005e5a <__d2b+0x7a>
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	f1b8 0300 	subs.w	r3, r8, #0
 8005e14:	d026      	beq.n	8005e64 <__d2b+0x84>
 8005e16:	4668      	mov	r0, sp
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	f7ff fd87 	bl	800592c <__lo0bits>
 8005e1e:	9900      	ldr	r1, [sp, #0]
 8005e20:	b1f0      	cbz	r0, 8005e60 <__d2b+0x80>
 8005e22:	9a01      	ldr	r2, [sp, #4]
 8005e24:	f1c0 0320 	rsb	r3, r0, #32
 8005e28:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2c:	430b      	orrs	r3, r1
 8005e2e:	40c2      	lsrs	r2, r0
 8005e30:	6163      	str	r3, [r4, #20]
 8005e32:	9201      	str	r2, [sp, #4]
 8005e34:	9b01      	ldr	r3, [sp, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	bf14      	ite	ne
 8005e3a:	2102      	movne	r1, #2
 8005e3c:	2101      	moveq	r1, #1
 8005e3e:	61a3      	str	r3, [r4, #24]
 8005e40:	6121      	str	r1, [r4, #16]
 8005e42:	b1c5      	cbz	r5, 8005e76 <__d2b+0x96>
 8005e44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005e48:	4405      	add	r5, r0
 8005e4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005e4e:	603d      	str	r5, [r7, #0]
 8005e50:	6030      	str	r0, [r6, #0]
 8005e52:	4620      	mov	r0, r4
 8005e54:	b002      	add	sp, #8
 8005e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e5e:	e7d6      	b.n	8005e0e <__d2b+0x2e>
 8005e60:	6161      	str	r1, [r4, #20]
 8005e62:	e7e7      	b.n	8005e34 <__d2b+0x54>
 8005e64:	a801      	add	r0, sp, #4
 8005e66:	f7ff fd61 	bl	800592c <__lo0bits>
 8005e6a:	2101      	movs	r1, #1
 8005e6c:	9b01      	ldr	r3, [sp, #4]
 8005e6e:	6121      	str	r1, [r4, #16]
 8005e70:	6163      	str	r3, [r4, #20]
 8005e72:	3020      	adds	r0, #32
 8005e74:	e7e5      	b.n	8005e42 <__d2b+0x62>
 8005e76:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005e7a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e7e:	6038      	str	r0, [r7, #0]
 8005e80:	6918      	ldr	r0, [r3, #16]
 8005e82:	f7ff fd33 	bl	80058ec <__hi0bits>
 8005e86:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005e8a:	6031      	str	r1, [r6, #0]
 8005e8c:	e7e1      	b.n	8005e52 <__d2b+0x72>
 8005e8e:	bf00      	nop
 8005e90:	08006803 	.word	0x08006803
 8005e94:	08006874 	.word	0x08006874

08005e98 <_calloc_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	fb02 f501 	mul.w	r5, r2, r1
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	f000 f854 	bl	8005f4c <_malloc_r>
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	b118      	cbz	r0, 8005eb0 <_calloc_r+0x18>
 8005ea8:	462a      	mov	r2, r5
 8005eaa:	2100      	movs	r1, #0
 8005eac:	f7fd fe68 	bl	8003b80 <memset>
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	bd38      	pop	{r3, r4, r5, pc}

08005eb4 <_free_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4605      	mov	r5, r0
 8005eb8:	2900      	cmp	r1, #0
 8005eba:	d043      	beq.n	8005f44 <_free_r+0x90>
 8005ebc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ec0:	1f0c      	subs	r4, r1, #4
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	bfb8      	it	lt
 8005ec6:	18e4      	addlt	r4, r4, r3
 8005ec8:	f000 fb9e 	bl	8006608 <__malloc_lock>
 8005ecc:	4a1e      	ldr	r2, [pc, #120]	; (8005f48 <_free_r+0x94>)
 8005ece:	6813      	ldr	r3, [r2, #0]
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	b933      	cbnz	r3, 8005ee2 <_free_r+0x2e>
 8005ed4:	6063      	str	r3, [r4, #4]
 8005ed6:	6014      	str	r4, [r2, #0]
 8005ed8:	4628      	mov	r0, r5
 8005eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ede:	f000 bb99 	b.w	8006614 <__malloc_unlock>
 8005ee2:	42a3      	cmp	r3, r4
 8005ee4:	d90a      	bls.n	8005efc <_free_r+0x48>
 8005ee6:	6821      	ldr	r1, [r4, #0]
 8005ee8:	1862      	adds	r2, r4, r1
 8005eea:	4293      	cmp	r3, r2
 8005eec:	bf01      	itttt	eq
 8005eee:	681a      	ldreq	r2, [r3, #0]
 8005ef0:	685b      	ldreq	r3, [r3, #4]
 8005ef2:	1852      	addeq	r2, r2, r1
 8005ef4:	6022      	streq	r2, [r4, #0]
 8005ef6:	6063      	str	r3, [r4, #4]
 8005ef8:	6004      	str	r4, [r0, #0]
 8005efa:	e7ed      	b.n	8005ed8 <_free_r+0x24>
 8005efc:	461a      	mov	r2, r3
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	b10b      	cbz	r3, 8005f06 <_free_r+0x52>
 8005f02:	42a3      	cmp	r3, r4
 8005f04:	d9fa      	bls.n	8005efc <_free_r+0x48>
 8005f06:	6811      	ldr	r1, [r2, #0]
 8005f08:	1850      	adds	r0, r2, r1
 8005f0a:	42a0      	cmp	r0, r4
 8005f0c:	d10b      	bne.n	8005f26 <_free_r+0x72>
 8005f0e:	6820      	ldr	r0, [r4, #0]
 8005f10:	4401      	add	r1, r0
 8005f12:	1850      	adds	r0, r2, r1
 8005f14:	4283      	cmp	r3, r0
 8005f16:	6011      	str	r1, [r2, #0]
 8005f18:	d1de      	bne.n	8005ed8 <_free_r+0x24>
 8005f1a:	6818      	ldr	r0, [r3, #0]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	4401      	add	r1, r0
 8005f20:	6011      	str	r1, [r2, #0]
 8005f22:	6053      	str	r3, [r2, #4]
 8005f24:	e7d8      	b.n	8005ed8 <_free_r+0x24>
 8005f26:	d902      	bls.n	8005f2e <_free_r+0x7a>
 8005f28:	230c      	movs	r3, #12
 8005f2a:	602b      	str	r3, [r5, #0]
 8005f2c:	e7d4      	b.n	8005ed8 <_free_r+0x24>
 8005f2e:	6820      	ldr	r0, [r4, #0]
 8005f30:	1821      	adds	r1, r4, r0
 8005f32:	428b      	cmp	r3, r1
 8005f34:	bf01      	itttt	eq
 8005f36:	6819      	ldreq	r1, [r3, #0]
 8005f38:	685b      	ldreq	r3, [r3, #4]
 8005f3a:	1809      	addeq	r1, r1, r0
 8005f3c:	6021      	streq	r1, [r4, #0]
 8005f3e:	6063      	str	r3, [r4, #4]
 8005f40:	6054      	str	r4, [r2, #4]
 8005f42:	e7c9      	b.n	8005ed8 <_free_r+0x24>
 8005f44:	bd38      	pop	{r3, r4, r5, pc}
 8005f46:	bf00      	nop
 8005f48:	200001fc 	.word	0x200001fc

08005f4c <_malloc_r>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	1ccd      	adds	r5, r1, #3
 8005f50:	f025 0503 	bic.w	r5, r5, #3
 8005f54:	3508      	adds	r5, #8
 8005f56:	2d0c      	cmp	r5, #12
 8005f58:	bf38      	it	cc
 8005f5a:	250c      	movcc	r5, #12
 8005f5c:	2d00      	cmp	r5, #0
 8005f5e:	4606      	mov	r6, r0
 8005f60:	db01      	blt.n	8005f66 <_malloc_r+0x1a>
 8005f62:	42a9      	cmp	r1, r5
 8005f64:	d903      	bls.n	8005f6e <_malloc_r+0x22>
 8005f66:	230c      	movs	r3, #12
 8005f68:	6033      	str	r3, [r6, #0]
 8005f6a:	2000      	movs	r0, #0
 8005f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f6e:	f000 fb4b 	bl	8006608 <__malloc_lock>
 8005f72:	4921      	ldr	r1, [pc, #132]	; (8005ff8 <_malloc_r+0xac>)
 8005f74:	680a      	ldr	r2, [r1, #0]
 8005f76:	4614      	mov	r4, r2
 8005f78:	b99c      	cbnz	r4, 8005fa2 <_malloc_r+0x56>
 8005f7a:	4f20      	ldr	r7, [pc, #128]	; (8005ffc <_malloc_r+0xb0>)
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	b923      	cbnz	r3, 8005f8a <_malloc_r+0x3e>
 8005f80:	4621      	mov	r1, r4
 8005f82:	4630      	mov	r0, r6
 8005f84:	f000 f994 	bl	80062b0 <_sbrk_r>
 8005f88:	6038      	str	r0, [r7, #0]
 8005f8a:	4629      	mov	r1, r5
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	f000 f98f 	bl	80062b0 <_sbrk_r>
 8005f92:	1c43      	adds	r3, r0, #1
 8005f94:	d123      	bne.n	8005fde <_malloc_r+0x92>
 8005f96:	230c      	movs	r3, #12
 8005f98:	4630      	mov	r0, r6
 8005f9a:	6033      	str	r3, [r6, #0]
 8005f9c:	f000 fb3a 	bl	8006614 <__malloc_unlock>
 8005fa0:	e7e3      	b.n	8005f6a <_malloc_r+0x1e>
 8005fa2:	6823      	ldr	r3, [r4, #0]
 8005fa4:	1b5b      	subs	r3, r3, r5
 8005fa6:	d417      	bmi.n	8005fd8 <_malloc_r+0x8c>
 8005fa8:	2b0b      	cmp	r3, #11
 8005faa:	d903      	bls.n	8005fb4 <_malloc_r+0x68>
 8005fac:	6023      	str	r3, [r4, #0]
 8005fae:	441c      	add	r4, r3
 8005fb0:	6025      	str	r5, [r4, #0]
 8005fb2:	e004      	b.n	8005fbe <_malloc_r+0x72>
 8005fb4:	6863      	ldr	r3, [r4, #4]
 8005fb6:	42a2      	cmp	r2, r4
 8005fb8:	bf0c      	ite	eq
 8005fba:	600b      	streq	r3, [r1, #0]
 8005fbc:	6053      	strne	r3, [r2, #4]
 8005fbe:	4630      	mov	r0, r6
 8005fc0:	f000 fb28 	bl	8006614 <__malloc_unlock>
 8005fc4:	f104 000b 	add.w	r0, r4, #11
 8005fc8:	1d23      	adds	r3, r4, #4
 8005fca:	f020 0007 	bic.w	r0, r0, #7
 8005fce:	1ac2      	subs	r2, r0, r3
 8005fd0:	d0cc      	beq.n	8005f6c <_malloc_r+0x20>
 8005fd2:	1a1b      	subs	r3, r3, r0
 8005fd4:	50a3      	str	r3, [r4, r2]
 8005fd6:	e7c9      	b.n	8005f6c <_malloc_r+0x20>
 8005fd8:	4622      	mov	r2, r4
 8005fda:	6864      	ldr	r4, [r4, #4]
 8005fdc:	e7cc      	b.n	8005f78 <_malloc_r+0x2c>
 8005fde:	1cc4      	adds	r4, r0, #3
 8005fe0:	f024 0403 	bic.w	r4, r4, #3
 8005fe4:	42a0      	cmp	r0, r4
 8005fe6:	d0e3      	beq.n	8005fb0 <_malloc_r+0x64>
 8005fe8:	1a21      	subs	r1, r4, r0
 8005fea:	4630      	mov	r0, r6
 8005fec:	f000 f960 	bl	80062b0 <_sbrk_r>
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	d1dd      	bne.n	8005fb0 <_malloc_r+0x64>
 8005ff4:	e7cf      	b.n	8005f96 <_malloc_r+0x4a>
 8005ff6:	bf00      	nop
 8005ff8:	200001fc 	.word	0x200001fc
 8005ffc:	20000200 	.word	0x20000200

08006000 <__sfputc_r>:
 8006000:	6893      	ldr	r3, [r2, #8]
 8006002:	b410      	push	{r4}
 8006004:	3b01      	subs	r3, #1
 8006006:	2b00      	cmp	r3, #0
 8006008:	6093      	str	r3, [r2, #8]
 800600a:	da07      	bge.n	800601c <__sfputc_r+0x1c>
 800600c:	6994      	ldr	r4, [r2, #24]
 800600e:	42a3      	cmp	r3, r4
 8006010:	db01      	blt.n	8006016 <__sfputc_r+0x16>
 8006012:	290a      	cmp	r1, #10
 8006014:	d102      	bne.n	800601c <__sfputc_r+0x1c>
 8006016:	bc10      	pop	{r4}
 8006018:	f000 b99e 	b.w	8006358 <__swbuf_r>
 800601c:	6813      	ldr	r3, [r2, #0]
 800601e:	1c58      	adds	r0, r3, #1
 8006020:	6010      	str	r0, [r2, #0]
 8006022:	7019      	strb	r1, [r3, #0]
 8006024:	4608      	mov	r0, r1
 8006026:	bc10      	pop	{r4}
 8006028:	4770      	bx	lr

0800602a <__sfputs_r>:
 800602a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800602c:	4606      	mov	r6, r0
 800602e:	460f      	mov	r7, r1
 8006030:	4614      	mov	r4, r2
 8006032:	18d5      	adds	r5, r2, r3
 8006034:	42ac      	cmp	r4, r5
 8006036:	d101      	bne.n	800603c <__sfputs_r+0x12>
 8006038:	2000      	movs	r0, #0
 800603a:	e007      	b.n	800604c <__sfputs_r+0x22>
 800603c:	463a      	mov	r2, r7
 800603e:	4630      	mov	r0, r6
 8006040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006044:	f7ff ffdc 	bl	8006000 <__sfputc_r>
 8006048:	1c43      	adds	r3, r0, #1
 800604a:	d1f3      	bne.n	8006034 <__sfputs_r+0xa>
 800604c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006050 <_vfiprintf_r>:
 8006050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006054:	460d      	mov	r5, r1
 8006056:	4614      	mov	r4, r2
 8006058:	4698      	mov	r8, r3
 800605a:	4606      	mov	r6, r0
 800605c:	b09d      	sub	sp, #116	; 0x74
 800605e:	b118      	cbz	r0, 8006068 <_vfiprintf_r+0x18>
 8006060:	6983      	ldr	r3, [r0, #24]
 8006062:	b90b      	cbnz	r3, 8006068 <_vfiprintf_r+0x18>
 8006064:	f7ff fa68 	bl	8005538 <__sinit>
 8006068:	4b89      	ldr	r3, [pc, #548]	; (8006290 <_vfiprintf_r+0x240>)
 800606a:	429d      	cmp	r5, r3
 800606c:	d11b      	bne.n	80060a6 <_vfiprintf_r+0x56>
 800606e:	6875      	ldr	r5, [r6, #4]
 8006070:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006072:	07d9      	lsls	r1, r3, #31
 8006074:	d405      	bmi.n	8006082 <_vfiprintf_r+0x32>
 8006076:	89ab      	ldrh	r3, [r5, #12]
 8006078:	059a      	lsls	r2, r3, #22
 800607a:	d402      	bmi.n	8006082 <_vfiprintf_r+0x32>
 800607c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800607e:	f7ff fafe 	bl	800567e <__retarget_lock_acquire_recursive>
 8006082:	89ab      	ldrh	r3, [r5, #12]
 8006084:	071b      	lsls	r3, r3, #28
 8006086:	d501      	bpl.n	800608c <_vfiprintf_r+0x3c>
 8006088:	692b      	ldr	r3, [r5, #16]
 800608a:	b9eb      	cbnz	r3, 80060c8 <_vfiprintf_r+0x78>
 800608c:	4629      	mov	r1, r5
 800608e:	4630      	mov	r0, r6
 8006090:	f000 f9c6 	bl	8006420 <__swsetup_r>
 8006094:	b1c0      	cbz	r0, 80060c8 <_vfiprintf_r+0x78>
 8006096:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006098:	07dc      	lsls	r4, r3, #31
 800609a:	d50e      	bpl.n	80060ba <_vfiprintf_r+0x6a>
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	b01d      	add	sp, #116	; 0x74
 80060a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a6:	4b7b      	ldr	r3, [pc, #492]	; (8006294 <_vfiprintf_r+0x244>)
 80060a8:	429d      	cmp	r5, r3
 80060aa:	d101      	bne.n	80060b0 <_vfiprintf_r+0x60>
 80060ac:	68b5      	ldr	r5, [r6, #8]
 80060ae:	e7df      	b.n	8006070 <_vfiprintf_r+0x20>
 80060b0:	4b79      	ldr	r3, [pc, #484]	; (8006298 <_vfiprintf_r+0x248>)
 80060b2:	429d      	cmp	r5, r3
 80060b4:	bf08      	it	eq
 80060b6:	68f5      	ldreq	r5, [r6, #12]
 80060b8:	e7da      	b.n	8006070 <_vfiprintf_r+0x20>
 80060ba:	89ab      	ldrh	r3, [r5, #12]
 80060bc:	0598      	lsls	r0, r3, #22
 80060be:	d4ed      	bmi.n	800609c <_vfiprintf_r+0x4c>
 80060c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060c2:	f7ff fadd 	bl	8005680 <__retarget_lock_release_recursive>
 80060c6:	e7e9      	b.n	800609c <_vfiprintf_r+0x4c>
 80060c8:	2300      	movs	r3, #0
 80060ca:	9309      	str	r3, [sp, #36]	; 0x24
 80060cc:	2320      	movs	r3, #32
 80060ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060d2:	2330      	movs	r3, #48	; 0x30
 80060d4:	f04f 0901 	mov.w	r9, #1
 80060d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80060dc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800629c <_vfiprintf_r+0x24c>
 80060e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060e4:	4623      	mov	r3, r4
 80060e6:	469a      	mov	sl, r3
 80060e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060ec:	b10a      	cbz	r2, 80060f2 <_vfiprintf_r+0xa2>
 80060ee:	2a25      	cmp	r2, #37	; 0x25
 80060f0:	d1f9      	bne.n	80060e6 <_vfiprintf_r+0x96>
 80060f2:	ebba 0b04 	subs.w	fp, sl, r4
 80060f6:	d00b      	beq.n	8006110 <_vfiprintf_r+0xc0>
 80060f8:	465b      	mov	r3, fp
 80060fa:	4622      	mov	r2, r4
 80060fc:	4629      	mov	r1, r5
 80060fe:	4630      	mov	r0, r6
 8006100:	f7ff ff93 	bl	800602a <__sfputs_r>
 8006104:	3001      	adds	r0, #1
 8006106:	f000 80aa 	beq.w	800625e <_vfiprintf_r+0x20e>
 800610a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800610c:	445a      	add	r2, fp
 800610e:	9209      	str	r2, [sp, #36]	; 0x24
 8006110:	f89a 3000 	ldrb.w	r3, [sl]
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 80a2 	beq.w	800625e <_vfiprintf_r+0x20e>
 800611a:	2300      	movs	r3, #0
 800611c:	f04f 32ff 	mov.w	r2, #4294967295
 8006120:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006124:	f10a 0a01 	add.w	sl, sl, #1
 8006128:	9304      	str	r3, [sp, #16]
 800612a:	9307      	str	r3, [sp, #28]
 800612c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006130:	931a      	str	r3, [sp, #104]	; 0x68
 8006132:	4654      	mov	r4, sl
 8006134:	2205      	movs	r2, #5
 8006136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800613a:	4858      	ldr	r0, [pc, #352]	; (800629c <_vfiprintf_r+0x24c>)
 800613c:	f7ff fb0e 	bl	800575c <memchr>
 8006140:	9a04      	ldr	r2, [sp, #16]
 8006142:	b9d8      	cbnz	r0, 800617c <_vfiprintf_r+0x12c>
 8006144:	06d1      	lsls	r1, r2, #27
 8006146:	bf44      	itt	mi
 8006148:	2320      	movmi	r3, #32
 800614a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800614e:	0713      	lsls	r3, r2, #28
 8006150:	bf44      	itt	mi
 8006152:	232b      	movmi	r3, #43	; 0x2b
 8006154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006158:	f89a 3000 	ldrb.w	r3, [sl]
 800615c:	2b2a      	cmp	r3, #42	; 0x2a
 800615e:	d015      	beq.n	800618c <_vfiprintf_r+0x13c>
 8006160:	4654      	mov	r4, sl
 8006162:	2000      	movs	r0, #0
 8006164:	f04f 0c0a 	mov.w	ip, #10
 8006168:	9a07      	ldr	r2, [sp, #28]
 800616a:	4621      	mov	r1, r4
 800616c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006170:	3b30      	subs	r3, #48	; 0x30
 8006172:	2b09      	cmp	r3, #9
 8006174:	d94e      	bls.n	8006214 <_vfiprintf_r+0x1c4>
 8006176:	b1b0      	cbz	r0, 80061a6 <_vfiprintf_r+0x156>
 8006178:	9207      	str	r2, [sp, #28]
 800617a:	e014      	b.n	80061a6 <_vfiprintf_r+0x156>
 800617c:	eba0 0308 	sub.w	r3, r0, r8
 8006180:	fa09 f303 	lsl.w	r3, r9, r3
 8006184:	4313      	orrs	r3, r2
 8006186:	46a2      	mov	sl, r4
 8006188:	9304      	str	r3, [sp, #16]
 800618a:	e7d2      	b.n	8006132 <_vfiprintf_r+0xe2>
 800618c:	9b03      	ldr	r3, [sp, #12]
 800618e:	1d19      	adds	r1, r3, #4
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	9103      	str	r1, [sp, #12]
 8006194:	2b00      	cmp	r3, #0
 8006196:	bfbb      	ittet	lt
 8006198:	425b      	neglt	r3, r3
 800619a:	f042 0202 	orrlt.w	r2, r2, #2
 800619e:	9307      	strge	r3, [sp, #28]
 80061a0:	9307      	strlt	r3, [sp, #28]
 80061a2:	bfb8      	it	lt
 80061a4:	9204      	strlt	r2, [sp, #16]
 80061a6:	7823      	ldrb	r3, [r4, #0]
 80061a8:	2b2e      	cmp	r3, #46	; 0x2e
 80061aa:	d10c      	bne.n	80061c6 <_vfiprintf_r+0x176>
 80061ac:	7863      	ldrb	r3, [r4, #1]
 80061ae:	2b2a      	cmp	r3, #42	; 0x2a
 80061b0:	d135      	bne.n	800621e <_vfiprintf_r+0x1ce>
 80061b2:	9b03      	ldr	r3, [sp, #12]
 80061b4:	3402      	adds	r4, #2
 80061b6:	1d1a      	adds	r2, r3, #4
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	9203      	str	r2, [sp, #12]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	bfb8      	it	lt
 80061c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80061c4:	9305      	str	r3, [sp, #20]
 80061c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80062ac <_vfiprintf_r+0x25c>
 80061ca:	2203      	movs	r2, #3
 80061cc:	4650      	mov	r0, sl
 80061ce:	7821      	ldrb	r1, [r4, #0]
 80061d0:	f7ff fac4 	bl	800575c <memchr>
 80061d4:	b140      	cbz	r0, 80061e8 <_vfiprintf_r+0x198>
 80061d6:	2340      	movs	r3, #64	; 0x40
 80061d8:	eba0 000a 	sub.w	r0, r0, sl
 80061dc:	fa03 f000 	lsl.w	r0, r3, r0
 80061e0:	9b04      	ldr	r3, [sp, #16]
 80061e2:	3401      	adds	r4, #1
 80061e4:	4303      	orrs	r3, r0
 80061e6:	9304      	str	r3, [sp, #16]
 80061e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ec:	2206      	movs	r2, #6
 80061ee:	482c      	ldr	r0, [pc, #176]	; (80062a0 <_vfiprintf_r+0x250>)
 80061f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061f4:	f7ff fab2 	bl	800575c <memchr>
 80061f8:	2800      	cmp	r0, #0
 80061fa:	d03f      	beq.n	800627c <_vfiprintf_r+0x22c>
 80061fc:	4b29      	ldr	r3, [pc, #164]	; (80062a4 <_vfiprintf_r+0x254>)
 80061fe:	bb1b      	cbnz	r3, 8006248 <_vfiprintf_r+0x1f8>
 8006200:	9b03      	ldr	r3, [sp, #12]
 8006202:	3307      	adds	r3, #7
 8006204:	f023 0307 	bic.w	r3, r3, #7
 8006208:	3308      	adds	r3, #8
 800620a:	9303      	str	r3, [sp, #12]
 800620c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800620e:	443b      	add	r3, r7
 8006210:	9309      	str	r3, [sp, #36]	; 0x24
 8006212:	e767      	b.n	80060e4 <_vfiprintf_r+0x94>
 8006214:	460c      	mov	r4, r1
 8006216:	2001      	movs	r0, #1
 8006218:	fb0c 3202 	mla	r2, ip, r2, r3
 800621c:	e7a5      	b.n	800616a <_vfiprintf_r+0x11a>
 800621e:	2300      	movs	r3, #0
 8006220:	f04f 0c0a 	mov.w	ip, #10
 8006224:	4619      	mov	r1, r3
 8006226:	3401      	adds	r4, #1
 8006228:	9305      	str	r3, [sp, #20]
 800622a:	4620      	mov	r0, r4
 800622c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006230:	3a30      	subs	r2, #48	; 0x30
 8006232:	2a09      	cmp	r2, #9
 8006234:	d903      	bls.n	800623e <_vfiprintf_r+0x1ee>
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0c5      	beq.n	80061c6 <_vfiprintf_r+0x176>
 800623a:	9105      	str	r1, [sp, #20]
 800623c:	e7c3      	b.n	80061c6 <_vfiprintf_r+0x176>
 800623e:	4604      	mov	r4, r0
 8006240:	2301      	movs	r3, #1
 8006242:	fb0c 2101 	mla	r1, ip, r1, r2
 8006246:	e7f0      	b.n	800622a <_vfiprintf_r+0x1da>
 8006248:	ab03      	add	r3, sp, #12
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	462a      	mov	r2, r5
 800624e:	4630      	mov	r0, r6
 8006250:	4b15      	ldr	r3, [pc, #84]	; (80062a8 <_vfiprintf_r+0x258>)
 8006252:	a904      	add	r1, sp, #16
 8006254:	f7fd fd3a 	bl	8003ccc <_printf_float>
 8006258:	4607      	mov	r7, r0
 800625a:	1c78      	adds	r0, r7, #1
 800625c:	d1d6      	bne.n	800620c <_vfiprintf_r+0x1bc>
 800625e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006260:	07d9      	lsls	r1, r3, #31
 8006262:	d405      	bmi.n	8006270 <_vfiprintf_r+0x220>
 8006264:	89ab      	ldrh	r3, [r5, #12]
 8006266:	059a      	lsls	r2, r3, #22
 8006268:	d402      	bmi.n	8006270 <_vfiprintf_r+0x220>
 800626a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800626c:	f7ff fa08 	bl	8005680 <__retarget_lock_release_recursive>
 8006270:	89ab      	ldrh	r3, [r5, #12]
 8006272:	065b      	lsls	r3, r3, #25
 8006274:	f53f af12 	bmi.w	800609c <_vfiprintf_r+0x4c>
 8006278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800627a:	e711      	b.n	80060a0 <_vfiprintf_r+0x50>
 800627c:	ab03      	add	r3, sp, #12
 800627e:	9300      	str	r3, [sp, #0]
 8006280:	462a      	mov	r2, r5
 8006282:	4630      	mov	r0, r6
 8006284:	4b08      	ldr	r3, [pc, #32]	; (80062a8 <_vfiprintf_r+0x258>)
 8006286:	a904      	add	r1, sp, #16
 8006288:	f7fd ffbc 	bl	8004204 <_printf_i>
 800628c:	e7e4      	b.n	8006258 <_vfiprintf_r+0x208>
 800628e:	bf00      	nop
 8006290:	08006834 	.word	0x08006834
 8006294:	08006854 	.word	0x08006854
 8006298:	08006814 	.word	0x08006814
 800629c:	080069d4 	.word	0x080069d4
 80062a0:	080069de 	.word	0x080069de
 80062a4:	08003ccd 	.word	0x08003ccd
 80062a8:	0800602b 	.word	0x0800602b
 80062ac:	080069da 	.word	0x080069da

080062b0 <_sbrk_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	2300      	movs	r3, #0
 80062b4:	4d05      	ldr	r5, [pc, #20]	; (80062cc <_sbrk_r+0x1c>)
 80062b6:	4604      	mov	r4, r0
 80062b8:	4608      	mov	r0, r1
 80062ba:	602b      	str	r3, [r5, #0]
 80062bc:	f7fa ff44 	bl	8001148 <_sbrk>
 80062c0:	1c43      	adds	r3, r0, #1
 80062c2:	d102      	bne.n	80062ca <_sbrk_r+0x1a>
 80062c4:	682b      	ldr	r3, [r5, #0]
 80062c6:	b103      	cbz	r3, 80062ca <_sbrk_r+0x1a>
 80062c8:	6023      	str	r3, [r4, #0]
 80062ca:	bd38      	pop	{r3, r4, r5, pc}
 80062cc:	200002c8 	.word	0x200002c8

080062d0 <__sread>:
 80062d0:	b510      	push	{r4, lr}
 80062d2:	460c      	mov	r4, r1
 80062d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062d8:	f000 f9a2 	bl	8006620 <_read_r>
 80062dc:	2800      	cmp	r0, #0
 80062de:	bfab      	itete	ge
 80062e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80062e2:	89a3      	ldrhlt	r3, [r4, #12]
 80062e4:	181b      	addge	r3, r3, r0
 80062e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80062ea:	bfac      	ite	ge
 80062ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80062ee:	81a3      	strhlt	r3, [r4, #12]
 80062f0:	bd10      	pop	{r4, pc}

080062f2 <__swrite>:
 80062f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062f6:	461f      	mov	r7, r3
 80062f8:	898b      	ldrh	r3, [r1, #12]
 80062fa:	4605      	mov	r5, r0
 80062fc:	05db      	lsls	r3, r3, #23
 80062fe:	460c      	mov	r4, r1
 8006300:	4616      	mov	r6, r2
 8006302:	d505      	bpl.n	8006310 <__swrite+0x1e>
 8006304:	2302      	movs	r3, #2
 8006306:	2200      	movs	r2, #0
 8006308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800630c:	f000 f958 	bl	80065c0 <_lseek_r>
 8006310:	89a3      	ldrh	r3, [r4, #12]
 8006312:	4632      	mov	r2, r6
 8006314:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006318:	81a3      	strh	r3, [r4, #12]
 800631a:	4628      	mov	r0, r5
 800631c:	463b      	mov	r3, r7
 800631e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006326:	f000 b869 	b.w	80063fc <_write_r>

0800632a <__sseek>:
 800632a:	b510      	push	{r4, lr}
 800632c:	460c      	mov	r4, r1
 800632e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006332:	f000 f945 	bl	80065c0 <_lseek_r>
 8006336:	1c43      	adds	r3, r0, #1
 8006338:	89a3      	ldrh	r3, [r4, #12]
 800633a:	bf15      	itete	ne
 800633c:	6560      	strne	r0, [r4, #84]	; 0x54
 800633e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006342:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006346:	81a3      	strheq	r3, [r4, #12]
 8006348:	bf18      	it	ne
 800634a:	81a3      	strhne	r3, [r4, #12]
 800634c:	bd10      	pop	{r4, pc}

0800634e <__sclose>:
 800634e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006352:	f000 b8f1 	b.w	8006538 <_close_r>
	...

08006358 <__swbuf_r>:
 8006358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635a:	460e      	mov	r6, r1
 800635c:	4614      	mov	r4, r2
 800635e:	4605      	mov	r5, r0
 8006360:	b118      	cbz	r0, 800636a <__swbuf_r+0x12>
 8006362:	6983      	ldr	r3, [r0, #24]
 8006364:	b90b      	cbnz	r3, 800636a <__swbuf_r+0x12>
 8006366:	f7ff f8e7 	bl	8005538 <__sinit>
 800636a:	4b21      	ldr	r3, [pc, #132]	; (80063f0 <__swbuf_r+0x98>)
 800636c:	429c      	cmp	r4, r3
 800636e:	d12b      	bne.n	80063c8 <__swbuf_r+0x70>
 8006370:	686c      	ldr	r4, [r5, #4]
 8006372:	69a3      	ldr	r3, [r4, #24]
 8006374:	60a3      	str	r3, [r4, #8]
 8006376:	89a3      	ldrh	r3, [r4, #12]
 8006378:	071a      	lsls	r2, r3, #28
 800637a:	d52f      	bpl.n	80063dc <__swbuf_r+0x84>
 800637c:	6923      	ldr	r3, [r4, #16]
 800637e:	b36b      	cbz	r3, 80063dc <__swbuf_r+0x84>
 8006380:	6923      	ldr	r3, [r4, #16]
 8006382:	6820      	ldr	r0, [r4, #0]
 8006384:	b2f6      	uxtb	r6, r6
 8006386:	1ac0      	subs	r0, r0, r3
 8006388:	6963      	ldr	r3, [r4, #20]
 800638a:	4637      	mov	r7, r6
 800638c:	4283      	cmp	r3, r0
 800638e:	dc04      	bgt.n	800639a <__swbuf_r+0x42>
 8006390:	4621      	mov	r1, r4
 8006392:	4628      	mov	r0, r5
 8006394:	f7ff f83c 	bl	8005410 <_fflush_r>
 8006398:	bb30      	cbnz	r0, 80063e8 <__swbuf_r+0x90>
 800639a:	68a3      	ldr	r3, [r4, #8]
 800639c:	3001      	adds	r0, #1
 800639e:	3b01      	subs	r3, #1
 80063a0:	60a3      	str	r3, [r4, #8]
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	1c5a      	adds	r2, r3, #1
 80063a6:	6022      	str	r2, [r4, #0]
 80063a8:	701e      	strb	r6, [r3, #0]
 80063aa:	6963      	ldr	r3, [r4, #20]
 80063ac:	4283      	cmp	r3, r0
 80063ae:	d004      	beq.n	80063ba <__swbuf_r+0x62>
 80063b0:	89a3      	ldrh	r3, [r4, #12]
 80063b2:	07db      	lsls	r3, r3, #31
 80063b4:	d506      	bpl.n	80063c4 <__swbuf_r+0x6c>
 80063b6:	2e0a      	cmp	r6, #10
 80063b8:	d104      	bne.n	80063c4 <__swbuf_r+0x6c>
 80063ba:	4621      	mov	r1, r4
 80063bc:	4628      	mov	r0, r5
 80063be:	f7ff f827 	bl	8005410 <_fflush_r>
 80063c2:	b988      	cbnz	r0, 80063e8 <__swbuf_r+0x90>
 80063c4:	4638      	mov	r0, r7
 80063c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063c8:	4b0a      	ldr	r3, [pc, #40]	; (80063f4 <__swbuf_r+0x9c>)
 80063ca:	429c      	cmp	r4, r3
 80063cc:	d101      	bne.n	80063d2 <__swbuf_r+0x7a>
 80063ce:	68ac      	ldr	r4, [r5, #8]
 80063d0:	e7cf      	b.n	8006372 <__swbuf_r+0x1a>
 80063d2:	4b09      	ldr	r3, [pc, #36]	; (80063f8 <__swbuf_r+0xa0>)
 80063d4:	429c      	cmp	r4, r3
 80063d6:	bf08      	it	eq
 80063d8:	68ec      	ldreq	r4, [r5, #12]
 80063da:	e7ca      	b.n	8006372 <__swbuf_r+0x1a>
 80063dc:	4621      	mov	r1, r4
 80063de:	4628      	mov	r0, r5
 80063e0:	f000 f81e 	bl	8006420 <__swsetup_r>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	d0cb      	beq.n	8006380 <__swbuf_r+0x28>
 80063e8:	f04f 37ff 	mov.w	r7, #4294967295
 80063ec:	e7ea      	b.n	80063c4 <__swbuf_r+0x6c>
 80063ee:	bf00      	nop
 80063f0:	08006834 	.word	0x08006834
 80063f4:	08006854 	.word	0x08006854
 80063f8:	08006814 	.word	0x08006814

080063fc <_write_r>:
 80063fc:	b538      	push	{r3, r4, r5, lr}
 80063fe:	4604      	mov	r4, r0
 8006400:	4608      	mov	r0, r1
 8006402:	4611      	mov	r1, r2
 8006404:	2200      	movs	r2, #0
 8006406:	4d05      	ldr	r5, [pc, #20]	; (800641c <_write_r+0x20>)
 8006408:	602a      	str	r2, [r5, #0]
 800640a:	461a      	mov	r2, r3
 800640c:	f7fa fcd2 	bl	8000db4 <_write>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d102      	bne.n	800641a <_write_r+0x1e>
 8006414:	682b      	ldr	r3, [r5, #0]
 8006416:	b103      	cbz	r3, 800641a <_write_r+0x1e>
 8006418:	6023      	str	r3, [r4, #0]
 800641a:	bd38      	pop	{r3, r4, r5, pc}
 800641c:	200002c8 	.word	0x200002c8

08006420 <__swsetup_r>:
 8006420:	4b32      	ldr	r3, [pc, #200]	; (80064ec <__swsetup_r+0xcc>)
 8006422:	b570      	push	{r4, r5, r6, lr}
 8006424:	681d      	ldr	r5, [r3, #0]
 8006426:	4606      	mov	r6, r0
 8006428:	460c      	mov	r4, r1
 800642a:	b125      	cbz	r5, 8006436 <__swsetup_r+0x16>
 800642c:	69ab      	ldr	r3, [r5, #24]
 800642e:	b913      	cbnz	r3, 8006436 <__swsetup_r+0x16>
 8006430:	4628      	mov	r0, r5
 8006432:	f7ff f881 	bl	8005538 <__sinit>
 8006436:	4b2e      	ldr	r3, [pc, #184]	; (80064f0 <__swsetup_r+0xd0>)
 8006438:	429c      	cmp	r4, r3
 800643a:	d10f      	bne.n	800645c <__swsetup_r+0x3c>
 800643c:	686c      	ldr	r4, [r5, #4]
 800643e:	89a3      	ldrh	r3, [r4, #12]
 8006440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006444:	0719      	lsls	r1, r3, #28
 8006446:	d42c      	bmi.n	80064a2 <__swsetup_r+0x82>
 8006448:	06dd      	lsls	r5, r3, #27
 800644a:	d411      	bmi.n	8006470 <__swsetup_r+0x50>
 800644c:	2309      	movs	r3, #9
 800644e:	6033      	str	r3, [r6, #0]
 8006450:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006454:	f04f 30ff 	mov.w	r0, #4294967295
 8006458:	81a3      	strh	r3, [r4, #12]
 800645a:	e03e      	b.n	80064da <__swsetup_r+0xba>
 800645c:	4b25      	ldr	r3, [pc, #148]	; (80064f4 <__swsetup_r+0xd4>)
 800645e:	429c      	cmp	r4, r3
 8006460:	d101      	bne.n	8006466 <__swsetup_r+0x46>
 8006462:	68ac      	ldr	r4, [r5, #8]
 8006464:	e7eb      	b.n	800643e <__swsetup_r+0x1e>
 8006466:	4b24      	ldr	r3, [pc, #144]	; (80064f8 <__swsetup_r+0xd8>)
 8006468:	429c      	cmp	r4, r3
 800646a:	bf08      	it	eq
 800646c:	68ec      	ldreq	r4, [r5, #12]
 800646e:	e7e6      	b.n	800643e <__swsetup_r+0x1e>
 8006470:	0758      	lsls	r0, r3, #29
 8006472:	d512      	bpl.n	800649a <__swsetup_r+0x7a>
 8006474:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006476:	b141      	cbz	r1, 800648a <__swsetup_r+0x6a>
 8006478:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800647c:	4299      	cmp	r1, r3
 800647e:	d002      	beq.n	8006486 <__swsetup_r+0x66>
 8006480:	4630      	mov	r0, r6
 8006482:	f7ff fd17 	bl	8005eb4 <_free_r>
 8006486:	2300      	movs	r3, #0
 8006488:	6363      	str	r3, [r4, #52]	; 0x34
 800648a:	89a3      	ldrh	r3, [r4, #12]
 800648c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006490:	81a3      	strh	r3, [r4, #12]
 8006492:	2300      	movs	r3, #0
 8006494:	6063      	str	r3, [r4, #4]
 8006496:	6923      	ldr	r3, [r4, #16]
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	89a3      	ldrh	r3, [r4, #12]
 800649c:	f043 0308 	orr.w	r3, r3, #8
 80064a0:	81a3      	strh	r3, [r4, #12]
 80064a2:	6923      	ldr	r3, [r4, #16]
 80064a4:	b94b      	cbnz	r3, 80064ba <__swsetup_r+0x9a>
 80064a6:	89a3      	ldrh	r3, [r4, #12]
 80064a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80064ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064b0:	d003      	beq.n	80064ba <__swsetup_r+0x9a>
 80064b2:	4621      	mov	r1, r4
 80064b4:	4630      	mov	r0, r6
 80064b6:	f7ff f909 	bl	80056cc <__smakebuf_r>
 80064ba:	89a0      	ldrh	r0, [r4, #12]
 80064bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80064c0:	f010 0301 	ands.w	r3, r0, #1
 80064c4:	d00a      	beq.n	80064dc <__swsetup_r+0xbc>
 80064c6:	2300      	movs	r3, #0
 80064c8:	60a3      	str	r3, [r4, #8]
 80064ca:	6963      	ldr	r3, [r4, #20]
 80064cc:	425b      	negs	r3, r3
 80064ce:	61a3      	str	r3, [r4, #24]
 80064d0:	6923      	ldr	r3, [r4, #16]
 80064d2:	b943      	cbnz	r3, 80064e6 <__swsetup_r+0xc6>
 80064d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80064d8:	d1ba      	bne.n	8006450 <__swsetup_r+0x30>
 80064da:	bd70      	pop	{r4, r5, r6, pc}
 80064dc:	0781      	lsls	r1, r0, #30
 80064de:	bf58      	it	pl
 80064e0:	6963      	ldrpl	r3, [r4, #20]
 80064e2:	60a3      	str	r3, [r4, #8]
 80064e4:	e7f4      	b.n	80064d0 <__swsetup_r+0xb0>
 80064e6:	2000      	movs	r0, #0
 80064e8:	e7f7      	b.n	80064da <__swsetup_r+0xba>
 80064ea:	bf00      	nop
 80064ec:	2000000c 	.word	0x2000000c
 80064f0:	08006834 	.word	0x08006834
 80064f4:	08006854 	.word	0x08006854
 80064f8:	08006814 	.word	0x08006814

080064fc <__assert_func>:
 80064fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064fe:	4614      	mov	r4, r2
 8006500:	461a      	mov	r2, r3
 8006502:	4b09      	ldr	r3, [pc, #36]	; (8006528 <__assert_func+0x2c>)
 8006504:	4605      	mov	r5, r0
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68d8      	ldr	r0, [r3, #12]
 800650a:	b14c      	cbz	r4, 8006520 <__assert_func+0x24>
 800650c:	4b07      	ldr	r3, [pc, #28]	; (800652c <__assert_func+0x30>)
 800650e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006512:	9100      	str	r1, [sp, #0]
 8006514:	462b      	mov	r3, r5
 8006516:	4906      	ldr	r1, [pc, #24]	; (8006530 <__assert_func+0x34>)
 8006518:	f000 f81e 	bl	8006558 <fiprintf>
 800651c:	f000 f89f 	bl	800665e <abort>
 8006520:	4b04      	ldr	r3, [pc, #16]	; (8006534 <__assert_func+0x38>)
 8006522:	461c      	mov	r4, r3
 8006524:	e7f3      	b.n	800650e <__assert_func+0x12>
 8006526:	bf00      	nop
 8006528:	2000000c 	.word	0x2000000c
 800652c:	080069e5 	.word	0x080069e5
 8006530:	080069f2 	.word	0x080069f2
 8006534:	08006a20 	.word	0x08006a20

08006538 <_close_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	2300      	movs	r3, #0
 800653c:	4d05      	ldr	r5, [pc, #20]	; (8006554 <_close_r+0x1c>)
 800653e:	4604      	mov	r4, r0
 8006540:	4608      	mov	r0, r1
 8006542:	602b      	str	r3, [r5, #0]
 8006544:	f7fa fdd0 	bl	80010e8 <_close>
 8006548:	1c43      	adds	r3, r0, #1
 800654a:	d102      	bne.n	8006552 <_close_r+0x1a>
 800654c:	682b      	ldr	r3, [r5, #0]
 800654e:	b103      	cbz	r3, 8006552 <_close_r+0x1a>
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	bd38      	pop	{r3, r4, r5, pc}
 8006554:	200002c8 	.word	0x200002c8

08006558 <fiprintf>:
 8006558:	b40e      	push	{r1, r2, r3}
 800655a:	b503      	push	{r0, r1, lr}
 800655c:	4601      	mov	r1, r0
 800655e:	ab03      	add	r3, sp, #12
 8006560:	4805      	ldr	r0, [pc, #20]	; (8006578 <fiprintf+0x20>)
 8006562:	f853 2b04 	ldr.w	r2, [r3], #4
 8006566:	6800      	ldr	r0, [r0, #0]
 8006568:	9301      	str	r3, [sp, #4]
 800656a:	f7ff fd71 	bl	8006050 <_vfiprintf_r>
 800656e:	b002      	add	sp, #8
 8006570:	f85d eb04 	ldr.w	lr, [sp], #4
 8006574:	b003      	add	sp, #12
 8006576:	4770      	bx	lr
 8006578:	2000000c 	.word	0x2000000c

0800657c <_fstat_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	2300      	movs	r3, #0
 8006580:	4d06      	ldr	r5, [pc, #24]	; (800659c <_fstat_r+0x20>)
 8006582:	4604      	mov	r4, r0
 8006584:	4608      	mov	r0, r1
 8006586:	4611      	mov	r1, r2
 8006588:	602b      	str	r3, [r5, #0]
 800658a:	f7fa fdb8 	bl	80010fe <_fstat>
 800658e:	1c43      	adds	r3, r0, #1
 8006590:	d102      	bne.n	8006598 <_fstat_r+0x1c>
 8006592:	682b      	ldr	r3, [r5, #0]
 8006594:	b103      	cbz	r3, 8006598 <_fstat_r+0x1c>
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	bd38      	pop	{r3, r4, r5, pc}
 800659a:	bf00      	nop
 800659c:	200002c8 	.word	0x200002c8

080065a0 <_isatty_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	2300      	movs	r3, #0
 80065a4:	4d05      	ldr	r5, [pc, #20]	; (80065bc <_isatty_r+0x1c>)
 80065a6:	4604      	mov	r4, r0
 80065a8:	4608      	mov	r0, r1
 80065aa:	602b      	str	r3, [r5, #0]
 80065ac:	f7fa fdb6 	bl	800111c <_isatty>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d102      	bne.n	80065ba <_isatty_r+0x1a>
 80065b4:	682b      	ldr	r3, [r5, #0]
 80065b6:	b103      	cbz	r3, 80065ba <_isatty_r+0x1a>
 80065b8:	6023      	str	r3, [r4, #0]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	200002c8 	.word	0x200002c8

080065c0 <_lseek_r>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4604      	mov	r4, r0
 80065c4:	4608      	mov	r0, r1
 80065c6:	4611      	mov	r1, r2
 80065c8:	2200      	movs	r2, #0
 80065ca:	4d05      	ldr	r5, [pc, #20]	; (80065e0 <_lseek_r+0x20>)
 80065cc:	602a      	str	r2, [r5, #0]
 80065ce:	461a      	mov	r2, r3
 80065d0:	f7fa fdae 	bl	8001130 <_lseek>
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	d102      	bne.n	80065de <_lseek_r+0x1e>
 80065d8:	682b      	ldr	r3, [r5, #0]
 80065da:	b103      	cbz	r3, 80065de <_lseek_r+0x1e>
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	bd38      	pop	{r3, r4, r5, pc}
 80065e0:	200002c8 	.word	0x200002c8

080065e4 <__ascii_mbtowc>:
 80065e4:	b082      	sub	sp, #8
 80065e6:	b901      	cbnz	r1, 80065ea <__ascii_mbtowc+0x6>
 80065e8:	a901      	add	r1, sp, #4
 80065ea:	b142      	cbz	r2, 80065fe <__ascii_mbtowc+0x1a>
 80065ec:	b14b      	cbz	r3, 8006602 <__ascii_mbtowc+0x1e>
 80065ee:	7813      	ldrb	r3, [r2, #0]
 80065f0:	600b      	str	r3, [r1, #0]
 80065f2:	7812      	ldrb	r2, [r2, #0]
 80065f4:	1e10      	subs	r0, r2, #0
 80065f6:	bf18      	it	ne
 80065f8:	2001      	movne	r0, #1
 80065fa:	b002      	add	sp, #8
 80065fc:	4770      	bx	lr
 80065fe:	4610      	mov	r0, r2
 8006600:	e7fb      	b.n	80065fa <__ascii_mbtowc+0x16>
 8006602:	f06f 0001 	mvn.w	r0, #1
 8006606:	e7f8      	b.n	80065fa <__ascii_mbtowc+0x16>

08006608 <__malloc_lock>:
 8006608:	4801      	ldr	r0, [pc, #4]	; (8006610 <__malloc_lock+0x8>)
 800660a:	f7ff b838 	b.w	800567e <__retarget_lock_acquire_recursive>
 800660e:	bf00      	nop
 8006610:	200002c0 	.word	0x200002c0

08006614 <__malloc_unlock>:
 8006614:	4801      	ldr	r0, [pc, #4]	; (800661c <__malloc_unlock+0x8>)
 8006616:	f7ff b833 	b.w	8005680 <__retarget_lock_release_recursive>
 800661a:	bf00      	nop
 800661c:	200002c0 	.word	0x200002c0

08006620 <_read_r>:
 8006620:	b538      	push	{r3, r4, r5, lr}
 8006622:	4604      	mov	r4, r0
 8006624:	4608      	mov	r0, r1
 8006626:	4611      	mov	r1, r2
 8006628:	2200      	movs	r2, #0
 800662a:	4d05      	ldr	r5, [pc, #20]	; (8006640 <_read_r+0x20>)
 800662c:	602a      	str	r2, [r5, #0]
 800662e:	461a      	mov	r2, r3
 8006630:	f7fa fd3d 	bl	80010ae <_read>
 8006634:	1c43      	adds	r3, r0, #1
 8006636:	d102      	bne.n	800663e <_read_r+0x1e>
 8006638:	682b      	ldr	r3, [r5, #0]
 800663a:	b103      	cbz	r3, 800663e <_read_r+0x1e>
 800663c:	6023      	str	r3, [r4, #0]
 800663e:	bd38      	pop	{r3, r4, r5, pc}
 8006640:	200002c8 	.word	0x200002c8

08006644 <__ascii_wctomb>:
 8006644:	4603      	mov	r3, r0
 8006646:	4608      	mov	r0, r1
 8006648:	b141      	cbz	r1, 800665c <__ascii_wctomb+0x18>
 800664a:	2aff      	cmp	r2, #255	; 0xff
 800664c:	d904      	bls.n	8006658 <__ascii_wctomb+0x14>
 800664e:	228a      	movs	r2, #138	; 0x8a
 8006650:	f04f 30ff 	mov.w	r0, #4294967295
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	4770      	bx	lr
 8006658:	2001      	movs	r0, #1
 800665a:	700a      	strb	r2, [r1, #0]
 800665c:	4770      	bx	lr

0800665e <abort>:
 800665e:	2006      	movs	r0, #6
 8006660:	b508      	push	{r3, lr}
 8006662:	f000 f82b 	bl	80066bc <raise>
 8006666:	2001      	movs	r0, #1
 8006668:	f7fa fd17 	bl	800109a <_exit>

0800666c <_raise_r>:
 800666c:	291f      	cmp	r1, #31
 800666e:	b538      	push	{r3, r4, r5, lr}
 8006670:	4604      	mov	r4, r0
 8006672:	460d      	mov	r5, r1
 8006674:	d904      	bls.n	8006680 <_raise_r+0x14>
 8006676:	2316      	movs	r3, #22
 8006678:	6003      	str	r3, [r0, #0]
 800667a:	f04f 30ff 	mov.w	r0, #4294967295
 800667e:	bd38      	pop	{r3, r4, r5, pc}
 8006680:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006682:	b112      	cbz	r2, 800668a <_raise_r+0x1e>
 8006684:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006688:	b94b      	cbnz	r3, 800669e <_raise_r+0x32>
 800668a:	4620      	mov	r0, r4
 800668c:	f000 f830 	bl	80066f0 <_getpid_r>
 8006690:	462a      	mov	r2, r5
 8006692:	4601      	mov	r1, r0
 8006694:	4620      	mov	r0, r4
 8006696:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800669a:	f000 b817 	b.w	80066cc <_kill_r>
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d00a      	beq.n	80066b8 <_raise_r+0x4c>
 80066a2:	1c59      	adds	r1, r3, #1
 80066a4:	d103      	bne.n	80066ae <_raise_r+0x42>
 80066a6:	2316      	movs	r3, #22
 80066a8:	6003      	str	r3, [r0, #0]
 80066aa:	2001      	movs	r0, #1
 80066ac:	e7e7      	b.n	800667e <_raise_r+0x12>
 80066ae:	2400      	movs	r4, #0
 80066b0:	4628      	mov	r0, r5
 80066b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80066b6:	4798      	blx	r3
 80066b8:	2000      	movs	r0, #0
 80066ba:	e7e0      	b.n	800667e <_raise_r+0x12>

080066bc <raise>:
 80066bc:	4b02      	ldr	r3, [pc, #8]	; (80066c8 <raise+0xc>)
 80066be:	4601      	mov	r1, r0
 80066c0:	6818      	ldr	r0, [r3, #0]
 80066c2:	f7ff bfd3 	b.w	800666c <_raise_r>
 80066c6:	bf00      	nop
 80066c8:	2000000c 	.word	0x2000000c

080066cc <_kill_r>:
 80066cc:	b538      	push	{r3, r4, r5, lr}
 80066ce:	2300      	movs	r3, #0
 80066d0:	4d06      	ldr	r5, [pc, #24]	; (80066ec <_kill_r+0x20>)
 80066d2:	4604      	mov	r4, r0
 80066d4:	4608      	mov	r0, r1
 80066d6:	4611      	mov	r1, r2
 80066d8:	602b      	str	r3, [r5, #0]
 80066da:	f7fa fcce 	bl	800107a <_kill>
 80066de:	1c43      	adds	r3, r0, #1
 80066e0:	d102      	bne.n	80066e8 <_kill_r+0x1c>
 80066e2:	682b      	ldr	r3, [r5, #0]
 80066e4:	b103      	cbz	r3, 80066e8 <_kill_r+0x1c>
 80066e6:	6023      	str	r3, [r4, #0]
 80066e8:	bd38      	pop	{r3, r4, r5, pc}
 80066ea:	bf00      	nop
 80066ec:	200002c8 	.word	0x200002c8

080066f0 <_getpid_r>:
 80066f0:	f7fa bcbc 	b.w	800106c <_getpid>

080066f4 <_init>:
 80066f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f6:	bf00      	nop
 80066f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066fa:	bc08      	pop	{r3}
 80066fc:	469e      	mov	lr, r3
 80066fe:	4770      	bx	lr

08006700 <_fini>:
 8006700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006702:	bf00      	nop
 8006704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006706:	bc08      	pop	{r3}
 8006708:	469e      	mov	lr, r3
 800670a:	4770      	bx	lr
