#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun 21 15:24:18 2020
# Process ID: 11588
# Current directory: C:/Users/Public/Zynq System/Zynq System.runs/impl_1
# Command line: vivado.exe -log Zynq_System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zynq_System_wrapper.tcl -notrace
# Log file: C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper.vdi
# Journal file: C:/Users/Public/Zynq System/Zynq System.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Zynq_System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 255.758 ; gain = 20.574
Command: link_design -top Zynq_System_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_LogicSignalOut_0_0/Zynq_System_LogicSignalOut_0_0.dcp' for cell 'Zynq_System_i/LogicSignalOut_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_proc_sys_reset_0_1/Zynq_System_proc_sys_reset_0_1.dcp' for cell 'Zynq_System_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_processing_system7_0_0/Zynq_System_processing_system7_0_0.dcp' for cell 'Zynq_System_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_processing_system7_0_0/Zynq_System_processing_system7_0_0.xdc] for cell 'Zynq_System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_processing_system7_0_0/Zynq_System_processing_system7_0_0.xdc] for cell 'Zynq_System_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_proc_sys_reset_0_1/Zynq_System_proc_sys_reset_0_1_board.xdc] for cell 'Zynq_System_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_proc_sys_reset_0_1/Zynq_System_proc_sys_reset_0_1_board.xdc] for cell 'Zynq_System_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_proc_sys_reset_0_1/Zynq_System_proc_sys_reset_0_1.xdc] for cell 'Zynq_System_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_proc_sys_reset_0_1/Zynq_System_proc_sys_reset_0_1.xdc] for cell 'Zynq_System_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc]
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_A0'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_A1'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_A2'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_A3'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_A4'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_A5'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_IO12'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ARDUINO_IO13'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED_G'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LED_R'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_SW'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUDIO_CLK'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUDIO_DO'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_CTS_IN_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_HOST_WAKE'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_REG_ON'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_RTS_OUT_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_RXD_IN'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_TXD_OUT'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_HOST_WAKE'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_REG_ON'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_SDIO_CLK_R'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_SDIO_CMD'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_SDIO_D0'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_SDIO_D1'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_SDIO_D2'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'WL_SDIO_D3'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I2C_SCL'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I2C_SDA'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D0_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D0_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D1_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D1_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D2_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D2_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D3_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_D3_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D0_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D0_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D1_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D1_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D2_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D2_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D3_N'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_D3_P'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Vivado/2017.4/data/boards/board_files/MiniZed_Constraints_Rev1_170613.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 599.801 ; gain = 344.043
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 609.863 ; gain = 10.063
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2372ce5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e2372ce5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f9c5c0c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 105 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f9c5c0c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f9c5c0c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1109.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 146339d3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1109.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 182adc893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1109.098 ; gain = 509.297
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_System_wrapper_drc_opted.rpt -pb Zynq_System_wrapper_drc_opted.pb -rpx Zynq_System_wrapper_drc_opted.rpx
Command: report_drc -file Zynq_System_wrapper_drc_opted.rpt -pb Zynq_System_wrapper_drc_opted.pb -rpx Zynq_System_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1109.098 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 151669634

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1109.098 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.098 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12e690c0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1109.098 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c22f5177

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c22f5177

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.090 ; gain = 1.992
Phase 1 Placer Initialization | Checksum: 1c22f5177

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e7da9434

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7da9434

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15f09dff7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ceb79356

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ceb79356

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2498fd60c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 272f94b3c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 272f94b3c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992
Phase 3 Detail Placement | Checksum: 272f94b3c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.090 ; gain = 1.992

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24bb1d9f3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24bb1d9f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.545. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2393764ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395
Phase 4.1 Post Commit Optimization | Checksum: 2393764ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2393764ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2393764ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e4ecf9c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e4ecf9c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395
Ending Placer Task | Checksum: 131f26638

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.492 ; gain = 6.395
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.492 ; gain = 6.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1115.805 ; gain = 0.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Zynq_System_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1118.828 ; gain = 3.023
INFO: [runtcl-4] Executing : report_utilization -file Zynq_System_wrapper_utilization_placed.rpt -pb Zynq_System_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1118.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zynq_System_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1118.828 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: da8c6034 ConstDB: 0 ShapeSum: 57660604 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a1630da2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1201.398 ; gain = 81.879
Post Restoration Checksum: NetGraph: bf0f07d9 NumContArr: e25405c9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a1630da2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1201.398 ; gain = 81.879

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a1630da2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1201.398 ; gain = 81.879

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a1630da2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1201.398 ; gain = 81.879
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cd567a74

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1204.668 ; gain = 85.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.492  | TNS=0.000  | WHS=-0.095 | THS=-1.171 |

Phase 2 Router Initialization | Checksum: 10f023a69

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a0e24e1e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.230  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 182a65202

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.230  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2173eb1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633
Phase 4 Rip-up And Reroute | Checksum: 2173eb1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2173eb1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2173eb1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633
Phase 5 Delay and Skew Optimization | Checksum: 2173eb1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 241390aa2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.382  | TNS=0.000  | WHS=0.193  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d49b302f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633
Phase 6 Post Hold Fix | Checksum: 1d49b302f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.066723 %
  Global Horizontal Routing Utilization  = 0.0647978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1749443f8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1206.152 ; gain = 86.633

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1749443f8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.891 ; gain = 88.371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a240ac38

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.891 ; gain = 88.371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.382  | TNS=0.000  | WHS=0.193  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a240ac38

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 1207.891 ; gain = 88.371
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 1207.891 ; gain = 88.371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1207.891 ; gain = 89.063
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1207.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_System_wrapper_drc_routed.rpt -pb Zynq_System_wrapper_drc_routed.pb -rpx Zynq_System_wrapper_drc_routed.rpx
Command: report_drc -file Zynq_System_wrapper_drc_routed.rpt -pb Zynq_System_wrapper_drc_routed.pb -rpx Zynq_System_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zynq_System_wrapper_methodology_drc_routed.rpt -pb Zynq_System_wrapper_methodology_drc_routed.pb -rpx Zynq_System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zynq_System_wrapper_methodology_drc_routed.rpt -pb Zynq_System_wrapper_methodology_drc_routed.pb -rpx Zynq_System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Public/Zynq System/Zynq System.runs/impl_1/Zynq_System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Zynq_System_wrapper_power_routed.rpt -pb Zynq_System_wrapper_power_summary_routed.pb -rpx Zynq_System_wrapper_power_routed.rpx
Command: report_power -file Zynq_System_wrapper_power_routed.rpt -pb Zynq_System_wrapper_power_summary_routed.pb -rpx Zynq_System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Zynq_System_wrapper_route_status.rpt -pb Zynq_System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Zynq_System_wrapper_timing_summary_routed.rpt -rpx Zynq_System_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zynq_System_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zynq_System_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force Zynq_System_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zynq_System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 1632.344 ; gain = 392.992
INFO: [Common 17-206] Exiting Vivado at Sun Jun 21 15:27:46 2020...
