// Seed: 2318087735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd35,
    parameter id_6 = 32'd2
) (
    input wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    output wire _id_4,
    input tri1 id_5,
    output wire _id_6,
    output supply0 id_7,
    output wand id_8
);
  logic id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  logic [-1  !=  -1 : (  1  ?  id_6  *  -1 'b0 -  id_4 : id_6  )] id_11;
endmodule
