DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "25.1"
appVersion "2013.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 139,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
uid 127,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 20,0
)
)
uid 147,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 70,0
)
)
uid 2203,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 16
suid 91,0
)
)
uid 3985,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 104,0
)
)
uid 4951,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 105,0
)
)
uid 4953,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 106,0
)
)
uid 4955,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 107,0
)
)
uid 4957,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dclk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 25
suid 108,0
)
)
uid 4959,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dclk_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 24
suid 109,0
)
)
uid 4961,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 29
suid 112,0
)
)
uid 4967,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 28
suid 113,0
)
)
uid 4969,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 14
suid 115,0
)
)
uid 4973,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 8
suid 116,0
)
)
uid 4975,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "dat0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 4
suid 118,0
)
)
uid 5067,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "dat0_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 3
suid 119,0
)
)
uid 5069,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "dat1_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 120,0
)
)
uid 5071,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "dat1_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 121,0
)
)
uid 5073,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 27
suid 125,0
)
)
uid 5231,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 26
suid 126,0
)
)
uid 5233,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
o 21
suid 127,0
)
)
uid 5319,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
o 22
suid 128,0
)
)
uid 5321,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_reset_o"
t "std_logic"
o 23
suid 129,0
)
)
uid 5323,0
)
*37 (LogPort
port (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 12
suid 130,0
)
)
uid 5386,0
)
*38 (LogPort
port (LogicalPort
decl (Decl
n "rawcom_en_com_i"
t "std_logic"
o 9
suid 131,0
)
)
uid 5388,0
)
*39 (LogPort
port (LogicalPort
decl (Decl
n "rawcom_en_l1r_i"
t "std_logic"
o 10
suid 132,0
)
)
uid 5390,0
)
*40 (LogPort
port (LogicalPort
decl (Decl
n "rawcom_en_rst_i"
t "std_logic"
o 11
suid 133,0
)
)
uid 5392,0
)
*41 (LogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 135,0
)
)
uid 5836,0
)
*42 (LogPort
port (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 7
suid 136,0
)
)
uid 5889,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 137,0
)
)
uid 5891,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(1 downto 0)"
o 30
suid 139,0
)
)
uid 5895,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*45 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *46 (MRCItem
litem &1
pos 31
dimension 20
)
uid 68,0
optionalChildren [
*47 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*48 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*49 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*50 (MRCItem
litem &14
pos 0
dimension 20
uid 126,0
)
*51 (MRCItem
litem &15
pos 1
dimension 20
uid 146,0
)
*52 (MRCItem
litem &16
pos 24
dimension 20
uid 2202,0
)
*53 (MRCItem
litem &17
pos 2
dimension 20
uid 3984,0
)
*54 (MRCItem
litem &18
pos 3
dimension 20
uid 4950,0
)
*55 (MRCItem
litem &19
pos 4
dimension 20
uid 4952,0
)
*56 (MRCItem
litem &20
pos 5
dimension 20
uid 4954,0
)
*57 (MRCItem
litem &21
pos 6
dimension 20
uid 4956,0
)
*58 (MRCItem
litem &22
pos 7
dimension 20
uid 4958,0
)
*59 (MRCItem
litem &23
pos 8
dimension 20
uid 4960,0
)
*60 (MRCItem
litem &24
pos 9
dimension 20
uid 4966,0
)
*61 (MRCItem
litem &25
pos 10
dimension 20
uid 4968,0
)
*62 (MRCItem
litem &26
pos 26
dimension 20
uid 4972,0
)
*63 (MRCItem
litem &27
pos 25
dimension 20
uid 4974,0
)
*64 (MRCItem
litem &28
pos 11
dimension 20
uid 5066,0
)
*65 (MRCItem
litem &29
pos 12
dimension 20
uid 5068,0
)
*66 (MRCItem
litem &30
pos 13
dimension 20
uid 5070,0
)
*67 (MRCItem
litem &31
pos 14
dimension 20
uid 5072,0
)
*68 (MRCItem
litem &32
pos 15
dimension 20
uid 5230,0
)
*69 (MRCItem
litem &33
pos 16
dimension 20
uid 5232,0
)
*70 (MRCItem
litem &34
pos 17
dimension 20
uid 5318,0
)
*71 (MRCItem
litem &35
pos 18
dimension 20
uid 5320,0
)
*72 (MRCItem
litem &36
pos 19
dimension 20
uid 5322,0
)
*73 (MRCItem
litem &37
pos 23
dimension 20
uid 5385,0
)
*74 (MRCItem
litem &38
pos 20
dimension 20
uid 5387,0
)
*75 (MRCItem
litem &39
pos 21
dimension 20
uid 5389,0
)
*76 (MRCItem
litem &40
pos 22
dimension 20
uid 5391,0
)
*77 (MRCItem
litem &41
pos 27
dimension 20
uid 5835,0
)
*78 (MRCItem
litem &42
pos 28
dimension 20
uid 5888,0
)
*79 (MRCItem
litem &43
pos 29
dimension 20
uid 5890,0
)
*80 (MRCItem
litem &44
pos 30
dimension 20
uid 5894,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*81 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*82 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*83 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*84 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*85 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*86 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*87 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*88 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *89 (LEmptyRow
)
uid 82,0
optionalChildren [
*90 (RefLabelRowHdr
)
*91 (TitleRowHdr
)
*92 (FilterRowHdr
)
*93 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*94 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*95 (GroupColHdr
tm "GroupColHdrMgr"
)
*96 (NameColHdr
tm "GenericNameColHdrMgr"
)
*97 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*98 (InitColHdr
tm "GenericValueColHdrMgr"
)
*99 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*100 (EolColHdr
tm "GenericEolColHdrMgr"
)
*101 (LogGeneric
generic (GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
uid 5986,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*102 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *103 (MRCItem
litem &89
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*104 (MRCItem
litem &90
pos 0
dimension 20
uid 97,0
)
*105 (MRCItem
litem &91
pos 1
dimension 23
uid 98,0
)
*106 (MRCItem
litem &92
pos 2
hidden 1
dimension 20
uid 99,0
)
*107 (MRCItem
litem &101
pos 0
dimension 20
uid 5985,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*108 (MRCItem
litem &93
pos 0
dimension 20
uid 101,0
)
*109 (MRCItem
litem &95
pos 1
dimension 50
uid 102,0
)
*110 (MRCItem
litem &96
pos 2
dimension 100
uid 103,0
)
*111 (MRCItem
litem &97
pos 3
dimension 100
uid 104,0
)
*112 (MRCItem
litem &98
pos 4
dimension 50
uid 105,0
)
*113 (MRCItem
litem &99
pos 5
dimension 50
uid 106,0
)
*114 (MRCItem
litem &100
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "dio_ibeos_idc"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "11/14/13"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "13:54:08"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "dio_ibeos_idc"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:48:33"
)
(vvPair
variable "unit"
value "dio_ibeos_idc"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*115 (SymbolBody
uid 8,0
optionalChildren [
*116 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "16000,26500,17000,27500"
st "clk"
blo "16000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 203,0
va (VaSet
)
xt "44000,2000,54900,3000"
st "clk                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*117 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "16000,27500,17000,28500"
st "rst"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 253,0
va (VaSet
)
xt "44000,20000,54900,21000"
st "rst                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 20,0
)
)
)
*118 (CptPort
uid 2204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 2206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2207,0
va (VaSet
)
xt "16000,34500,18200,35500"
st "com_i"
blo "16000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2208,0
va (VaSet
)
xt "44000,3000,55700,4000"
st "com_i              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 70,0
)
)
)
*119 (CptPort
uid 3986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 3988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3989,0
va (VaSet
)
xt "16000,28500,20600,29500"
st "strobe40_i"
blo "16000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3990,0
va (VaSet
)
xt "44000,21000,56600,22000"
st "strobe40_i         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 16
suid 91,0
)
)
)
*120 (CptPort
uid 4976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,46625,31750,47375"
)
tg (CPTG
uid 4978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4979,0
va (VaSet
)
xt "27100,46500,30000,47500"
st "bco_po"
ju 2
blo "30000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4980,0
va (VaSet
)
xt "44000,23000,68000,24000"
st "bco_po             : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 104,0
)
)
)
*121 (CptPort
uid 4981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,47625,31750,48375"
)
tg (CPTG
uid 4983,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4984,0
va (VaSet
)
xt "27100,47500,30000,48500"
st "bco_no"
ju 2
blo "30000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4985,0
va (VaSet
)
xt "44000,22000,69200,23000"
st "bco_no             : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 105,0
)
)
)
*122 (CptPort
uid 4986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,33625,31750,34375"
)
tg (CPTG
uid 4988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4989,0
va (VaSet
)
xt "27000,33500,30000,34500"
st "com_po"
ju 2
blo "30000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4990,0
va (VaSet
)
xt "44000,25000,68100,26000"
st "com_po             : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 106,0
)
)
)
*123 (CptPort
uid 4991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,34625,31750,35375"
)
tg (CPTG
uid 4993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4994,0
va (VaSet
)
xt "27000,34500,30000,35500"
st "com_no"
ju 2
blo "30000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4995,0
va (VaSet
)
xt "44000,24000,69300,25000"
st "com_no             : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 107,0
)
)
)
*124 (CptPort
uid 4996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,37625,31750,38375"
)
tg (CPTG
uid 4998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4999,0
va (VaSet
)
xt "27000,37500,30000,38500"
st "dclk_po"
ju 2
blo "30000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5000,0
va (VaSet
)
xt "44000,30000,67900,31000"
st "dclk_po            : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "dclk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 25
suid 108,0
)
)
)
*125 (CptPort
uid 5001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,38625,31750,39375"
)
tg (CPTG
uid 5003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5004,0
va (VaSet
)
xt "27000,38500,30000,39500"
st "dclk_no"
ju 2
blo "30000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5005,0
va (VaSet
)
xt "44000,29000,69100,30000"
st "dclk_no            : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "dclk_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 24
suid 109,0
)
)
)
*126 (CptPort
uid 5016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,56625,31750,57375"
)
tg (CPTG
uid 5018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5019,0
va (VaSet
)
xt "26700,56500,30000,57500"
st "reset_po"
ju 2
blo "30000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5020,0
va (VaSet
)
xt "44000,34000,68000,35000"
st "reset_po           : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 29
suid 112,0
)
)
)
*127 (CptPort
uid 5021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,57625,31750,58375"
)
tg (CPTG
uid 5023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5024,0
va (VaSet
)
xt "26700,57500,30000,58500"
st "reset_no"
ju 2
blo "30000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5025,0
va (VaSet
)
xt "44000,33000,69200,34000"
st "reset_no           : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 28
suid 113,0
)
)
)
*128 (CptPort
uid 5031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 5033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5034,0
va (VaSet
)
xt "16000,56500,18500,57500"
st "reset_i"
blo "16000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5035,0
va (VaSet
)
xt "44000,19000,55600,20000"
st "reset_i            : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 14
suid 115,0
)
)
)
*129 (CptPort
uid 5036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 5038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5039,0
va (VaSet
)
xt "16000,39500,17700,40500"
st "l1r_i"
blo "16000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5040,0
va (VaSet
)
xt "44000,12000,55200,13000"
st "l1r_i              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 8
suid 116,0
)
)
)
*130 (CptPort
uid 5079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5080,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,50625,31750,51375"
)
tg (CPTG
uid 5081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5082,0
va (VaSet
)
xt "27100,50500,30000,51500"
st "dat0_pi"
ju 2
blo "30000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5083,0
va (VaSet
)
xt "44000,5000,73200,6000"
st "dat0_pi            : in     std_logic  ; -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
)
thePort (LogicalPort
decl (Decl
n "dat0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 4
suid 118,0
)
)
)
*131 (CptPort
uid 5084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5085,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,51625,31750,52375"
)
tg (CPTG
uid 5086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5087,0
va (VaSet
)
xt "27100,51500,30000,52500"
st "dat0_ni"
ju 2
blo "30000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5088,0
va (VaSet
)
xt "44000,4000,74900,5000"
st "dat0_ni            : in     std_logic  ; -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
)
thePort (LogicalPort
decl (Decl
n "dat0_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 3
suid 119,0
)
)
)
*132 (CptPort
uid 5089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5090,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,53625,31750,54375"
)
tg (CPTG
uid 5091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5092,0
va (VaSet
)
xt "27100,53500,30000,54500"
st "dat1_pi"
ju 2
blo "30000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5093,0
va (VaSet
)
xt "44000,7000,73200,8000"
st "dat1_pi            : in     std_logic  ; -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
)
thePort (LogicalPort
decl (Decl
n "dat1_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 120,0
)
)
)
*133 (CptPort
uid 5094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,54625,31750,55375"
)
tg (CPTG
uid 5096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5097,0
va (VaSet
)
xt "27100,54500,30000,55500"
st "dat1_ni"
ju 2
blo "30000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5098,0
va (VaSet
)
xt "44000,6000,74900,7000"
st "dat1_ni            : in     std_logic  ; -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
)
thePort (LogicalPort
decl (Decl
n "dat1_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 121,0
)
)
)
*134 (CptPort
uid 5239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,41625,31750,42375"
)
tg (CPTG
uid 5241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5242,0
va (VaSet
)
xt "27500,41500,30000,42500"
st "l1r_po"
ju 2
blo "30000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5243,0
va (VaSet
)
xt "44000,32000,67600,33000"
st "l1r_po             : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 27
suid 125,0
)
)
)
*135 (CptPort
uid 5244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,42625,31750,43375"
)
tg (CPTG
uid 5246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5247,0
va (VaSet
)
xt "27500,42500,30000,43500"
st "l1r_no"
ju 2
blo "30000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5248,0
va (VaSet
)
xt "44000,31000,68800,32000"
st "l1r_no             : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)"
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 26
suid 126,0
)
)
)
*136 (CptPort
uid 5324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,35625,31750,36375"
)
tg (CPTG
uid 5326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5327,0
va (VaSet
)
xt "25500,35500,30000,36500"
st "dbg_com_o"
ju 2
blo "30000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5328,0
va (VaSet
)
xt "44000,26000,57500,27000"
st "dbg_com_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
o 21
suid 127,0
)
)
)
*137 (CptPort
uid 5329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,43625,31750,44375"
)
tg (CPTG
uid 5331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5332,0
va (VaSet
)
xt "26000,43500,30000,44500"
st "dbg_l1r_o"
ju 2
blo "30000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5333,0
va (VaSet
)
xt "44000,27000,57000,28000"
st "dbg_l1r_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
o 22
suid 128,0
)
)
)
*138 (CptPort
uid 5334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,58625,31750,59375"
)
tg (CPTG
uid 5336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5337,0
va (VaSet
)
xt "24700,58500,30000,59500"
st "dbg_reset_o"
ju 2
blo "30000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5338,0
va (VaSet
)
xt "44000,28000,57400,29000"
st "dbg_reset_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_reset_o"
t "std_logic"
o 23
suid 129,0
)
)
)
*139 (CptPort
uid 5393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 5395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5396,0
va (VaSet
)
xt "16000,32500,19500,33500"
st "rawcom_i"
blo "16000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5397,0
va (VaSet
)
xt "44000,16000,56400,17000"
st "rawcom_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 12
suid 130,0
)
)
)
*140 (CptPort
uid 5398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 5400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5401,0
va (VaSet
)
xt "16000,35500,23400,36500"
st "rawcom_en_com_i"
blo "16000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5402,0
va (VaSet
)
xt "44000,13000,58400,14000"
st "rawcom_en_com_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_com_i"
t "std_logic"
o 9
suid 131,0
)
)
)
*141 (CptPort
uid 5403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 5405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5406,0
va (VaSet
)
xt "16000,40500,22900,41500"
st "rawcom_en_l1r_i"
blo "16000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5407,0
va (VaSet
)
xt "44000,14000,57900,15000"
st "rawcom_en_l1r_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_l1r_i"
t "std_logic"
o 10
suid 132,0
)
)
)
*142 (CptPort
uid 5408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 5410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5411,0
va (VaSet
)
xt "16000,57500,22900,58500"
st "rawcom_en_rst_i"
blo "16000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5412,0
va (VaSet
)
xt "44000,15000,57900,16000"
st "rawcom_en_rst_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_rst_i"
t "std_logic"
o 11
suid 133,0
)
)
)
*143 (CptPort
uid 5837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 5839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5840,0
va (VaSet
)
xt "16000,30500,17200,31500"
st "reg"
blo "16000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5841,0
va (VaSet
)
xt "44000,17000,55400,19000"
st "-- registers
reg                : in     t_reg_bus  ;"
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 135,0
)
)
)
*144 (CptPort
uid 5896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 5898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5899,0
va (VaSet
)
xt "16000,50500,20700,51500"
st "idelay_ctl_i"
blo "16000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5900,0
va (VaSet
)
xt "44000,8000,65100,12000"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
idelay_ctl_i       : in     t_idelay_ctl  ;"
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 7
suid 136,0
)
)
)
*145 (CptPort
uid 5901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5902,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,53625,15000,54375"
)
tg (CPTG
uid 5903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5904,0
va (VaSet
)
xt "16000,53500,22800,54500"
st "rx_strm_o : (3:0)"
blo "16000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5905,0
va (VaSet
)
xt "44000,36000,64300,37000"
st "rx_strm_o          : out    std_logic_vector (3 downto 0)"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 137,0
)
)
)
*146 (CptPort
uid 5911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5912,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,54625,15000,55375"
)
tg (CPTG
uid 5913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5914,0
va (VaSet
)
xt "16000,54500,26000,55500"
st "rx_link_idelayed_o : (1:0)"
blo "16000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5915,0
va (VaSet
)
xt "44000,35000,66100,36000"
st "rx_link_idelayed_o : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(1 downto 0)"
o 30
suid 139,0
)
)
)
]
shape (Rectangle
uid 6126,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,26000,31000,60000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "21850,26000,23550,27000"
st "hsio"
blo "21850,26800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "21850,27000,27850,28000"
st "dio_ibeos_idc"
blo "21850,27800"
)
)
gi *147 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "18000,22000,27600,25000"
st "Generic Declarations

LINK_ID_MIN integer 0  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*148 (Grouping
uid 16,0
optionalChildren [
*149 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42700,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*150 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*151 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*152 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*153 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*154 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*155 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*156 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*157 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*158 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,42600,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *159 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*161 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,8900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
windowSize "413,98,1428,788"
viewArea "-1095,-1095,80149,52247"
cachedDiagramExtent "0,0,74900,60000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *162 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *163 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,37000,44100,38000"
st "User:"
blo "42000,37800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,38000,44000,38000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 6241,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
