$date
	Sun Oct 23 02:39:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#820342
b100 &
b100 %
1$
b100 !
1"
#820343
0"
#820346
b10 &
b10 %
#820350
b1 &
1#
b1 %
#820354
b0 &
b0 %
0#
0$
#1752585
b11010 !
1"
#1752586
b11010 &
b11010 %
1$
#1752587
0"
#1752590
b1101 &
b1101 %
#1752594
b101000 &
b101000 %
#1752598
b10100 &
b10100 %
#1752602
b1010 &
b1010 %
#1752606
b101 &
b101 %
#1752610
b10000 &
b10000 %
#1752614
b1000 &
b1000 %
#1752618
b100 &
b100 %
#1752622
b10 &
b10 %
#1752626
b1 &
b1 %
1#
#1752630
b0 &
0#
b0 %
0$
#2803061
b1101 !
1"
#2803062
b1101 &
b1101 %
1$
#2803063
0"
#2803066
b101000 &
b101000 %
#2803070
b10100 &
b10100 %
#2803074
b1010 &
b1010 %
#2803078
b101 &
b101 %
#2803082
b10000 &
b10000 %
#2803086
b1000 &
b1000 %
#2803090
b100 &
b100 %
#2803094
b10 &
b10 %
#2803098
b1 &
b1 %
1#
#2803102
b0 &
0#
b0 %
0$
#4500012
