#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 30 22:02:17 2018
# Process ID: 27740
# Current directory: /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_4 . -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "qspi_flash" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "push_buttons_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "seven_seg_led_an" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "seven_seg_led_disp" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
apply_board_connection -board_interface "dip_switches_16bits" -ip_intf "axi_gpio_2/GPIO" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "16KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
endgroup
regenerate_bd_layout
startgroup
endgroup
validate_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_quad_spi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_axi_uartlite_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_axi_quad_spi_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_axi_gpio_2_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_mdm_1_0_synth_1 design_1_rst_clk_wiz_0_100M_0_synth_1 design_1_xbar_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
close_hw
open_run impl_1
startgroup
set_property CONFIG_VOLTAGE 3.3 [get_designs impl_1]
set_property CFGBVS VCCO [get_designs impl_1]
endgroup
file mkdir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/constrs_1/new
close [ open /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/constrs_1/new/updated.xdc w ]
add_files -fileset constrs_1 /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/constrs_1/new/updated.xdc
set_property target_constrs_file /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/constrs_1/new/updated.xdc [current_fileset -constrset]
save_constraints -force
close_design
open_run synth_1 -name synth_1
open_bd_design {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.srcs/sources_1/bd/design_1/design_1.bd}
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
close_bd_design [get_bd_designs design_1]
open_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.sdk
file copy -force /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_4.runs/impl_1/design_1_wrapper.sysdef /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk -hwspec /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/design_1_wrapper.hdf
close_project
create_project project_5 . -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
delete_bd_objs [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
delete_bd_objs [get_bd_cells xadc_wiz_0]
close_hw
file mkdir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/constrs_1
file mkdir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/constrs_1/new
close [ open /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/constrs_1/new/const.xdc
open_bd_design {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "16KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
startgroup
endgroup
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "seven_seg_led_an" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "seven_seg_led_disp" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "dip_switches_16bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "design_1" 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1] [get_bd_intf_ports diff_clock_rtl]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
apply_board_connection -board_interface "push_buttons_4bits" -ip_intf "axi_gpio_2/GPIO" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs design_1]
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_2_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_microblaze_0_0_synth_1 design_1_mdm_1_0_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_xbar_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1 design_1_axi_gpio_2_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file mkdir /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.sdk
file copy -force /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.runs/impl_1/design_1_wrapper.sysdef /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk -hwspec /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk -hwspec /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/design_1_wrapper.hdf
open_bd_design {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 1581 451} [get_bd_cells axi_uartlite_0]
undo
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd}
add_files -norecurse /home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/myapp/Debug/myapp.elf
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sources_1] {/home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/myapp/Debug/myapp.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/home/trevor/mylab/experiments/20180230-tmc-digalent/sdk/myapp/Debug/myapp.elf}]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {/home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd}
close_project
