<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/study/DDandCA/Verilog/p4_yj/test1_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test1" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/test1/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/yj_ifu/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/in2_alu/_32in1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">_32in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">_32in1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/in2_alu/_32in2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">_32in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">_32in2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/in2_alu/_32out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">_32out[31:0]</obj_property>
      <obj_property name="ObjectShortName">_32out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
