153. Printing statistics.

=== tbs_core_board ===

   Number of wires:              14525
   Number of wire bits:          20765
   Number of public wires:         490
   Number of public wire bits:    6730
   Number of ports:                 33
   Number of port bits:             47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17823
     $_ANDNOT_                    2246
     $_AND_                        129
     $_MUX_                       5725
     $_NAND_                       588
     $_NOR_                        413
     $_NOT_                       3285
     $_ORNOT_                      335
     $_OR_                         734
     $_XNOR_                       399
     $_XOR_                        677
     gf180mcu_fd_sc_mcu9t5v0__dffrnq_1   3253
     gf180mcu_fd_sc_mcu9t5v0__dffsnq_1     39

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\tbs_core_board': 297763.200000
     of which used for sequential elements: 297763.200000 (100.00%)

