// Seed: 595121581
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output wire  id_5,
    output wor   id_6,
    output wor   id_7,
    input  tri0  id_8,
    output wand  id_9,
    output uwire id_10
);
  logic id_12 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output tri1 id_3
);
  wor id_5;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
