# Asynchronous-Fifo-using-verilog
This is one of my self verilog project. I have designed here a 16 depth 8 bit Asynchronous fifo buffer, for transferring data from faster to slower clock domain. I have used Xilinx Vivado  for Simulations. 
