$date
	Mon May 31 00:55:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BancoPruebasParaleloSerial $end
$var wire 1 ! valid_in $end
$var wire 1 " data_out $end
$var wire 8 # data_in [7:0] $end
$var wire 8 $ data2send [7:0] $end
$var wire 1 % clk4_f $end
$var wire 1 & clk32_f $end
$scope module paraleloS $end
$var wire 1 ! valid_in $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % clk4_f $end
$var wire 1 & clk32_f $end
$var reg 8 ( data2send [7:0] $end
$var reg 1 " data_out $end
$var reg 3 ) selector [2:0] $end
$upscope $end
$scope module probador $end
$var wire 8 * data2send [7:0] $end
$var wire 1 " data_out $end
$var reg 1 & clk32_f $end
$var reg 1 % clk4_f $end
$var reg 8 + data_in [7:0] $end
$var reg 1 ! valid_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bx *
b1 )
bx (
b0 '
1&
0%
bx $
b0 #
x"
0!
$end
#2
0&
#4
b10 )
1&
#6
0&
#8
b11 )
1&
#10
0&
#12
b100 )
1&
#14
0&
#16
1"
b101 )
b10111100 $
b10111100 (
b10111100 *
1!
b11111111 #
b11111111 '
b11111111 +
1&
1%
#18
0&
#20
0"
b110 )
1&
#22
0&
#24
b111 )
1&
#26
0&
#28
1"
b0 )
1&
#30
0&
#32
0"
b1 )
1&
0%
#34
0&
#36
1"
b10 )
1&
#38
0&
#40
b11 )
1&
#42
0&
#44
b100 )
1&
#46
0&
#48
b101 )
0!
b11101110 #
b11101110 '
b11101110 +
b11111111 $
b11111111 (
b11111111 *
1&
1%
#50
0&
#52
b110 )
1&
#54
0&
#56
b111 )
1&
#58
0&
#60
b0 )
1&
#62
0&
#64
b1 )
1&
0%
#66
0&
#68
b10 )
1&
#70
0&
#72
b11 )
1&
#74
0&
#76
b100 )
1&
#78
0&
#80
b101 )
b10111100 $
b10111100 (
b10111100 *
b0 #
b0 '
b0 +
1&
1%
#82
0&
#84
0"
b110 )
1&
#86
0&
#88
b111 )
1&
#90
0&
#92
1"
b0 )
1&
#94
0&
#96
0"
b1 )
1&
0%
#98
0&
#100
1"
b10 )
1&
#102
0&
#104
b11 )
1&
#106
0&
#108
b100 )
1&
#110
0&
#112
b101 )
1&
1%
