Timing Violation Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Aug 10 06:39:09 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.699
  Slack (ns):              1.045
  Arrival (ns):           13.649
  Required (ns):          14.694
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.676
  Slack (ns):              1.073
  Arrival (ns):           13.626
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.676
  Slack (ns):              1.073
  Arrival (ns):           13.626
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.676
  Slack (ns):              1.073
  Arrival (ns):           13.626
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.663
  Slack (ns):              1.081
  Arrival (ns):           13.613
  Required (ns):          14.694
  Operating Conditions: slow_lv_ht

Path 6
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.850
  Slack (ns):              1.105
  Arrival (ns):           13.810
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 7
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.640
  Slack (ns):              1.109
  Arrival (ns):           13.590
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 8
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.640
  Slack (ns):              1.109
  Arrival (ns):           13.590
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 9
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.640
  Slack (ns):              1.109
  Arrival (ns):           13.590
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 10
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.828
  Slack (ns):              1.126
  Arrival (ns):           13.789
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 11
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.825
  Slack (ns):              1.131
  Arrival (ns):           13.784
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 12
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.820
  Slack (ns):              1.134
  Arrival (ns):           13.781
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 13
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.824
  Slack (ns):              1.147
  Arrival (ns):           13.768
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[16]:D
  Delay (ns):              3.807
  Slack (ns):              1.150
  Arrival (ns):           13.816
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[18]:D
  Delay (ns):              3.784
  Slack (ns):              1.174
  Arrival (ns):           13.793
  Required (ns):          14.967
  Operating Conditions: slow_lv_ht

Path 16
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.777
  Slack (ns):              1.177
  Arrival (ns):           13.738
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 17
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.776
  Slack (ns):              1.178
  Arrival (ns):           13.737
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 18
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.788
  Slack (ns):              1.183
  Arrival (ns):           13.732
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 19
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.785
  Slack (ns):              1.186
  Arrival (ns):           13.729
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[10]:D
  Delay (ns):              3.768
  Slack (ns):              1.187
  Arrival (ns):           13.777
  Required (ns):          14.964
  Operating Conditions: slow_lv_ht

Path 21
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.752
  Slack (ns):              1.204
  Arrival (ns):           13.711
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 22
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.750
  Slack (ns):              1.206
  Arrival (ns):           13.709
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 23
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.562
  Slack (ns):              1.210
  Arrival (ns):           13.497
  Required (ns):          14.707
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[12]:D
  Delay (ns):              3.741
  Slack (ns):              1.217
  Arrival (ns):           13.750
  Required (ns):          14.967
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[6]:D
  Delay (ns):              3.735
  Slack (ns):              1.223
  Arrival (ns):           13.744
  Required (ns):          14.967
  Operating Conditions: slow_lv_ht

Path 26
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.725
  Slack (ns):              1.230
  Arrival (ns):           13.685
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 27
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.724
  Slack (ns):              1.231
  Arrival (ns):           13.684
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 28
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.539
  Slack (ns):              1.238
  Arrival (ns):           13.474
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 29
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.539
  Slack (ns):              1.238
  Arrival (ns):           13.474
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 30
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.539
  Slack (ns):              1.238
  Arrival (ns):           13.474
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 31
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.514
  Slack (ns):              1.241
  Arrival (ns):           13.453
  Required (ns):          14.694
  Operating Conditions: slow_lv_ht

Path 32
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[22]:EN
  Delay (ns):              3.279
  Slack (ns):              1.245
  Arrival (ns):           13.539
  Required (ns):          14.784
  Operating Conditions: slow_lv_ht

Path 33
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[14]:EN
  Delay (ns):              3.279
  Slack (ns):              1.245
  Arrival (ns):           13.539
  Required (ns):          14.784
  Operating Conditions: slow_lv_ht

Path 34
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[0]:EN
  Delay (ns):              3.279
  Slack (ns):              1.245
  Arrival (ns):           13.539
  Required (ns):          14.784
  Operating Conditions: slow_lv_ht

Path 35
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[20]:EN
  Delay (ns):              3.278
  Slack (ns):              1.246
  Arrival (ns):           13.538
  Required (ns):          14.784
  Operating Conditions: slow_lv_ht

Path 36
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[16]:EN
  Delay (ns):              3.278
  Slack (ns):              1.246
  Arrival (ns):           13.538
  Required (ns):          14.784
  Operating Conditions: slow_lv_ht

Path 37
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[15]:EN
  Delay (ns):              3.278
  Slack (ns):              1.246
  Arrival (ns):           13.538
  Required (ns):          14.784
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[16]:D
  Delay (ns):              3.710
  Slack (ns):              1.247
  Arrival (ns):           13.719
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 39
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.688
  Slack (ns):              1.267
  Arrival (ns):           13.648
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 40
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.491
  Slack (ns):              1.269
  Arrival (ns):           13.430
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 41
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.491
  Slack (ns):              1.269
  Arrival (ns):           13.430
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 42
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.491
  Slack (ns):              1.269
  Arrival (ns):           13.430
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[18]:D
  Delay (ns):              3.687
  Slack (ns):              1.271
  Arrival (ns):           13.696
  Required (ns):          14.967
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[19]:D
  Delay (ns):              3.683
  Slack (ns):              1.272
  Arrival (ns):           13.692
  Required (ns):          14.964
  Operating Conditions: slow_lv_ht

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.687
  Slack (ns):              1.272
  Arrival (ns):           13.631
  Required (ns):          14.903
  Operating Conditions: slow_lv_ht

Path 46
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.482
  Slack (ns):              1.274
  Arrival (ns):           13.420
  Required (ns):          14.694
  Operating Conditions: slow_lv_ht

Path 47
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.689
  Slack (ns):              1.274
  Arrival (ns):           13.641
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 48
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.479
  Slack (ns):              1.277
  Arrival (ns):           13.417
  Required (ns):          14.694
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[10]:D
  Delay (ns):              3.671
  Slack (ns):              1.284
  Arrival (ns):           13.680
  Required (ns):          14.964
  Operating Conditions: slow_lv_ht

Path 50
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.670
  Slack (ns):              1.284
  Arrival (ns):           13.631
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 51
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.667
  Slack (ns):              1.287
  Arrival (ns):           13.628
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[8]:D
  Delay (ns):              3.665
  Slack (ns):              1.290
  Arrival (ns):           13.674
  Required (ns):          14.964
  Operating Conditions: slow_lv_ht

Path 53
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.482
  Slack (ns):              1.290
  Arrival (ns):           13.417
  Required (ns):          14.707
  Operating Conditions: slow_lv_ht

Path 54
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.663
  Slack (ns):              1.293
  Arrival (ns):           13.622
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 55
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.458
  Slack (ns):              1.298
  Arrival (ns):           13.409
  Required (ns):          14.707
  Operating Conditions: slow_lv_ht

Path 56
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.459
  Slack (ns):              1.302
  Arrival (ns):           13.397
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 57
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.459
  Slack (ns):              1.302
  Arrival (ns):           13.397
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 58
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.459
  Slack (ns):              1.302
  Arrival (ns):           13.397
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 59
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.456
  Slack (ns):              1.305
  Arrival (ns):           13.394
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 60
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.456
  Slack (ns):              1.305
  Arrival (ns):           13.394
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 61
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAI10II[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.456
  Slack (ns):              1.305
  Arrival (ns):           13.394
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[15]:D
  Delay (ns):              3.651
  Slack (ns):              1.306
  Arrival (ns):           13.660
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 63
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.450
  Slack (ns):              1.306
  Arrival (ns):           13.388
  Required (ns):          14.694
  Operating Conditions: slow_lv_ht

Path 64
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.636
  Slack (ns):              1.307
  Arrival (ns):           13.596
  Required (ns):          14.903
  Operating Conditions: slow_lv_ht

Path 65
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.662
  Slack (ns):              1.309
  Arrival (ns):           13.606
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 66
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.558
  Slack (ns):              1.311
  Arrival (ns):           13.538
  Required (ns):          14.849
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[12]:D
  Delay (ns):              3.644
  Slack (ns):              1.314
  Arrival (ns):           13.653
  Required (ns):          14.967
  Operating Conditions: slow_lv_ht

Path 68
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.442
  Slack (ns):              1.314
  Arrival (ns):           13.393
  Required (ns):          14.707
  Operating Conditions: slow_lv_ht

Path 69
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.459
  Slack (ns):              1.318
  Arrival (ns):           13.394
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 70
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.459
  Slack (ns):              1.318
  Arrival (ns):           13.394
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 71
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.459
  Slack (ns):              1.318
  Arrival (ns):           13.394
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[6]:D
  Delay (ns):              3.638
  Slack (ns):              1.320
  Arrival (ns):           13.647
  Required (ns):          14.967
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[13]:D
  Delay (ns):              3.635
  Slack (ns):              1.322
  Arrival (ns):           13.644
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 74
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.447
  Slack (ns):              1.322
  Arrival (ns):           12.867
  Required (ns):          14.189
  Operating Conditions: slow_lv_lt

Path 75
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.446
  Slack (ns):              1.323
  Arrival (ns):           12.866
  Required (ns):          14.189
  Operating Conditions: slow_lv_lt

Path 76
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.446
  Slack (ns):              1.323
  Arrival (ns):           12.866
  Required (ns):          14.189
  Operating Conditions: slow_lv_lt

Path 77
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[14]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.544
  Slack (ns):              1.324
  Arrival (ns):           13.525
  Required (ns):          14.849
  Operating Conditions: slow_lv_ht

Path 78
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.428
  Slack (ns):              1.328
  Arrival (ns):           13.379
  Required (ns):          14.707
  Operating Conditions: slow_lv_ht

Path 79
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlI0lI_Z[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.500
  Slack (ns):              1.328
  Arrival (ns):           13.434
  Required (ns):          14.762
  Operating Conditions: slow_lv_ht

Path 80
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlI0lI_Z[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.500
  Slack (ns):              1.328
  Arrival (ns):           13.434
  Required (ns):          14.762
  Operating Conditions: slow_lv_ht

Path 81
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlI0lI_Z[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.500
  Slack (ns):              1.328
  Arrival (ns):           13.434
  Required (ns):          14.762
  Operating Conditions: slow_lv_ht

Path 82
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.614
  Slack (ns):              1.328
  Arrival (ns):           13.575
  Required (ns):          14.903
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[7]:D
  Delay (ns):              3.624
  Slack (ns):              1.331
  Arrival (ns):           13.633
  Required (ns):          14.964
  Operating Conditions: slow_lv_ht

Path 84
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlI0lI_Z[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.523
  Slack (ns):              1.333
  Arrival (ns):           13.457
  Required (ns):          14.790
  Operating Conditions: slow_lv_ht

Path 85
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.611
  Slack (ns):              1.333
  Arrival (ns):           13.570
  Required (ns):          14.903
  Operating Conditions: slow_lv_ht

Path 86
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.427
  Slack (ns):              1.334
  Arrival (ns):           13.365
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 87
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.427
  Slack (ns):              1.334
  Arrival (ns):           13.365
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 88
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAl10II[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.427
  Slack (ns):              1.334
  Arrival (ns):           13.365
  Required (ns):          14.699
  Operating Conditions: slow_lv_ht

Path 89
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[4]:D
  Delay (ns):              3.607
  Slack (ns):              1.334
  Arrival (ns):           13.567
  Required (ns):          14.901
  Operating Conditions: slow_lv_ht

Path 90
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.606
  Slack (ns):              1.336
  Arrival (ns):           13.567
  Required (ns):          14.903
  Operating Conditions: slow_lv_ht

Path 91
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.615
  Slack (ns):              1.339
  Arrival (ns):           13.576
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 92
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[2]:D
  Delay (ns):              3.601
  Slack (ns):              1.339
  Arrival (ns):           13.561
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 93
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.529
  Slack (ns):              1.340
  Arrival (ns):           13.509
  Required (ns):          14.849
  Operating Conditions: slow_lv_ht

Path 94
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.614
  Slack (ns):              1.340
  Arrival (ns):           13.575
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[9]:D
  Delay (ns):              3.614
  Slack (ns):              1.341
  Arrival (ns):           13.623
  Required (ns):          14.964
  Operating Conditions: slow_lv_ht

Path 96
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[3]:EN
  Delay (ns):              3.419
  Slack (ns):              1.342
  Arrival (ns):           13.370
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 97
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[2]:EN
  Delay (ns):              3.419
  Slack (ns):              1.342
  Arrival (ns):           13.370
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 98
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/intDscrptrNum[1]:EN
  Delay (ns):              3.419
  Slack (ns):              1.342
  Arrival (ns):           13.370
  Required (ns):          14.712
  Operating Conditions: slow_lv_ht

Path 99
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAI110[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/CAXI4DMAI1O1l[0]:EN
  Delay (ns):              3.431
  Slack (ns):              1.342
  Arrival (ns):           13.365
  Required (ns):          14.707
  Operating Conditions: slow_lv_ht

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[3]:D
  Delay (ns):              3.626
  Slack (ns):              1.345
  Arrival (ns):           13.570
  Required (ns):          14.915
  Operating Conditions: slow_lv_ht

