// Seed: 1586022521
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1
);
  always_ff id_1 <= 1;
  supply0 id_3, id_4;
  module_0 modCall_1 ();
  assign id_4 = 1'b0;
  wire id_5;
endmodule
module module_2 (
    output logic   id_0,
    input  uwire   id_1,
    input  supply1 id_2,
    input  supply0 id_3
);
  always @(id_1) id_0 <= 1;
  wire id_5;
  assign id_5 = id_5;
  module_0 modCall_1 ();
  always
  `define pp_6 0
endmodule
module module_3;
  module_0 modCall_1 ();
endmodule
