
*** Running vivado
    with args -log design_1_conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_conv_0_0.tcl -notrace
Command: synth_design -top design_1_conv_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4377 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1348.570 ; gain = 85.828 ; free physical = 125 ; free virtual = 5770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_0_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/synth/design_1_conv_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:12]
	Parameter ap_ST_fsm_state1 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state12 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state13 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state14 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state15 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state16 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state17 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state18 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state19 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state20 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state21 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state22 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state23 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state24 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state25 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 116'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 116'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 116'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 116'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 116'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 116'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 116'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 116'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 116'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 116'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 116'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 116'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 116'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 116'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 116'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 116'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 116'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 116'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 116'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 116'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 116'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 116'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 116'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 116'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 116'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 116'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 116'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 116'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 116'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 116'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 116'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 116'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 116'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 116'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 116'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 116'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 116'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 116'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 116'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 116'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 116'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 116'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 116'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 116'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 116'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 116'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 116'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 116'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 116'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 116'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 116'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 116'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 116'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 116'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 116'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 116'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 116'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 116'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 116'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 116'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 116'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 116'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 116'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:287]
INFO: [Synth 8-6157] synthesizing module 'conv_ctrl_s_axi' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IMAGE_DRAM_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IMAGE_DRAM_CTRL bound to: 6'b010100 
	Parameter ADDR_FILTER_DATA_0 bound to: 6'b011000 
	Parameter ADDR_FILTER_CTRL bound to: 6'b011100 
	Parameter ADDR_FILTERDIM_DATA_0 bound to: 6'b100000 
	Parameter ADDR_FILTERDIM_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_ctrl_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'conv_ctrl_s_axi' (1#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_throttl' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_throttl' (2#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_write' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_fifo' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_fifo' (3#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_reg_slice' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_reg_slice' (4#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_fifo__parameterized0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_fifo__parameterized0' (4#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_buffer' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_buffer' (5#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_fifo__parameterized1' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_fifo__parameterized1' (5#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_fifo__parameterized2' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_fifo__parameterized2' (5#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_write' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_read' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_buffer__parameterized0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_buffer__parameterized0' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv_mem_m_axi_reg_slice__parameterized0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_reg_slice__parameterized0' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi_read' (7#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv_mem_m_axi' (8#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_image' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_image.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 230400 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_image_ram' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_image.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 230400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_image.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv_image_ram' (9#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_image.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_image' (10#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_image.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv_newImage_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_newImage_0.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 960 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_newImage_0_ram' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_newImage_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 960 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_newImage_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv_newImage_0_ram' (11#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_newImage_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_newImage_0' (12#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_newImage_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv_fadd_32ns_32bkb' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fadd_32ns_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_fadd_3_full_dsp_32' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_fadd_3_full_dsp_32' (30#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv_fadd_32ns_32bkb' (31#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_fmul_32ns_32cud' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fmul_32ns_32cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_fmul_2_max_dsp_32' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_fmul_2_max_dsp_32' (39#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv_fmul_32ns_32cud' (40#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fmul_32ns_32cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_sitofp_32ns_dEe' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_sitofp_32ns_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_sitofp_4_no_dsp_32' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_sitofp_4_no_dsp_32' (49#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'conv_sitofp_32ns_dEe' (50#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_sitofp_32ns_dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_fptrunc_64nseOg' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fptrunc_64nseOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_fptrunc_0_no_dsp_64' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_fptrunc_0_no_dsp_64' (54#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'conv_fptrunc_64nseOg' (55#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fptrunc_64nseOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_fpext_32ns_6fYi' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fpext_32ns_6fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_fpext_0_no_dsp_32' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_fpext_0_no_dsp_32' (56#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/ip/conv_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'conv_fpext_32ns_6fYi' (57#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_fpext_32ns_6fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3326]
INFO: [Synth 8-6155] done synthesizing module 'conv' (58#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_0_0' (59#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/synth/design_1_conv_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized2 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1498.320 ; gain = 235.578 ; free physical = 218 ; free virtual = 5357
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.320 ; gain = 235.578 ; free physical = 204 ; free virtual = 5353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.320 ; gain = 235.578 ; free physical = 204 ; free virtual = 5353
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/constraints/conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/constraints/conv_ooc.xdc] for cell 'inst'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/design_1_conv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/design_1_conv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1795.922 ; gain = 0.000 ; free physical = 726 ; free virtual = 5297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 1795.922 ; gain = 533.180 ; free physical = 1280 ; free virtual = 6026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 1795.922 ; gain = 533.180 ; free physical = 1280 ; free virtual = 6026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/design_1_conv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 1795.922 ; gain = 533.180 ; free physical = 1282 ; free virtual = 6028
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_mem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_mem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_2_cast_reg_2099_reg[29:0]' into 'tmp_2_cast1_reg_2094_reg[29:0]' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1546]
INFO: [Synth 8-4471] merging register 'tmp_47_reg_2323_reg[5:0]' into 'tmp_41_reg_2219_reg[5:0]' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3508]
INFO: [Synth 8-4471] merging register 'tmp_55_reg_2432_reg[5:0]' into 'tmp_41_reg_2219_reg[5:0]' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3534]
WARNING: [Synth 8-3936] Found unconnected internal register 'colIndex_reg_2248_reg' and it is trimmed from '32' to '18' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1503]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_65_reg_2470_reg' and it is trimmed from '19' to '18' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1694]
WARNING: [Synth 8-3936] Found unconnected internal register 'colIndex_2_reg_2461_reg' and it is trimmed from '32' to '18' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1496]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_2361_reg' and it is trimmed from '19' to '18' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1681]
WARNING: [Synth 8-3936] Found unconnected internal register 'colIndex_1_reg_2352_reg' and it is trimmed from '32' to '18' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1489]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_41_reg_2219_reg' and it is trimmed from '35' to '12' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1828]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_reg_2432_reg' and it is trimmed from '35' to '12' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1844]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_reg_2323_reg' and it is trimmed from '35' to '12' bits. [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1836]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_790_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1968_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_790_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1968_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kCenterX_fu_777_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_14_fu_1960_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_4_fu_1248_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_9_fu_1604_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_mem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_mem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1795.922 ; gain = 533.180 ; free physical = 993 ; free virtual = 5946
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized49) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/conv_sitofp_32ns_dEe_U3/conv_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized49) to 'inst/conv_fptrunc_64nseOg_U4/conv_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_fpext_32ns_6fYi_U5/conv_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_fpext_32ns_6fYi_U5/conv_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/conv_fpext_32ns_6fYi_U5/conv_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_fpext_32ns_6fYi_U5/conv_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_fpext_32ns_6fYi_U5/conv_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_fpext_32ns_6fYi_U5/conv_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv_mem_m_axi.v:456]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_790_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1968_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3352]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3414]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3416]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_2_reg_2437_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1843]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_1_reg_2328_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1835]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_2224_reg was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1827]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3352]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3352]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3352]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1827]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3414]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3414]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3414]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1835]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3416]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3416]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:3416]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ipshared/c161/hdl/verilog/conv.v:1843]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_41_reg_2219_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_41_reg_2219_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_41_reg_2219_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_41_reg_2219_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_41_reg_2219_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_41_reg_2219_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__21'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__14' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__21'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__6' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__21' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__20'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__20'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__5' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__20' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__19'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__19'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__19' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__18'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__18'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__3' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__17'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__17'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__2' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__1' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__15'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__15'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__0' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel'
INFO: [Synth 8-3886] merging instance 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/image_U/i_3_0/conv_image_ram_U/ram_reg_mux_sel__7'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[30]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[29]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[28]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[27]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[26]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[25]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[24]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[23]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[22]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[21]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[20]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[19]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[18]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[17]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[16]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[15]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[14]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[13]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[12]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[11]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[10]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[9]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[8]' (FDE) to 'inst/conv_sitofp_32ns_dEe_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_sitofp_32ns_dEe_U3/\din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[61]' (FDE) to 'inst/tmp_76_reg_2427_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[61]' (FDE) to 'inst/tmp_66_reg_2318_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[61]' (FDE) to 'inst/tmp_42_reg_2214_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[60]' (FDE) to 'inst/tmp_76_reg_2427_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[60]' (FDE) to 'inst/tmp_66_reg_2318_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[60]' (FDE) to 'inst/tmp_42_reg_2214_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[5]' (FDE) to 'inst/tmp_76_reg_2427_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[5]' (FDE) to 'inst/tmp_66_reg_2318_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[5]' (FDE) to 'inst/tmp_42_reg_2214_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[0]' (FDE) to 'inst/tmp_76_reg_2427_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[0]' (FDE) to 'inst/tmp_66_reg_2318_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[0]' (FDE) to 'inst/tmp_42_reg_2214_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[1]' (FDE) to 'inst/tmp_76_reg_2427_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[1]' (FDE) to 'inst/tmp_66_reg_2318_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[1]' (FDE) to 'inst/tmp_42_reg_2214_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[2]' (FDE) to 'inst/tmp_76_reg_2427_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[2]' (FDE) to 'inst/tmp_66_reg_2318_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[2]' (FDE) to 'inst/tmp_42_reg_2214_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[3]' (FDE) to 'inst/tmp_76_reg_2427_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[3]' (FDE) to 'inst/tmp_66_reg_2318_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[3]' (FDE) to 'inst/tmp_42_reg_2214_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[4]' (FDE) to 'inst/tmp_76_reg_2427_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[4]' (FDE) to 'inst/tmp_66_reg_2318_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[4]' (FDE) to 'inst/tmp_42_reg_2214_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[11]' (FDE) to 'inst/tmp_76_reg_2427_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[11]' (FDE) to 'inst/tmp_66_reg_2318_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[11]' (FDE) to 'inst/tmp_42_reg_2214_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[6]' (FDE) to 'inst/tmp_76_reg_2427_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[6]' (FDE) to 'inst/tmp_66_reg_2318_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[6]' (FDE) to 'inst/tmp_42_reg_2214_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[7]' (FDE) to 'inst/tmp_76_reg_2427_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[7]' (FDE) to 'inst/tmp_66_reg_2318_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[7]' (FDE) to 'inst/tmp_42_reg_2214_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[8]' (FDE) to 'inst/tmp_76_reg_2427_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[8]' (FDE) to 'inst/tmp_66_reg_2318_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[8]' (FDE) to 'inst/tmp_42_reg_2214_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[9]' (FDE) to 'inst/tmp_76_reg_2427_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[9]' (FDE) to 'inst/tmp_66_reg_2318_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[9]' (FDE) to 'inst/tmp_42_reg_2214_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[10]' (FDE) to 'inst/tmp_76_reg_2427_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[10]' (FDE) to 'inst/tmp_66_reg_2318_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[10]' (FDE) to 'inst/tmp_42_reg_2214_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[17]' (FDE) to 'inst/tmp_76_reg_2427_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[17]' (FDE) to 'inst/tmp_66_reg_2318_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[17]' (FDE) to 'inst/tmp_42_reg_2214_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[12]' (FDE) to 'inst/tmp_76_reg_2427_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[12]' (FDE) to 'inst/tmp_66_reg_2318_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[12]' (FDE) to 'inst/tmp_42_reg_2214_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[13]' (FDE) to 'inst/tmp_76_reg_2427_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[13]' (FDE) to 'inst/tmp_66_reg_2318_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[13]' (FDE) to 'inst/tmp_42_reg_2214_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[14]' (FDE) to 'inst/tmp_76_reg_2427_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_66_reg_2318_reg[14]' (FDE) to 'inst/tmp_66_reg_2318_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_2214_reg[14]' (FDE) to 'inst/tmp_42_reg_2214_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_76_reg_2427_reg[15]' (FDE) to 'inst/tmp_76_reg_2427_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_76_reg_2427_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_66_reg_2318_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_42_reg_2214_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_fmul_32ns_32cud_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\reg_623_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_2195_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_2195_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_2195_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_2195_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_fadd_32ns_32bkb_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cast_reg_2157_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_2195_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_2195_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_cast_reg_2173_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_sitofp_32ns_dEe_U3/\conv_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_sitofp_32ns_dEe_U3/\conv_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_sitofp_32ns_dEe_U3/\conv_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module conv_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module conv_mem_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module conv_fadd_32ns_32bkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module conv_fadd_32ns_32bkb.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module conv_fmul_32ns_32cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module conv_fmul_32ns_32cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module conv_fmul_32ns_32cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module conv_fmul_32ns_32cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module conv_fmul_32ns_32cud.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_mem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:51 . Memory (MB): peak = 1795.922 ; gain = 533.180 ; free physical = 559 ; free virtual = 5674
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv_mem_m_axi_U/i_3_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv_mem_m_axi_U/i_3_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/i_3_0/conv_image_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:03:13 . Memory (MB): peak = 1813.102 ; gain = 550.359 ; free physical = 904 ; free virtual = 6080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:03:16 . Memory (MB): peak = 1845.133 ; gain = 582.391 ; free physical = 785 ; free virtual = 5965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv_mem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv_mem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_U/conv_image_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:03:25 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 707 ; free virtual = 5894
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_3_867 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_864 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_862 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_861 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:03:27 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 681 ; free virtual = 5868
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:03:27 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 681 ; free virtual = 5868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:03:28 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 672 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:03:28 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 672 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:03:29 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 658 ; free virtual = 5845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:03:29 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 658 ; free virtual = 5844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   382|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     6|
|8     |DSP48E1_6  |     3|
|9     |LUT1       |   144|
|10    |LUT2       |   873|
|11    |LUT3       |   885|
|12    |LUT4       |   840|
|13    |LUT5       |   751|
|14    |LUT6       |   578|
|15    |MUXCY      |   201|
|16    |MUXF7      |     8|
|17    |RAMB18E1   |     2|
|18    |RAMB18E1_2 |     1|
|19    |RAMB36E1   |    32|
|20    |RAMB36E1_1 |    32|
|21    |SRL16E     |    87|
|22    |XORCY      |   112|
|23    |FDE        |    19|
|24    |FDRE       |  3886|
|25    |FDSE       |    12|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:03:29 . Memory (MB): peak = 1868.945 ; gain = 606.203 ; free physical = 657 ; free virtual = 5844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 847 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:02:27 . Memory (MB): peak = 1868.945 ; gain = 308.602 ; free physical = 721 ; free virtual = 5908
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:03:29 . Memory (MB): peak = 1868.953 ; gain = 606.203 ; free physical = 732 ; free virtual = 5919
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 54 instances
  FDE => FDRE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
475 Infos, 234 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:03:34 . Memory (MB): peak = 1900.961 ; gain = 649.844 ; free physical = 763 ; free virtual = 5964
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/design_1_conv_0_0_synth_1/design_1_conv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/design_1_conv_0_0.xci
INFO: [Coretcl 2-1174] Renamed 189 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/design_1_conv_0_0_synth_1/design_1_conv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv_0_0_utilization_synth.rpt -pb design_1_conv_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1924.973 ; gain = 0.000 ; free physical = 496 ; free virtual = 5763
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:11:52 2019...
