{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694463223482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694463223483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 22:13:43 2023 " "Processing started: Mon Sep 11 22:13:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694463223483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463223483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_dac -c fast_dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_dac -c fast_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463223483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694463223779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694463223779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fast_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_dac-logic " "Found design unit 1: fast_dac-logic" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230261 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_dac " "Found entity 1: fast_dac" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463230261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_core_pll-SYN " "Found design unit 1: ip_core_pll-SYN" {  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230262 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_CORE_PLL " "Found entity 1: IP_CORE_PLL" {  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463230262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_structure.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_structure.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_structure " "Found entity 1: Main_structure" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463230263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_core_rom-SYN " "Found design unit 1: ip_core_rom-SYN" {  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230264 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_CORE_ROM " "Found entity 1: IP_CORE_ROM" {  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463230264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_structure " "Elaborating entity \"Main_structure\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694463230912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_CORE_PLL IP_CORE_PLL:inst " "Elaborating entity \"IP_CORE_PLL\" for hierarchy \"IP_CORE_PLL:inst\"" {  } { { "Main_structure.bdf" "inst" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 304 240 520 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463230919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll IP_CORE_PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"IP_CORE_PLL:inst\|altpll:altpll_component\"" {  } { { "IP_CORE_PLL.vhd" "altpll_component" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463230943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_CORE_PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"IP_CORE_PLL:inst\|altpll:altpll_component\"" {  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463230945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_CORE_PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"IP_CORE_PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 27 " "Parameter \"loop_filter_r_bits\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=IP_CORE_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=IP_CORE_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 12 " "Parameter \"m\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 1 " "Parameter \"n\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 2 " "Parameter \"c0_high\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 1 " "Parameter \"c0_low\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode odd " "Parameter \"c0_mode\" = \"odd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463230945 ""}  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694463230945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_core_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_core_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_CORE_PLL_altpll " "Found entity 1: IP_CORE_PLL_altpll" {  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463230987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463230987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_CORE_PLL_altpll IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated " "Elaborating entity \"IP_CORE_PLL_altpll\" for hierarchy \"IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463230987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fast_dac fast_dac:inst2 " "Elaborating entity \"fast_dac\" for hierarchy \"fast_dac:inst2\"" {  } { { "Main_structure.bdf" "inst2" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 632 840 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463230989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset fast_dac.vhd(20) " "VHDL Signal Declaration warning at fast_dac.vhd(20): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694463230990 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count fast_dac.vhd(22) " "Verilog HDL or VHDL warning at fast_dac.vhd(22): object \"count\" assigned a value but never read" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694463230990 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addres_sig fast_dac.vhd(27) " "VHDL Signal Declaration warning at fast_dac.vhd(27): used explicit default value for signal \"addres_sig\" because signal was never assigned a value" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1694463230990 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_count_sig fast_dac.vhd(28) " "VHDL Signal Declaration warning at fast_dac.vhd(28): used explicit default value for signal \"max_count_sig\" because signal was never assigned a value" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1694463230990 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "basic_step_sig fast_dac.vhd(29) " "VHDL Signal Declaration warning at fast_dac.vhd(29): used explicit default value for signal \"basic_step_sig\" because signal was never assigned a value" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1694463230990 "|Main_structure|fast_dac:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_CORE_ROM IP_CORE_ROM:inst1 " "Elaborating entity \"IP_CORE_ROM\" for hierarchy \"IP_CORE_ROM:inst1\"" {  } { { "Main_structure.bdf" "inst1" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_CORE_ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "IP_CORE_ROM.vhd" "altsyncram_component" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinwave_correct.hex " "Parameter \"init_file\" = \"sinwave_correct.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463231081 ""}  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694463231081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_amr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_amr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_amr3 " "Found entity 1: altsyncram_amr3" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463231135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463231135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_amr3 IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated " "Elaborating entity \"altsyncram_amr3\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463231175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463231175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_amr3.tdf" "rden_decode" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/mux_g3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463231215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463231215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3b IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|mux_g3b:mux2 " "Elaborating entity \"mux_g3b\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|mux_g3b:mux2\"" {  } { { "db/altsyncram_amr3.tdf" "mux2" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231215 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a16 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a17 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a18 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a19 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a20 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a21 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a22 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a23 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a24 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a25 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a26 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a27 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a28 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a29 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a30 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a31 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a32 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a33 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a34 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a35 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a36 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a37 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a38 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a39 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a40 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a41 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a42 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a43 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a44 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a45 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a46 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a47 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a48 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a49 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a50 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a51 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a52 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a53 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a54 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a55 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a56 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a57 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a58 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a59 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a60 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a61 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1446 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a62 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a63 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a64 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a65 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a66 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a67 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a68 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a69 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a70 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a71 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a72 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a73 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a74 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a75 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a76 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a77 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a78 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a79 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a80 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a81 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a82 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a83 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a84 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a85 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a86 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a87 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a88 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a89 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a90 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a91 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a92 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a93 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a94 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a95 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a96 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a97 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a98 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a99 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a100 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a101 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a102 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a103 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a104 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a105 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a106 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a107 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a108 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a109 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a110 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a111 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a112 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a113 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a114 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a115 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a116 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a117 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a118 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a119 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a120 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a121 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a122 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a123 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a124 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a125 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a126 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a127 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463231283 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1694463231283 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1694463231283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[2\] GND " "Pin \"adres\[2\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463231615 "|Main_structure|adres[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[1\] GND " "Pin \"adres\[1\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463231615 "|Main_structure|adres[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[0\] GND " "Pin \"adres\[0\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463231615 "|Main_structure|adres[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694463231615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694463231661 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463231894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694463232062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463232062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694463232095 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694463232095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694463232095 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694463232095 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1694463232095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694463232095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694463232119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 22:13:52 2023 " "Processing ended: Mon Sep 11 22:13:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694463232119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694463232119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694463232119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463232119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694463233158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694463233158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 22:13:52 2023 " "Processing started: Mon Sep 11 22:13:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694463233158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694463233158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fast_dac -c fast_dac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fast_dac -c fast_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694463233158 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694463233220 ""}
{ "Info" "0" "" "Project  = fast_dac" {  } {  } 0 0 "Project  = fast_dac" 0 0 "Fitter" 0 0 1694463233220 ""}
{ "Info" "0" "" "Revision = fast_dac" {  } {  } 0 0 "Revision = fast_dac" 0 0 "Fitter" 0 0 1694463233220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1694463233315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694463233316 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_dac 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"fast_dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694463233322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694463233351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694463233351 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "Design Software" 0 -1 1694463233399 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1694463233399 ""}  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1694463233399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694463233510 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1694463233514 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694463233587 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694463233587 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694463233589 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694463233589 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694463233590 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694463233590 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694463233590 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694463233590 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694463233590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1694463233601 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "clk IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|pll1 3.3-V LVTTL 8mA 0 200 MHz 125 MHz " "Output pin \"clk\" (external output clock of PLL \"IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVTTL, has current strength 8mA, output load 0pF, and output clock frequency of 200 MHz, but target device can support only maximum output clock frequency of 125 MHz for this combination of I/O standard, current strength and load" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 304 240 520 480 "inst" "" } } } } { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 528 848 1024 544 "clk" "" } } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1694463233861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694463233862 ""}  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694463233862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fast_dac.sdc " "Synopsys Design Constraints File file not found: 'fast_dac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1694463234047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1694463234047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1694463234048 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1694463234048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1694463234049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1694463234049 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1694463234049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694463234052 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694463234052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694463234052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694463234052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694463234053 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694463234053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694463234053 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694463234053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694463234070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694463234070 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694463234070 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|pll1 clk\[0\] clk~output " "PLL \"IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 304 240 520 480 "inst" "" } } } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 528 848 1024 544 "clk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1694463234111 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button " "Node \"button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694463234125 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dac_enable " "Node \"dac_enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dac_enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694463234125 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1694463234125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694463234125 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694463234149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694463235060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694463235123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694463235147 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694463237349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694463237349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694463237790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694463238815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694463238815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694463239221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694463239221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694463239225 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694463239377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694463239388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694463239618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694463239619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694463239958 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694463240392 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1694463240661 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mck 3.3-V LVTTL N14 " "Pin mck uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { mck } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mck" } } } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 368 -24 152 384 "mck" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694463240670 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1694463240670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/output_files/fast_dac.fit.smsg " "Generated suppressed messages file C:/Users/01122499/Documents/GitHub/fast_dac_triangle/output_files/fast_dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694463240734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6626 " "Peak virtual memory: 6626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694463241470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 22:14:01 2023 " "Processing ended: Mon Sep 11 22:14:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694463241470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694463241470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694463241470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694463241470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694463242408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694463242408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 22:14:02 2023 " "Processing started: Mon Sep 11 22:14:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694463242408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694463242408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fast_dac -c fast_dac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fast_dac -c fast_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694463242408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1694463242656 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694463243835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694463243973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694463244798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 22:14:04 2023 " "Processing ended: Mon Sep 11 22:14:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694463244798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694463244798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694463244798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694463244798 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694463245430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694463245844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694463245845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 22:14:05 2023 " "Processing started: Mon Sep 11 22:14:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694463245845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694463245845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fast_dac -c fast_dac " "Command: quartus_sta fast_dac -c fast_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694463245845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694463245910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1694463246075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1694463246076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246103 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fast_dac.sdc " "Synopsys Design Constraints File file not found: 'fast_dac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1694463246312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246313 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name mck mck " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name mck mck" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694463246313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694463246313 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694463246313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246313 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1694463246313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1694463246314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694463246314 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694463246315 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1694463246334 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1694463246338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1694463246339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.719 " "Worst-case setup slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -7.694 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.719              -7.694 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.425 " "Worst-case hold slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.425               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694463246347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694463246349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.578 " "Worst-case minimum pulse width slack is 1.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.578               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 mck  " "    9.844               0.000 mck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246351 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694463246354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1694463246370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1694463246722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694463246784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1694463246788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.230 " "Worst-case setup slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -0.918 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.230              -0.918 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.346               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694463246795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694463246798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.667 " "Worst-case minimum pulse width slack is 1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.667               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857               0.000 mck  " "    9.857               0.000 mck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246799 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694463246802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694463246925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.743 " "Worst-case setup slack is 2.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.743               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.743               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.214               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694463246935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694463246938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.219 " "Worst-case minimum pulse width slack is 2.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.219               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.219               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 mck  " "    9.532               0.000 mck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694463246940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694463246940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694463247627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694463247627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694463247677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 22:14:07 2023 " "Processing ended: Mon Sep 11 22:14:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694463247677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694463247677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694463247677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694463247677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1694463248603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694463248603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 22:14:08 2023 " "Processing started: Mon Sep 11 22:14:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694463248603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694463248603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fast_dac -c fast_dac " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fast_dac -c fast_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694463248603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1694463248944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fast_dac.vho C:/Users/01122499/Documents/GitHub/fast_dac_triangle/simulation/modelsim/ simulation " "Generated file fast_dac.vho in folder \"C:/Users/01122499/Documents/GitHub/fast_dac_triangle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694463248994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694463249031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 22:14:09 2023 " "Processing ended: Mon Sep 11 22:14:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694463249031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694463249031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694463249031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694463249031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus Prime Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694463249679 ""}
