

================================================================
== Vitis HLS Report for 'pu_kernel'
================================================================
* Date:           Mon Sep  1 19:26:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349  |pu_kernel_Pipeline_pu_save_stream_into_pu  |        6|        6|  24.000 ns|  24.000 ns|      6|      6|       no|
        |grp_pu_kernel_Pipeline_init_au_fu_359                 |pu_kernel_Pipeline_init_au                 |    61280|    61280|   0.245 ms|   0.245 ms|  61280|  61280|       no|
        |grp_dfm_fu_364                                        |dfm                                        |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_pu_comp_fu_376                                    |pu_comp                                    |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386        |pu_kernel_Pipeline_VITIS_LOOP_190_3        |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393        |pu_kernel_Pipeline_VITIS_LOOP_185_2        |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_1  |        ?|        ?|         ?|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|     1891|     1544|    -|
|Memory               |       64|     -|      132|      138|    0|
|Multiplexer          |        -|     -|        -|      689|    -|
|Register             |        -|     -|      283|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|    11|     2306|     2416|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+
    |grp_dfm_fu_364                                        |dfm                                        |        0|   3|  496|  550|    0|
    |grp_pu_comp_fu_376                                    |pu_comp                                    |        0|   4|  366|  258|    0|
    |grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393        |pu_kernel_Pipeline_VITIS_LOOP_185_2        |        0|   4|  939|  522|    0|
    |grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386        |pu_kernel_Pipeline_VITIS_LOOP_190_3        |        0|   0|   63|   94|    0|
    |grp_pu_kernel_Pipeline_init_au_fu_359                 |pu_kernel_Pipeline_init_au                 |        0|   0|   18|   63|    0|
    |grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349  |pu_kernel_Pipeline_pu_save_stream_into_pu  |        0|   0|    9|   57|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                           |        0|  11| 1891| 1544|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |    Memory    |               Module               | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |AU0_U         |pu_kernel_AU0_RAM_AUTO_1R1W         |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |Dbuf_U        |pu_kernel_Dbuf_RAM_2P_BRAM_1R1W     |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |p_ref_U       |pu_kernel_p_ref_RAM_AUTO_1R1W       |        0|   2|   3|    0|      4|    1|     1|            4|
    |p_v_value_U   |pu_kernel_p_v_value_RAM_AUTO_1R1W   |        0|  32|  33|    0|      4|   32|     1|          128|
    |p_v_y_U       |pu_kernel_p_v_value_RAM_AUTO_1R1W   |        0|  32|  33|    0|      4|   32|     1|          128|
    |resA_U        |pu_kernel_resA_RAM_AUTO_1R1W        |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |resB_U        |pu_kernel_resA_RAM_AUTO_1R1W        |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |tile_ref_U    |pu_kernel_tile_ref_RAM_AUTO_1R1W    |        0|   2|   3|    0|      4|    1|     1|            4|
    |tile_value_U  |pu_kernel_tile_value_RAM_AUTO_1R1W  |        0|  32|  33|    0|      4|   32|     1|          128|
    |tile_y_U      |pu_kernel_tile_value_RAM_AUTO_1R1W  |        0|  32|  33|    0|      4|   32|     1|          128|
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total         |                                    |       64| 132| 138|    0| 245136|  258|    10|      7844104|
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_559_p2               |         +|   0|  0|   9|           2|           1|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln175_fu_553_p2              |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln184_fu_598_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln179_fu_582_p2                |        or|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          41|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |AU0_address0            |  20|          4|   16|         64|
    |AU0_ce0                 |  20|          4|    1|          4|
    |AU0_ce1                 |   9|          2|    1|          2|
    |AU0_d0                  |  20|          4|   32|        128|
    |AU0_we0                 |  20|          4|    1|          4|
    |Dbuf_ce0                |   9|          2|    1|          2|
    |Dbuf_ce1                |   9|          2|    1|          2|
    |Dbuf_we1                |   9|          2|    1|          2|
    |ap_NS_fsm               |  65|         15|    1|         15|
    |ap_done                 |   9|          2|    1|          2|
    |grp_pu_comp_fu_376_a_y  |  14|          3|   16|         48|
    |i_5_fu_120              |   9|          2|    2|          4|
    |m_axi_gmem3_ARVALID     |   9|          2|    1|          2|
    |m_axi_gmem3_RREADY      |   9|          2|    1|          2|
    |p_ref_address0          |  20|          4|    2|          8|
    |p_ref_address1          |  14|          3|    2|          6|
    |p_ref_ce0               |  14|          3|    1|          3|
    |p_ref_d0                |  14|          3|    1|          3|
    |p_ref_d1                |  14|          3|    1|          3|
    |p_v_value_address0      |  20|          4|    2|          8|
    |p_v_value_address1      |  14|          3|    2|          6|
    |p_v_value_ce0           |  14|          3|    1|          3|
    |p_v_value_d0            |  14|          3|   32|         96|
    |p_v_value_d1            |  14|          3|   32|         96|
    |p_v_y_address0          |  20|          4|    2|          8|
    |p_v_y_address1          |  14|          3|    2|          6|
    |p_v_y_ce0               |  14|          3|    1|          3|
    |p_v_y_d0                |  14|          3|   32|         96|
    |p_v_y_d1                |  14|          3|   32|         96|
    |resA_address0           |  20|          4|   16|         64|
    |resA_ce0                |  20|          4|    1|          4|
    |resA_we0                |   9|          2|    1|          2|
    |resB_address0           |  14|          3|   16|         48|
    |resB_ce0                |  14|          3|    1|          3|
    |resB_we0                |   9|          2|    1|          2|
    |s_01_blk_n              |   9|          2|    1|          2|
    |tile_ref_address0       |  14|          3|    2|          6|
    |tile_ref_ce0            |  14|          3|    1|          3|
    |tile_ref_we0            |   9|          2|    1|          2|
    |tile_value_address0     |  20|          4|    2|          8|
    |tile_value_ce0          |  14|          3|    1|          3|
    |tile_value_we0          |   9|          2|    1|          2|
    |tile_y_address0         |  26|          5|    2|         10|
    |tile_y_ce0              |  20|          4|    1|          4|
    |tile_y_we0              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 689|        146|  270|        887|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln175_reg_660                                                  |   2|   0|    2|          0|
    |ap_CS_fsm                                                          |  14|   0|   14|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |empty_55_reg_685                                                   |  16|   0|   16|          0|
    |empty_56_reg_700                                                   |  16|   0|   16|          0|
    |grp_dfm_fu_364_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_pu_comp_fu_376_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_Pipeline_init_au_fu_359_ap_start_reg                 |   1|   0|    1|          0|
    |grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349_ap_start_reg  |   1|   0|    1|          0|
    |i_5_fu_120                                                         |   2|   0|    2|          0|
    |icmp_ln184_reg_705                                                 |   1|   0|    1|          0|
    |reg_401                                                            |  32|   0|   32|          0|
    |shl_ln178_reg_665                                                  |   1|   0|    2|          1|
    |tile_y_load_reg_680                                                |  32|   0|   32|          0|
    |tmp_11_reg_634                                                     |   1|   0|    1|          0|
    |tmp_12_reg_639                                                     |   1|   0|    1|          0|
    |trunc_ln151_12_reg_614                                             |  32|   0|   32|          0|
    |trunc_ln151_13_reg_619                                             |  32|   0|   32|          0|
    |trunc_ln151_14_reg_624                                             |  32|   0|   32|          0|
    |trunc_ln151_15_reg_629                                             |  32|   0|   32|          0|
    |trunc_ln_reg_649                                                   |  30|   0|   30|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 283|   0|  284|          1|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|s_01_dout             |   in|  388|     ap_fifo|          s_01|       pointer|
|s_01_num_data_valid   |   in|    5|     ap_fifo|          s_01|       pointer|
|s_01_fifo_cap         |   in|    5|     ap_fifo|          s_01|       pointer|
|s_01_empty_n          |   in|    1|     ap_fifo|          s_01|       pointer|
|s_01_read             |  out|    1|     ap_fifo|          s_01|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|B1                    |   in|   64|     ap_none|            B1|        scalar|
|K                     |   in|   32|     ap_none|             K|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 14 
13 --> 14 
14 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 15 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.24ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:143->src/spmm_device_fpga.cpp:251]   --->   Operation 16 'alloca' 'Dbuf' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%tile_value = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:251]   --->   Operation 17 'alloca' 'tile_value' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%tile_y = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:251]   --->   Operation 18 'alloca' 'tile_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (0.63ns)   --->   "%tile_ref = alloca i64 1" [src/spmm_device_fpga.cpp:149->src/spmm_device_fpga.cpp:251]   --->   Operation 19 'alloca' 'tile_ref' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%p_v_value = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 20 'alloca' 'p_v_value' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%p_v_y = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 21 'alloca' 'p_v_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%p_ref = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 22 'alloca' 'p_ref' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (1.24ns)   --->   "%resA = alloca i64 1" [src/spmm_device_fpga.cpp:162->src/spmm_device_fpga.cpp:251]   --->   Operation 23 'alloca' 'resA' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 24 [1/1] (1.24ns)   --->   "%resB = alloca i64 1" [src/spmm_device_fpga.cpp:162->src/spmm_device_fpga.cpp:251]   --->   Operation 24 'alloca' 'resB' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 25 [1/1] (1.24ns)   --->   "%AU0 = alloca i64 1" [src/spmm_device_fpga.cpp:163->src/spmm_device_fpga.cpp:251]   --->   Operation 25 'alloca' 'AU0' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%s_01_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_01" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 26 'read' 's_01_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i388 %s_01_read" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 27 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 28 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln151_11 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 29 'partselect' 'trunc_ln151_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln151_12 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 30 'partselect' 'trunc_ln151_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln151_13 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 31 'partselect' 'trunc_ln151_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln151_14 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 32 'partselect' 'trunc_ln151_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln151_15 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 33 'partselect' 'trunc_ln151_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_01_read, i32 384" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_01_read, i32 385" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 35 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_01_read, i32 386" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 36 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_01_read, i32 387" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 37 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %trunc_ln151" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 38 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 39 'getelementptr' 'p_v_value_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151, i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 40 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 41 'getelementptr' 'p_v_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_s, i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 42 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_19_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_01_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 43 'partselect' 'tmp_19_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln151_10 = bitcast i32 %tmp_19_i" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 44 'bitcast' 'bitcast_ln151_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_v_value_addr_10 = getelementptr i32 %p_v_value, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 45 'getelementptr' 'p_v_value_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_10, i2 %p_v_value_addr_10" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 46 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_v_y_addr_10 = getelementptr i32 %p_v_y, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 47 'getelementptr' 'p_v_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_11, i2 %p_v_y_addr_10" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 48 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 49 'getelementptr' 'p_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp, i2 %p_ref_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 50 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ref_addr_10 = getelementptr i1 %p_ref, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 51 'getelementptr' 'p_ref_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_10, i2 %p_ref_addr_10" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 52 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln175 = store i2 0, i2 %i_5" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 53 'store' 'store_ln175' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln151_11 = bitcast i32 %trunc_ln151_12" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 54 'bitcast' 'bitcast_ln151_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_v_value_addr_11 = getelementptr i32 %p_v_value, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 55 'getelementptr' 'p_v_value_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_11, i2 %p_v_value_addr_11" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 56 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_v_y_addr_11 = getelementptr i32 %p_v_y, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 57 'getelementptr' 'p_v_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_13, i2 %p_v_y_addr_11" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 58 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln151_12 = bitcast i32 %trunc_ln151_14" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 59 'bitcast' 'bitcast_ln151_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_v_value_addr_12 = getelementptr i32 %p_v_value, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 60 'getelementptr' 'p_v_value_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_12, i2 %p_v_value_addr_12" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 61 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_v_y_addr_12 = getelementptr i32 %p_v_y, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 62 'getelementptr' 'p_v_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_15, i2 %p_v_y_addr_12" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 63 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_ref_addr_11 = getelementptr i1 %p_ref, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 64 'getelementptr' 'p_ref_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_11, i2 %p_ref_addr_11" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 65 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_ref_addr_12 = getelementptr i1 %p_ref, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 66 'getelementptr' 'p_ref_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_12, i2 %p_ref_addr_12" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:251]   --->   Operation 67 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_init_au, i32 %AU0"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_init_au, i32 %AU0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 72 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%B1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B1"   --->   Operation 73 'read' 'B1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31" [src/spmm_device_fpga.cpp:248]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem3, i64 %B1_read, i30 %trunc_ln" [src/spmm_device_fpga.cpp:160->src/spmm_device_fpga.cpp:251]   --->   Operation 75 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_01, void @empty_22, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_0, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:145->src/spmm_device_fpga.cpp:251]   --->   Operation 78 'specmemcore' 'specmemcore_ln145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem3, i64 %B1_read, i30 %trunc_ln" [src/spmm_device_fpga.cpp:160->src/spmm_device_fpga.cpp:251]   --->   Operation 79 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln175 = br void %AU_step.i" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 80 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i = load i2 %i_5" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 81 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.34ns)   --->   "%icmp_ln175 = icmp_eq  i2 %i, i2 2" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 82 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.43ns)   --->   "%add_ln175 = add i2 %i, i2 1" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 84 'add' 'add_ln175' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %AU_step.split.i, void %pu_kernel.exit" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 85 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln178 = shl i2 %i, i2 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 86 'shl' 'shl_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i2 %shl_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 87 'zext' 'zext_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %zext_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 88 'getelementptr' 'tile_value_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 89 'getelementptr' 'tile_y_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 90 'load' 'tile_value_load' <Predicate = (!icmp_ln175)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 91 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 91 'load' 'tile_y_load' <Predicate = (!icmp_ln175)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [src/spmm_device_fpga.cpp:251]   --->   Operation 92 'ret' 'ret_ln251' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 93 [1/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 93 'load' 'tile_value_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 94 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 94 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_55 = trunc i32 %tile_y_load" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 95 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (2.03ns)   --->   "%call_ln178 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_55, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 96 'call' 'call_ln178' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln178 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_55, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:251]   --->   Operation 97 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln179 = or i2 %shl_ln178, i2 1" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 98 'or' 'or_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i2 %or_ln179" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 99 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tile_value_addr_4 = getelementptr i32 %tile_value, i64 0, i64 %zext_ln179" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 100 'getelementptr' 'tile_value_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tile_y_addr_4 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln179" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 101 'getelementptr' 'tile_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (0.69ns)   --->   "%tile_value_load_4 = load i2 %tile_value_addr_4" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 102 'load' 'tile_value_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 103 [2/2] (0.69ns)   --->   "%tile_y_load_4 = load i2 %tile_y_addr_4" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 103 'load' 'tile_y_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 2.73>
ST_10 : Operation 104 [1/2] (0.69ns)   --->   "%tile_value_load_4 = load i2 %tile_value_addr_4" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 104 'load' 'tile_value_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 105 [1/2] (0.69ns)   --->   "%tile_y_load_4 = load i2 %tile_y_addr_4" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 105 'load' 'tile_y_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %tile_y_load_4" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 106 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (2.03ns)   --->   "%call_ln179 = call void @pu_comp, i32 %resB, i32 %tile_value_load_4, i16 %empty_56, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 107 'call' 'call_ln179' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 108 [1/1] (0.85ns)   --->   "%icmp_ln184 = icmp_eq  i32 %tile_y_load, i32 %tile_y_load_4" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 108 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 109 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln179 = call void @pu_comp, i32 %resB, i32 %tile_value_load_4, i16 %empty_56, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:251]   --->   Operation 110 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.inc72.i.preheader, void %for.inc56.i.preheader" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 111 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [2/2] (1.22ns)   --->   "%call_ln248 = call void @pu_kernel_Pipeline_VITIS_LOOP_190_3, i30 %trunc_ln, i32 %resA, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 112 'call' 'call_ln248' <Predicate = (!icmp_ln184)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln248 = call void @pu_kernel_Pipeline_VITIS_LOOP_190_3, i30 %trunc_ln, i32 %resA, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 113 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc75.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.22>
ST_13 : Operation 115 [2/2] (1.22ns)   --->   "%call_ln248 = call void @pu_kernel_Pipeline_VITIS_LOOP_185_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 115 'call' 'call_ln248' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.38>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln248 = call void @pu_kernel_Pipeline_VITIS_LOOP_185_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 116 'call' 'call_ln248' <Predicate = (icmp_ln184)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc75.i"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln175 = store i2 %add_ln175, i2 %i_5" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 118 'store' 'store_ln175' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln175 = br void %AU_step.i" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:251]   --->   Operation 119 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                (alloca           ) [ 011111111111111]
Dbuf               (alloca           ) [ 001111111111111]
tile_value         (alloca           ) [ 001111111111111]
tile_y             (alloca           ) [ 001111111111111]
tile_ref           (alloca           ) [ 001111100000000]
p_v_value          (alloca           ) [ 001110000000000]
p_v_y              (alloca           ) [ 001110000000000]
p_ref              (alloca           ) [ 001110000000000]
resA               (alloca           ) [ 001111111111111]
resB               (alloca           ) [ 001111111111111]
AU0                (alloca           ) [ 001111111111111]
s_01_read          (read             ) [ 000000000000000]
trunc_ln151        (trunc            ) [ 000000000000000]
trunc_ln151_s      (partselect       ) [ 000000000000000]
trunc_ln151_11     (partselect       ) [ 000000000000000]
trunc_ln151_12     (partselect       ) [ 001000000000000]
trunc_ln151_13     (partselect       ) [ 001000000000000]
trunc_ln151_14     (partselect       ) [ 001000000000000]
trunc_ln151_15     (partselect       ) [ 001000000000000]
tmp                (bitselect        ) [ 000000000000000]
tmp_10             (bitselect        ) [ 000000000000000]
tmp_11             (bitselect        ) [ 001000000000000]
tmp_12             (bitselect        ) [ 001000000000000]
bitcast_ln151      (bitcast          ) [ 000000000000000]
p_v_value_addr     (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_v_y_addr         (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
tmp_19_i           (partselect       ) [ 000000000000000]
bitcast_ln151_10   (bitcast          ) [ 000000000000000]
p_v_value_addr_10  (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_v_y_addr_10      (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_ref_addr         (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_ref_addr_10      (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
store_ln175        (store            ) [ 000000000000000]
bitcast_ln151_11   (bitcast          ) [ 000000000000000]
p_v_value_addr_11  (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_v_y_addr_11      (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
bitcast_ln151_12   (bitcast          ) [ 000000000000000]
p_v_value_addr_12  (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_v_y_addr_12      (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_ref_addr_11      (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
p_ref_addr_12      (getelementptr    ) [ 000000000000000]
store_ln151        (store            ) [ 000000000000000]
call_ln0           (call             ) [ 000000000000000]
call_ln0           (call             ) [ 000000000000000]
K_read             (read             ) [ 000000000000000]
B1_read            (read             ) [ 000000100000000]
trunc_ln           (partselect       ) [ 000000111111111]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specmemcore_ln145  (specmemcore      ) [ 000000000000000]
call_ln160         (call             ) [ 000000000000000]
br_ln175           (br               ) [ 000000000000000]
i                  (load             ) [ 000000000000000]
icmp_ln175         (icmp             ) [ 000000011111111]
empty              (speclooptripcount) [ 000000000000000]
add_ln175          (add              ) [ 000000001111111]
br_ln175           (br               ) [ 000000000000000]
shl_ln178          (shl              ) [ 000000001100000]
zext_ln178         (zext             ) [ 000000000000000]
tile_value_addr    (getelementptr    ) [ 000000001000000]
tile_y_addr        (getelementptr    ) [ 000000001000000]
ret_ln251          (ret              ) [ 000000000000000]
tile_value_load    (load             ) [ 000000000100000]
tile_y_load        (load             ) [ 000000000110000]
empty_55           (trunc            ) [ 000000000100000]
call_ln178         (call             ) [ 000000000000000]
or_ln179           (or               ) [ 000000000000000]
zext_ln179         (zext             ) [ 000000000000000]
tile_value_addr_4  (getelementptr    ) [ 000000000010000]
tile_y_addr_4      (getelementptr    ) [ 000000000010000]
tile_value_load_4  (load             ) [ 000000000001000]
tile_y_load_4      (load             ) [ 000000000000000]
empty_56           (trunc            ) [ 000000000001000]
icmp_ln184         (icmp             ) [ 000000000001111]
specloopname_ln175 (specloopname     ) [ 000000000000000]
call_ln179         (call             ) [ 000000000000000]
br_ln184           (br               ) [ 000000000000000]
call_ln248         (call             ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
call_ln248         (call             ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
store_ln175        (store            ) [ 000000000000000]
br_ln175           (br               ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_01">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_01"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i388P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i388.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i388.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel_Pipeline_pu_save_stream_into_pu"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel_Pipeline_init_au"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_comp"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel_Pipeline_VITIS_LOOP_190_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel_Pipeline_VITIS_LOOP_185_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="i_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Dbuf_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dbuf/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tile_value_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tile_y_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tile_ref_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_v_value_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_value/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_v_y_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_y/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_ref_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_ref/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="resA_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resA/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="resB_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resB/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="AU0_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AU0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="s_01_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="388" slack="0"/>
<pin id="166" dir="0" index="1" bw="388" slack="0"/>
<pin id="167" dir="1" index="2" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_01_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="K_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B1_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B1_read/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_v_value_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="0" index="4" bw="2" slack="0"/>
<pin id="196" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_v_y_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="2" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_v_value_addr_10_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_10/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_v_y_addr_10_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_10/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_ref_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="249" dir="0" index="4" bw="2" slack="0"/>
<pin id="250" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="252" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_ref_addr_10_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_10/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_v_value_addr_11_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_11/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_v_y_addr_11_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_11/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_v_value_addr_12_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_12/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_v_y_addr_12_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_12/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_ref_addr_11_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_11/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_ref_addr_12_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_12/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tile_value_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="2" slack="0"/>
<pin id="315" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_value_addr/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tile_y_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="2" slack="0"/>
<pin id="321" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_load/7 tile_value_load_4/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_load/7 tile_y_load_4/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tile_value_addr_4_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="2" slack="0"/>
<pin id="339" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_value_addr_4/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tile_y_addr_4_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="2" slack="0"/>
<pin id="345" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr_4/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="356" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="357" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_pu_kernel_Pipeline_init_au_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_dfm_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="368" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="4" bw="32" slack="0"/>
<pin id="370" dir="0" index="5" bw="64" slack="0"/>
<pin id="371" dir="0" index="6" bw="30" slack="0"/>
<pin id="372" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_pu_comp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="0" index="3" bw="16" slack="0"/>
<pin id="381" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="5" bw="30" slack="3"/>
<pin id="383" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/8 call_ln179/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="30" slack="6"/>
<pin id="389" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/11 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="30" slack="7"/>
<pin id="396" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="399" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/13 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_load tile_value_load_4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln151_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="388" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln151_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="388" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_s/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln151_11_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="388" slack="0"/>
<pin id="424" dir="0" index="2" bw="9" slack="0"/>
<pin id="425" dir="0" index="3" bw="9" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_11/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln151_12_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="388" slack="0"/>
<pin id="435" dir="0" index="2" bw="9" slack="0"/>
<pin id="436" dir="0" index="3" bw="9" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_12/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln151_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="388" slack="0"/>
<pin id="445" dir="0" index="2" bw="10" slack="0"/>
<pin id="446" dir="0" index="3" bw="10" slack="0"/>
<pin id="447" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_13/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln151_14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="388" slack="0"/>
<pin id="455" dir="0" index="2" bw="10" slack="0"/>
<pin id="456" dir="0" index="3" bw="10" slack="0"/>
<pin id="457" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_14/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln151_15_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="388" slack="0"/>
<pin id="465" dir="0" index="2" bw="10" slack="0"/>
<pin id="466" dir="0" index="3" bw="10" slack="0"/>
<pin id="467" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_15/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="388" slack="0"/>
<pin id="475" dir="0" index="2" bw="10" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_10_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="388" slack="0"/>
<pin id="484" dir="0" index="2" bw="10" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_11_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="388" slack="0"/>
<pin id="493" dir="0" index="2" bw="10" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_12_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="388" slack="0"/>
<pin id="501" dir="0" index="2" bw="10" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="bitcast_ln151_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_19_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="388" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="0" index="3" bw="8" slack="0"/>
<pin id="516" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_i/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln151_10_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151_10/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln175_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="bitcast_ln151_11_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151_11/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="bitcast_ln151_12_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151_12/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="30" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="3" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="i_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="6"/>
<pin id="552" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln175_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln175_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="shl_ln178_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln178/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln178_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="empty_55_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_55/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln179_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="2"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln179_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="empty_56_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_56/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln184_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln175_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="6"/>
<pin id="605" dir="0" index="1" bw="2" slack="12"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/14 "/>
</bind>
</comp>

<comp id="607" class="1005" name="i_5_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="614" class="1005" name="trunc_ln151_12_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_12 "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln151_13_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_13 "/>
</bind>
</comp>

<comp id="624" class="1005" name="trunc_ln151_14_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_14 "/>
</bind>
</comp>

<comp id="629" class="1005" name="trunc_ln151_15_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_15 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_11_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_12_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="644" class="1005" name="B1_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B1_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="trunc_ln_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="30" slack="1"/>
<pin id="651" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln175_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="6"/>
<pin id="662" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="add_ln175 "/>
</bind>
</comp>

<comp id="665" class="1005" name="shl_ln178_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="2"/>
<pin id="667" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln178 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tile_value_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="1"/>
<pin id="672" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="tile_y_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="1"/>
<pin id="677" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="tile_y_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2"/>
<pin id="682" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tile_y_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="empty_55_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_55 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tile_value_addr_4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="1"/>
<pin id="692" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_addr_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tile_y_addr_4_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="1"/>
<pin id="697" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr_4 "/>
</bind>
</comp>

<comp id="700" class="1005" name="empty_56_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_56 "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln184_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln184 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="140" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="199"><net_src comp="182" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="205"><net_src comp="144" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="223"><net_src comp="140" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="232"><net_src comp="144" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="241"><net_src comp="148" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="253"><net_src comp="236" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="259"><net_src comp="148" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="311" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="317" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="2" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="375"><net_src comp="176" pin="2"/><net_sink comp="364" pin=5"/></net>

<net id="384"><net_src comp="110" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="323" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="392"><net_src comp="116" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="400"><net_src comp="118" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="323" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="409"><net_src comp="164" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="14" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="164" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="420"><net_src comp="410" pin="4"/><net_sink comp="208" pin=4"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="164" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="20" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="22" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="431"><net_src comp="421" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="438"><net_src comp="14" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="164" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="24" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="26" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="164" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="28" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="14" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="164" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="468"><net_src comp="14" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="164" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="164" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="244" pin=4"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="164" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="495"><net_src comp="40" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="164" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="164" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="406" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="164" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="511" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="170" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="74" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="549"><net_src comp="539" pin="4"/><net_sink comp="364" pin=6"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="104" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="550" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="108" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="550" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="108" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="580"><net_src comp="329" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="586"><net_src comp="108" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="596"><net_src comp="329" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="602"><net_src comp="329" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="120" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="617"><net_src comp="432" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="622"><net_src comp="442" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="627"><net_src comp="452" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="632"><net_src comp="462" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="637"><net_src comp="490" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="642"><net_src comp="498" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="647"><net_src comp="176" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="364" pin=5"/></net>

<net id="652"><net_src comp="539" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="364" pin=6"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="663"><net_src comp="559" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="668"><net_src comp="565" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="673"><net_src comp="311" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="678"><net_src comp="317" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="683"><net_src comp="329" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="688"><net_src comp="577" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="693"><net_src comp="335" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="698"><net_src comp="341" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="703"><net_src comp="593" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="708"><net_src comp="598" pin="2"/><net_sink comp="705" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
 - Input state : 
	Port: pu_kernel : s_01 | {1 }
	Port: pu_kernel : gmem3 | {5 6 }
	Port: pu_kernel : B1 | {5 }
	Port: pu_kernel : K | {5 }
  - Chain level:
	State 1
		bitcast_ln151 : 1
		p_v_value_addr : 1
		store_ln151 : 2
		p_v_y_addr : 1
		store_ln151 : 1
		bitcast_ln151_10 : 1
		p_v_value_addr_10 : 1
		store_ln151 : 2
		p_v_y_addr_10 : 1
		store_ln151 : 1
		p_ref_addr : 1
		store_ln151 : 1
		p_ref_addr_10 : 1
		store_ln151 : 1
		store_ln175 : 1
	State 2
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
	State 3
	State 4
	State 5
		call_ln160 : 1
	State 6
	State 7
		icmp_ln175 : 1
		add_ln175 : 1
		br_ln175 : 2
		shl_ln178 : 1
		zext_ln178 : 1
		tile_value_addr : 2
		tile_y_addr : 2
		tile_value_load : 3
		tile_y_load : 3
	State 8
		empty_55 : 1
		call_ln178 : 2
	State 9
		tile_value_addr_4 : 1
		tile_y_addr_4 : 1
		tile_value_load_4 : 2
		tile_y_load_4 : 2
	State 10
		empty_56 : 1
		call_ln179 : 2
		icmp_ln184 : 1
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          | grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_349 |    0    |  1.161  |    73   |    45   |
|          |         grp_pu_kernel_Pipeline_init_au_fu_359        |    0    |    0    |    16   |    36   |
|   call   |                    grp_dfm_fu_364                    |    3    |  1.161  |   715   |   283   |
|          |                  grp_pu_comp_fu_376                  |    4    |  1.935  |   426   |   202   |
|          |    grp_pu_kernel_Pipeline_VITIS_LOOP_190_3_fu_386    |    0    |  0.387  |   110   |    65   |
|          |    grp_pu_kernel_Pipeline_VITIS_LOOP_185_2_fu_393    |    4    |  0.774  |   875   |   470   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln175_fu_553                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln184_fu_598                  |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    add   |                   add_ln175_fu_559                   |    0    |    0    |    0    |    9    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                 s_01_read_read_fu_164                |    0    |    0    |    0    |    0    |
|   read   |                  K_read_read_fu_170                  |    0    |    0    |    0    |    0    |
|          |                  B1_read_read_fu_176                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln151_fu_406                  |    0    |    0    |    0    |    0    |
|   trunc  |                    empty_55_fu_577                   |    0    |    0    |    0    |    0    |
|          |                    empty_56_fu_593                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln151_s_fu_410                 |    0    |    0    |    0    |    0    |
|          |                 trunc_ln151_11_fu_421                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln151_12_fu_432                |    0    |    0    |    0    |    0    |
|partselect|                 trunc_ln151_13_fu_442                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln151_14_fu_452                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln151_15_fu_462                |    0    |    0    |    0    |    0    |
|          |                    tmp_19_i_fu_511                   |    0    |    0    |    0    |    0    |
|          |                    trunc_ln_fu_539                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                      tmp_fu_472                      |    0    |    0    |    0    |    0    |
| bitselect|                     tmp_10_fu_481                    |    0    |    0    |    0    |    0    |
|          |                     tmp_11_fu_490                    |    0    |    0    |    0    |    0    |
|          |                     tmp_12_fu_498                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                   shl_ln178_fu_565                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln178_fu_571                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln179_fu_587                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    or    |                    or_ln179_fu_582                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    11   |  5.418  |   2215  |   1138  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|    AU0   |   16   |    0   |    0   |    0   |
|   Dbuf   |   16   |    0   |    0   |    -   |
|   p_ref  |    0   |    2   |    3   |    0   |
| p_v_value|    0   |   32   |   33   |    0   |
|   p_v_y  |    0   |   32   |   33   |    0   |
|   resA   |   16   |    0   |    0   |    0   |
|   resB   |   16   |    0   |    0   |    0   |
| tile_ref |    0   |    2   |    3   |    0   |
|tile_value|    0   |   32   |   33   |    0   |
|  tile_y  |    0   |   32   |   33   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   64   |   132  |   138  |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     B1_read_reg_644     |   64   |
|    add_ln175_reg_660    |    2   |
|     empty_55_reg_685    |   16   |
|     empty_56_reg_700    |   16   |
|       i_5_reg_607       |    2   |
|    icmp_ln184_reg_705   |    1   |
|         reg_401         |   32   |
|    shl_ln178_reg_665    |    2   |
|tile_value_addr_4_reg_690|    2   |
| tile_value_addr_reg_670 |    2   |
|  tile_y_addr_4_reg_695  |    2   |
|   tile_y_addr_reg_675   |    2   |
|   tile_y_load_reg_680   |   32   |
|      tmp_11_reg_634     |    1   |
|      tmp_12_reg_639     |    1   |
|  trunc_ln151_12_reg_614 |   32   |
|  trunc_ln151_13_reg_619 |   32   |
|  trunc_ln151_14_reg_624 |   32   |
|  trunc_ln151_15_reg_629 |   32   |
|     trunc_ln_reg_649    |   30   |
+-------------------------+--------+
|          Total          |   335  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_190 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_190 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_190 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_190 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_208 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_208 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_208 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_208 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_244 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_244 |  p1  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_244 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_244 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_323 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_329 |  p0  |   4  |   2  |    8   ||    20   |
|   grp_dfm_fu_364   |  p5  |   2  |  64  |   128  ||    9    |
|   grp_dfm_fu_364   |  p6  |   2  |  30  |   60   ||    9    |
| grp_pu_comp_fu_376 |  p2  |   2  |  32  |   64   ||    9    |
| grp_pu_comp_fu_376 |  p3  |   4  |  16  |   64   ||    20   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   486  || 7.16314 ||   195   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    5   |  2215  |  1138  |    -   |
|   Memory  |   64   |    -   |    -   |   132  |   138  |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   195  |    -   |
|  Register |    -   |    -   |    -   |   335  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |   11   |   12   |  2682  |  1471  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
