==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.37 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 463.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.141 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.676 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 494.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:19) and 'select' operation ('select_ln16', dft.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:19) and 'select' operation ('select_ln16', dft.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:19) and 'select' operation ('select_ln16', dft.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:19) and 'select' operation ('select_ln16', dft.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:19) and 'select' operation ('select_ln16', dft.cpp:16).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 495.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 495.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_23_3' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:28) and 'select' operation ('select_ln25', dft.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_23_3' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:28) and 'select' operation ('select_ln25', dft.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_23_3' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:28) and 'select' operation ('select_ln25', dft.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_23_3' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:28) and 'select' operation ('select_ln25', dft.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_23_3' (loop 'VITIS_LOOP_23_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:28) and 'select' operation ('select_ln25', dft.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 496.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 496.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 2 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 2 (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.24 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.43 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.328 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 485.273 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 494.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 18, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 496.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 18, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 496.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 499.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 500.617 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_24_3_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 505.762 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 511.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.16 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.17 seconds; current allocated memory: -984.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.39 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.160 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:8) in function 'dft' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:8) in function 'dft' partially with a factor of 3.
WARNING: [XFORM 203-561] Updating loop upper bound from 86 to 85 for loop 'VITIS_LOOP_14_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 86 to 85 for loop 'VITIS_LOOP_14_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop upper bound from 86 to 85 for loop 'VITIS_LOOP_24_3' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 86 to 85 for loop 'VITIS_LOOP_24_3' in function 'dft'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.988 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 494.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_2', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_2', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_2', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_2', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation ('add_2', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation ('add_2', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 23, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 496.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 496.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1_2', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1_2', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1_2', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1_2', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation ('add1_2', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation ('add1_2', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 23, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 499.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 501.641 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_24_3_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 506.824 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 512.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.37 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.28 seconds; current allocated memory: -983.660 MB.
INFO: [HLS 200-112] Total CPU user time: 6.25 seconds. Total CPU system time: 1.15 seconds. Total elapsed time: 5.66 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 4 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 4 (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.44 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.391 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 485.648 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 495.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_3', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_3', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_3', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_3', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add_3', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'fadd' operation ('add_3', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 28, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 496.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 496.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_3', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_3', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_3', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_3', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add29_3', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'fadd' operation ('add29_3', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 28, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.72 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.37 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.168 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:8) in function 'dft' partially with a factor of 6.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:8) in function 'dft' partially with a factor of 6.
WARNING: [XFORM 203-561] Updating loop upper bound from 43 to 42 for loop 'VITIS_LOOP_14_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 43 to 42 for loop 'VITIS_LOOP_14_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop upper bound from 43 to 42 for loop 'VITIS_LOOP_24_3' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 43 to 42 for loop 'VITIS_LOOP_24_3' in function 'dft'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 485.254 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 495.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'fadd' operation ('add_5', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 38, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'fadd' operation ('add1_5', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 38, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 498.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 498.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 498.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 498.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 499.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 502.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 504.613 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.24 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.39 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.160 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:8) in function 'dft' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:8) in function 'dft' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 26 to 25 for loop 'VITIS_LOOP_14_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 26 to 25 for loop 'VITIS_LOOP_14_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop upper bound from 26 to 25 for loop 'VITIS_LOOP_24_3' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 26 to 25 for loop 'VITIS_LOOP_24_3' in function 'dft'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 485.758 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 495.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'fadd' operation ('add_9', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 58, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 498.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 498.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'fadd' operation ('add1_9', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 58, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 499.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 499.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 500.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 500.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 501.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 505.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.75 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.43 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.746 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 487.383 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.250 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 500.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 500.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 502.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 502.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 502.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 502.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 505.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 511.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 515.766 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_24_3_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 520.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 64 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 64 (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.64 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 465.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 465.707 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 494.574 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 506.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'fadd' operation ('add_62', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_14_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 514.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 514.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'fadd' operation ('add29_62', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_24_3': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 521.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 521.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 521.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 521.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 530.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 551.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.75 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_15_2' (dft.cpp:15:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_3' (dft.cpp:30:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.44 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.922 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 487.551 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 86, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 87, distance = 1, offset = 1) between 'store' operation ('sum_r_addr_write_ln24', dft.cpp:24) of variable 'bitcast_ln24', dft.cpp:24 on array 'sum_r' and 'load' operation ('sum_r_load', dft.cpp:22) on array 'sum_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 88, Depth = 93, loop 'VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 500.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 500.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln30', dft.cpp:30) of variable 'tmp_i', dft.cpp:37 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:33) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 80, Depth = 88, loop 'VITIS_LOOP_30_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 502.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 502.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 503.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 503.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 506.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_30_3' pipeline 'VITIS_LOOP_30_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_30_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 513.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 2 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 2 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 2 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.23 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.38 seconds; current allocated memory: 462.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.422 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 485.359 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 494.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'fadd' operation ('add_1', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 18, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 496.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'fadd' operation ('add29_1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 18, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 496.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 496.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 499.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 500.727 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_24_3_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 505.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 511.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.77 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.44 seconds; current allocated memory: 462.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.812 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 487.176 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 500.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 500.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 502.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 502.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 502.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 502.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 505.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 510.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.78 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.24 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.39 seconds; current allocated memory: 462.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.402 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_3' (dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 485.832 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 495.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 499.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 499.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 499.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 499.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 499.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 502.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 505.105 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_24_3_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 510.559 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 517.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution3/directives.tcl:8:9)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.27 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.37 seconds; current allocated memory: 462.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.477 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_3' (dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 485.914 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 495.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 498.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add1', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 12, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 499.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 499.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 499.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 499.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 499.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 502.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 505.207 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_14_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.78 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution3/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_14_2' (dft.cpp:14:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_24_3' (dft.cpp:24:20) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.32 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.46 seconds; current allocated memory: 462.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 487.215 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_14_2'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:20) and 'select' operation ('select_ln17', dft.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 500.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 500.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_24_3' (loop 'VITIS_LOOP_24_3'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:30) and 'select' operation ('select_ln27', dft.cpp:27).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 502.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 502.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 502.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 502.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 505.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 511.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING