
*** Running vivado
    with args -log FloodIt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FloodIt.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Dec  4 16:59:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source FloodIt.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 492.156 ; gain = 211.633
Command: read_checkpoint -auto_incremental -incremental C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FloodIt -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.707 ; gain = 493.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FloodIt' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_deb' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/btn_deb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_deb' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/btn_deb.v:1]
INFO: [Synth 8-6157] synthesizing module 'select' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:154]
INFO: [Synth 8-6155] done synthesizing module 'select' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:1]
INFO: [Synth 8-6157] synthesizing module 'generate_board' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/rand.v:1]
INFO: [Synth 8-6155] done synthesizing module 'generate_board' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/rand.v:1]
INFO: [Synth 8-6157] synthesizing module 'digit_display' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/digit_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'digit_display' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/digit_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:115]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:1]
INFO: [Synth 8-6157] synthesizing module 'displayVGA' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:70]
INFO: [Synth 8-6155] done synthesizing module 'displayVGA' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:1]
INFO: [Synth 8-6157] synthesizing module 'leds_set' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/leds_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'leds_set' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/leds_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FloodIt' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:1]
WARNING: [Synth 8-6014] Unused sequential element ACK_CENTER_reg was removed.  [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:256]
WARNING: [Synth 8-6014] Unused sequential element current_node_reg was removed.  [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:133]
WARNING: [Synth 8-7129] Port UPDATE_CLOCK in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[3] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[2] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[1] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[0] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module select is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1923.246 ; gain = 1239.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1923.246 ; gain = 1239.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1923.246 ; gain = 1239.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1923.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]
Finished Parsing XDC File [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FloodIt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FloodIt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2031.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2031.047 ; gain = 1347.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2031.047 ; gain = 1347.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2031.047 ; gain = 1347.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2049.641 ; gain = 1365.977
---------------------------------------------------------------------------------
game_logic__GB4game_logic__GB3game_logic__GB2game_logic__GB1---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2049.641 ; gain = 1365.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |select          |           1|       590|    0.3589|
|2     |generate_board  |           1|     16962|   10.3170|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 164408
   Resynthesis Design Size (number of cells) : 101911
   Resynth % : 61.9866,  Reuse % : 38.0134

3. Reference Checkpoint Information

+---------------------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp |
+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2025.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FloodIt__GC0            |           1|     26950|
|2     |game_logic__GB5         |           1|     24320|
|3     |game_logic__GB0         |           1|     50641|
|4     |game_logic__GB1_#REUSE# |           1|         0|
|5     |game_logic__GB2_#REUSE# |           1|         0|
|6     |game_logic__GB3_#REUSE# |           1|         0|
|7     |game_logic__GB4_#REUSE# |           1|         0|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1354  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 682   
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 936   
	   2 Input    1 Bit        Muxes := 729   
	   6 Input    1 Bit        Muxes := 684   
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "LEDS/led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[1]' (FDE) to 'random_gen/R_reg[2]'
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[8]' (FDE) to 'random_gen/R_reg[13]'
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[9]' (FDE) to 'random_gen/R_reg[15]'
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[10]' (FDE) to 'random_gen/R_reg[13]'
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[11]' (FDE) to 'random_gen/R_reg[15]'
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[12]' (FDE) to 'random_gen/R_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (random_gen/\R_reg[13] )
INFO: [Synth 8-3886] merging instance 'random_gen/R_reg[14]' (FDE) to 'random_gen/R_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (random_gen/\R_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\selector/SIZE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (random_gen/\local_SIZE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\selector/final_SIZE_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:46 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:01:23 ; elapsed = 00:01:48 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:06 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:02:21 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:34 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:34 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:36 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:36 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:43 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:44 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   278|
|3     |LUT1   |    51|
|4     |LUT2   |   638|
|5     |LUT3   |   479|
|6     |LUT4   |  2734|
|7     |LUT5   |  3444|
|8     |LUT6   |  5874|
|9     |MUXF7  |   914|
|10    |MUXF8  |   411|
|11    |FDRE   |  7085|
|12    |FDSE   |     3|
|13    |IBUF   |    14|
|14    |OBUF   |    41|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:44 . Memory (MB): peak = 2061.992 ; gain = 1378.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:02:35 . Memory (MB): peak = 2061.992 ; gain = 1270.527
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:44 . Memory (MB): peak = 2061.992 ; gain = 1378.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 2061.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2067.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ab0d7798
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:54 . Memory (MB): peak = 2067.684 ; gain = 1570.066
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2067.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.runs/synth_1/FloodIt.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file FloodIt_utilization_synth.rpt -pb FloodIt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 17:02:28 2025...
