// Motorola 6845 video controller
// Just provide 50 Hz VSync signal to System VIA

use std::rc::Rc;

use crate::devices::{Clocked, Device, Signal};
use crate::memory::{Address, MemoryBus};

//  &00â€“&07 6845 CRTC Video controller 18
#[derive(Debug)]
pub struct CRTC {
  pub vsync: Rc<Signal>,
}

impl CRTC {
  pub fn new() -> Self {
    CRTC { vsync: Rc::new(Signal::new()) }
  }
}

impl Device for CRTC {
  fn name(&self) -> &'static str { "6845 CRTC video controller" }
}

impl MemoryBus for CRTC {
  fn read(&self, _address: Address) -> u8 {
    0x00 // TODO
  }
  fn write(&mut self, _address: Address, _value: u8) {
    // TODO
  }
}

impl Clocked for CRTC {
  fn step(&mut self, us: u64) {
    if us % 20_000 == 0 {
      self.vsync.raise();
    }
  }
}

#[test]
fn vsync_step1() {
  // run for a second
  let mut crtc = CRTC::new();
  let signal50hz = crtc.vsync.clone();
  let mut count = 0;
  for us in 1..1_000_000 {
    crtc.step(us);
    if signal50hz.sense() {
      count += 1;
    }
  }

  assert_eq!(count, 49);
}

#[test]
fn vsync_step3() {
  // run for a second
  let mut crtc = CRTC::new();
  let signal50hz = crtc.vsync.clone();
  let mut count = 0;
  for us in (1..1_000_000).step_by(3) {
    crtc.step(us);
    if signal50hz.sense() {
      count += 1;
    }
  }

  // characterization, FIXME
  // if we miss a time slice, no signal is raised
  assert_eq!(count, 16); // SHOULD BE 50
}
