<h2><u>Welcome to Fun Project Personal Project using VHDL</u></h2>
<p>
This entity mimics the default action of the development board when it is turned on.
</p>
<h4><u>Files included:</u></h4>
<p>
- clockDivider.vhd  =>  Entity RTL Code<br>
- clockDividerTB.vhd  =>  Testbench RTL Code<br>
- clockDividerBlock.JPG  =>  Entity block<br>
- clockDivider.jpg  =>  The design shell<br>
- clockDividerTB.jpg  =>  Testing the entity to get 1 MHz new clock<br>
</p>
<table>
    <tr>
            <td><img src="https://github.com/Matanlaza89/Clock-Divider/blob/main/images/clockDividerBlock.JPG" alt="TEST"></td>
            <td><img src="https://github.com/Matanlaza89/Clock-Divider/blob/main/images/clockDivider.jpg" alt=""></td>
            <td><img src="https://github.com/Matanlaza89/Clock-Divider/blob/main/images/clockDividerTB.jpg" alt="1 MHz Clock Divider"></td>
</table>

<h1><u>Testbench Tasks</u></h1>
<p>
- 1 MHz clock with 50% duty cycle <br>
- 1 MHz single pulse tick<br>
</p>
