Loading plugins phase: Elapsed time ==> 0s.139ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.420ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.069ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Adjustable Automated Relocker Code.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -dcpsoc3 Adjustable Automated Relocker Code.v -verilog
======================================================================

======================================================================
Compiling:  Adjustable Automated Relocker Code.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -dcpsoc3 Adjustable Automated Relocker Code.v -verilog
======================================================================

======================================================================
Compiling:  Adjustable Automated Relocker Code.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -dcpsoc3 -verilog Adjustable Automated Relocker Code.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jun 05 14:58:53 2020


======================================================================
Compiling:  Adjustable Automated Relocker Code.v
Program  :   vpp
Options  :    -yv2 -q10 Adjustable Automated Relocker Code.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jun 05 14:58:53 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Adjustable Automated Relocker Code.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Adjustable Automated Relocker Code.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -dcpsoc3 -verilog Adjustable Automated Relocker Code.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jun 05 14:58:53 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\codegentemp\Adjustable Automated Relocker Code.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\codegentemp\Adjustable Automated Relocker Code.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.

tovif:  No errors.


======================================================================
Compiling:  Adjustable Automated Relocker Code.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -dcpsoc3 -verilog Adjustable Automated Relocker Code.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jun 05 14:58:54 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\codegentemp\Adjustable Automated Relocker Code.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\codegentemp\Adjustable Automated Relocker Code.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LFOutADC:Net_268\
	\LFOutADC:Net_270\
	Net_18
	Net_19
	Net_20
	Net_21
	Net_22
	Net_23
	Net_24


Deleted 9 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LFOutADC:Net_482\ to zero
Aliasing \LFOutADC:Net_252\ to zero
Aliasing tmpOE__LFOutPin_net_0 to \LFOutADC:soc\
Aliasing one to \LFOutADC:soc\
Aliasing tmpOE__redLight_net_0 to \LFOutADC:soc\
Aliasing \errMonADC:vp_ctl_0\ to zero
Aliasing \errMonADC:vp_ctl_2\ to zero
Aliasing \errMonADC:vn_ctl_1\ to zero
Aliasing \errMonADC:vn_ctl_3\ to zero
Aliasing \errMonADC:vp_ctl_1\ to zero
Aliasing \errMonADC:vp_ctl_3\ to zero
Aliasing \errMonADC:vn_ctl_0\ to zero
Aliasing \errMonADC:vn_ctl_2\ to zero
Aliasing \errMonADC:soc\ to zero
Aliasing \errMonADC:Net_383\ to zero
Aliasing tmpOE__errMonPin_net_0 to \LFOutADC:soc\
Aliasing tmpOE__aPin_net_0 to \LFOutADC:soc\
Aliasing tmpOE__bPin_net_0 to \LFOutADC:soc\
Aliasing \fineDAC:Net_83\ to zero
Aliasing \fineDAC:Net_81\ to zero
Aliasing \fineDAC:Net_82\ to zero
Aliasing tmpOE__fineDACOut_net_0 to \LFOutADC:soc\
Aliasing \switches:clk\ to zero
Aliasing \switches:rst\ to zero
Aliasing tmpOE__calibratePin_net_0 to \LFOutADC:soc\
Aliasing tmpOE__orangeLight_net_0 to \LFOutADC:soc\
Aliasing tmpOE__yellowLight_net_0 to \LFOutADC:soc\
Aliasing tmpOE__greenLight_net_0 to \LFOutADC:soc\
Aliasing \coarseDAC:Net_83\ to zero
Aliasing \coarseDAC:Net_81\ to zero
Aliasing \coarseDAC:Net_82\ to zero
Aliasing tmpOE__coarseDACOut_net_0 to \LFOutADC:soc\
Aliasing tmpOE__setting8V_net_0 to \LFOutADC:soc\
Aliasing tmpOE__setting22V_net_0 to \LFOutADC:soc\
Aliasing tmpOE__setting28V_net_0 to \LFOutADC:soc\
Aliasing tmpOE__blockLockPin_net_0 to \LFOutADC:soc\
Aliasing tmpOE__sampleErrorMonitor_net_0 to \LFOutADC:soc\
Aliasing \SW_Tx_UART_1:tmpOE__tx_net_0\ to \LFOutADC:soc\
Aliasing tmpOE__tempTrigger_net_0 to \LFOutADC:soc\
Removing Rhs of wire \LFOutADC:Net_488\[13] = \LFOutADC:Net_250\[49]
Removing Lhs of wire \LFOutADC:Net_481\[16] = zero[10]
Removing Lhs of wire \LFOutADC:Net_482\[17] = zero[10]
Removing Lhs of wire \LFOutADC:Net_252\[51] = zero[10]
Removing Rhs of wire tmpOE__LFOutPin_net_0[57] = \LFOutADC:soc\[53]
Removing Lhs of wire one[61] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__redLight_net_0[64] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire \errMonADC:vp_ctl_0\[74] = zero[10]
Removing Lhs of wire \errMonADC:vp_ctl_2\[75] = zero[10]
Removing Lhs of wire \errMonADC:vn_ctl_1\[76] = zero[10]
Removing Lhs of wire \errMonADC:vn_ctl_3\[77] = zero[10]
Removing Lhs of wire \errMonADC:vp_ctl_1\[78] = zero[10]
Removing Lhs of wire \errMonADC:vp_ctl_3\[79] = zero[10]
Removing Lhs of wire \errMonADC:vn_ctl_0\[80] = zero[10]
Removing Lhs of wire \errMonADC:vn_ctl_2\[81] = zero[10]
Removing Rhs of wire \errMonADC:Net_188\[85] = \errMonADC:Net_221\[86]
Removing Lhs of wire \errMonADC:soc\[92] = zero[10]
Removing Lhs of wire \errMonADC:Net_383\[118] = zero[10]
Removing Lhs of wire tmpOE__errMonPin_net_0[120] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__aPin_net_0[126] = tmpOE__LFOutPin_net_0[57]
Removing Rhs of wire Net_39[127] = \switches:control_out_0\[153]
Removing Rhs of wire Net_39[127] = \switches:control_0\[176]
Removing Lhs of wire tmpOE__bPin_net_0[133] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire \fineDAC:Net_83\[139] = zero[10]
Removing Lhs of wire \fineDAC:Net_81\[140] = zero[10]
Removing Lhs of wire \fineDAC:Net_82\[141] = zero[10]
Removing Lhs of wire tmpOE__fineDACOut_net_0[146] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire \switches:clk\[151] = zero[10]
Removing Lhs of wire \switches:rst\[152] = zero[10]
Removing Lhs of wire tmpOE__calibratePin_net_0[178] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__orangeLight_net_0[184] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__yellowLight_net_0[190] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__greenLight_net_0[196] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire \coarseDAC:Net_83\[202] = zero[10]
Removing Lhs of wire \coarseDAC:Net_81\[203] = zero[10]
Removing Lhs of wire \coarseDAC:Net_82\[204] = zero[10]
Removing Lhs of wire tmpOE__coarseDACOut_net_0[209] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__setting8V_net_0[215] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__setting22V_net_0[221] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__setting28V_net_0[227] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__blockLockPin_net_0[233] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__sampleErrorMonitor_net_0[239] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire \SW_Tx_UART_1:tmpOE__tx_net_0\[245] = tmpOE__LFOutPin_net_0[57]
Removing Lhs of wire tmpOE__tempTrigger_net_0[251] = tmpOE__LFOutPin_net_0[57]

------------------------------------------------------
Aliased 0 equations, 44 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \errMonADC:Net_188\[85] = \errMonADC:Net_385\[83]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj" -dcpsoc3 "Adjustable Automated Relocker Code.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.679ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 05 June 2020 14:58:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thompson Lab\Local Data (D)\psoc_relocker\src\Adjustable Automated Relocker Code.cydsn\Adjustable Automated Relocker Code.cyprj -d CY8C5868AXI-LP035 Adjustable Automated Relocker Code.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LFOutADC_Ext_CP_Clk'. Fanout=1, Signal=\LFOutADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'errMonADC_theACLK'. Fanout=2, Signal=\errMonADC:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'LFOutADC_theACLK'. Fanout=1, Signal=\LFOutADC:Net_488\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
Info: plm.M0038: The pin named errMonPin(0) at location P0[3] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LFOutPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LFOutPin(0)__PA ,
            analog_term => Net_1 ,
            pad => LFOutPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = redLight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => redLight(0)__PA ,
            pad => redLight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = errMonPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => errMonPin(0)__PA ,
            analog_term => Net_8 ,
            pad => errMonPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = aPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => aPin(0)__PA ,
            pin_input => Net_39 ,
            pad => aPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = bPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => bPin(0)__PA ,
            pin_input => Net_39 ,
            pad => bPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fineDACOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fineDACOut(0)__PA ,
            analog_term => Net_45 ,
            pad => fineDACOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = calibratePin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => calibratePin(0)__PA ,
            pad => calibratePin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = orangeLight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => orangeLight(0)__PA ,
            pad => orangeLight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = yellowLight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => yellowLight(0)__PA ,
            pad => yellowLight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = greenLight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => greenLight(0)__PA ,
            pad => greenLight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = coarseDACOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => coarseDACOut(0)__PA ,
            analog_term => Net_47 ,
            pad => coarseDACOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = setting8V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => setting8V(0)__PA ,
            pad => setting8V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = setting22V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => setting22V(0)__PA ,
            pad => setting22V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = setting28V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => setting28V(0)__PA ,
            pad => setting28V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = blockLockPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => blockLockPin(0)__PA ,
            pad => blockLockPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sampleErrorMonitor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sampleErrorMonitor(0)__PA ,
            pad => sampleErrorMonitor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SW_Tx_UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SW_Tx_UART_1:tx(0)\__PA ,
            pad => \SW_Tx_UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = tempTrigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => tempTrigger(0)__PA ,
            pad => tempTrigger(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\switches:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \switches:control_7\ ,
            control_6 => \switches:control_6\ ,
            control_5 => \switches:control_5\ ,
            control_4 => \switches:control_4\ ,
            control_3 => \switches:control_3\ ,
            control_2 => \switches:control_2\ ,
            control_1 => \switches:control_1\ ,
            control_0 => Net_39 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\LFOutADC:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\errMonADC:IRQ\
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   21 :   51 :   72 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :  191 :  192 :  0.52 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.039ms
Tech Mapping phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\LFOutADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : LFOutPin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \SW_Tx_UART_1:tx(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : aPin(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : bPin(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : blockLockPin(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : calibratePin(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : coarseDACOut(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : errMonPin(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : fineDACOut(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : greenLight(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : orangeLight(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : redLight(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : sampleErrorMonitor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : setting22V(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : setting28V(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : setting8V(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : tempTrigger(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : yellowLight(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \LFOutADC:DSM\
Vref[6]@[FFB(Vref,6)] : \LFOutADC:vRef_2\
VIDAC[1]@[FFB(VIDAC,1)] : \coarseDAC:viDAC8\
SAR[1]@[FFB(SAR,1)] : \errMonADC:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \errMonADC:vRef_1024\
VIDAC[0]@[FFB(VIDAC,0)] : \fineDAC:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 98% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : LFOutPin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \SW_Tx_UART_1:tx(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : aPin(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : bPin(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : blockLockPin(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : calibratePin(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : coarseDACOut(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : errMonPin(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : fineDACOut(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : greenLight(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : orangeLight(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : redLight(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : sampleErrorMonitor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : setting22V(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : setting28V(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : setting8V(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : tempTrigger(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : yellowLight(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \LFOutADC:DSM\
Vref[6]@[FFB(Vref,6)] : \LFOutADC:vRef_2\
VIDAC[0]@[FFB(VIDAC,0)] : \coarseDAC:viDAC8\
SAR[0]@[FFB(SAR,0)] : \errMonADC:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \errMonADC:vRef_1024\
VIDAC[3]@[FFB(VIDAC,3)] : \fineDAC:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.679ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \LFOutADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \LFOutADC:Net_244\ {
    common_vssa
  }
  Net: \LFOutADC:Net_35\ {
  }
  Net: Net_1 {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \LFOutADC:Net_249\ {
  }
  Net: \LFOutADC:Net_257\ {
  }
  Net: \LFOutADC:Net_109\ {
  }
  Net: \LFOutADC:Net_34\ {
  }
  Net: Net_47 {
    p0_6
    amuxbusl_x_p0_6
    amuxbusl
    amuxbusl_x_vidac_0_vout
    vidac_0_vout
  }
  Net: \coarseDAC:Net_77\ {
  }
  Net: Net_8 {
    p0_3
    agl7_x_p0_3
    agl7
    agl7_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \errMonADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \errMonADC:Net_209\ {
  }
  Net: \errMonADC:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: Net_45 {
    p3_1
    agr5_x_p3_1
    agr5
    agr5_x_vidac_3_vout
    vidac_3_vout
  }
  Net: \fineDAC:Net_77\ {
  }
  Net: AmuxNet::\LFOutADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_1
  agl5_x_dsm_0_vplus                               -> Net_1
  agl5                                             -> Net_1
  agl5_x_p0_1                                      -> Net_1
  p0_1                                             -> Net_1
  p0_6                                             -> Net_47
  amuxbusl_x_p0_6                                  -> Net_47
  amuxbusl                                         -> Net_47
  amuxbusl_x_vidac_0_vout                          -> Net_47
  vidac_0_vout                                     -> Net_47
  p0_3                                             -> Net_8
  agl7_x_p0_3                                      -> Net_8
  agl7                                             -> Net_8
  agl7_x_sar_0_vplus                               -> Net_8
  sar_0_vplus                                      -> Net_8
  sar_0_vrefhi                                     -> \errMonADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \errMonADC:Net_126\
  sar_0_vminus                                     -> \errMonADC:Net_126\
  common_vref_1024                                 -> \errMonADC:Net_233\
  sar_0_vref_1024                                  -> \errMonADC:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \errMonADC:Net_233\
  sar_0_vref                                       -> \errMonADC:Net_233\
  p3_1                                             -> Net_45
  agr5_x_p3_1                                      -> Net_45
  agr5                                             -> Net_45
  agr5_x_vidac_3_vout                              -> Net_45
  vidac_3_vout                                     -> Net_45
  dsm_0_vminus                                     -> \LFOutADC:Net_20\
  common_vssa                                      -> \LFOutADC:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\LFOutADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\LFOutADC:AMux\
}
Mux Info {
  Mux: \LFOutADC:AMux\ {
     Mouth: \LFOutADC:Net_20\
     Guts:  AmuxNet::\LFOutADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \LFOutADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \LFOutADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\switches:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \switches:control_7\ ,
        control_6 => \switches:control_6\ ,
        control_5 => \switches:control_5\ ,
        control_4 => \switches:control_4\ ,
        control_3 => \switches:control_3\ ,
        control_2 => \switches:control_2\ ,
        control_1 => \switches:control_1\ ,
        control_0 => Net_39 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\errMonADC:IRQ\
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\LFOutADC:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = setting28V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => setting28V(0)__PA ,
        pad => setting28V(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LFOutPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LFOutPin(0)__PA ,
        analog_term => Net_1 ,
        pad => LFOutPin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = setting22V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => setting22V(0)__PA ,
        pad => setting22V(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = errMonPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => errMonPin(0)__PA ,
        analog_term => Net_8 ,
        pad => errMonPin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = setting8V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => setting8V(0)__PA ,
        pad => setting8V(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = bPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => bPin(0)__PA ,
        pin_input => Net_39 ,
        pad => bPin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = coarseDACOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => coarseDACOut(0)__PA ,
        analog_term => Net_47 ,
        pad => coarseDACOut(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = aPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => aPin(0)__PA ,
        pin_input => Net_39 ,
        pad => aPin(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = \SW_Tx_UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SW_Tx_UART_1:tx(0)\__PA ,
        pad => \SW_Tx_UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = blockLockPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => blockLockPin(0)__PA ,
        pad => blockLockPin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = fineDACOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fineDACOut(0)__PA ,
        analog_term => Net_45 ,
        pad => fineDACOut(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = tempTrigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => tempTrigger(0)__PA ,
        pad => tempTrigger(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = redLight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => redLight(0)__PA ,
        pad => redLight(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = calibratePin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => calibratePin(0)__PA ,
        pad => calibratePin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = orangeLight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => orangeLight(0)__PA ,
        pad => orangeLight(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = sampleErrorMonitor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sampleErrorMonitor(0)__PA ,
        pad => sampleErrorMonitor(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = yellowLight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => yellowLight(0)__PA ,
        pad => yellowLight(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = greenLight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => greenLight(0)__PA ,
        pad => greenLight(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LFOutADC:Net_93\ ,
            dclk_0 => \LFOutADC:Net_93_local\ ,
            aclk_glb_0 => \errMonADC:Net_385\ ,
            aclk_0 => \errMonADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \errMonADC:Net_381\ ,
            clk_a_dig_0 => \errMonADC:Net_381_local\ ,
            aclk_glb_1 => \LFOutADC:Net_488\ ,
            aclk_1 => \LFOutADC:Net_488_local\ ,
            clk_a_dig_glb_1 => \LFOutADC:Net_488_adig\ ,
            clk_a_dig_1 => \LFOutADC:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\LFOutADC:DSM\
        PORT MAP (
            aclock => \LFOutADC:Net_488\ ,
            vplus => Net_1 ,
            vminus => \LFOutADC:Net_20\ ,
            reset_dec => \LFOutADC:mod_reset\ ,
            extclk_cp_udb => \LFOutADC:Net_93_local\ ,
            ext_pin_1 => \LFOutADC:Net_249\ ,
            ext_pin_2 => \LFOutADC:Net_257\ ,
            ext_vssa => \LFOutADC:Net_109\ ,
            qtz_ref => \LFOutADC:Net_34\ ,
            dec_clock => \LFOutADC:aclock\ ,
            mod_dat_3 => \LFOutADC:mod_dat_3\ ,
            mod_dat_2 => \LFOutADC:mod_dat_2\ ,
            mod_dat_1 => \LFOutADC:mod_dat_1\ ,
            mod_dat_0 => \LFOutADC:mod_dat_0\ ,
            dout_udb_7 => \LFOutADC:Net_245_7\ ,
            dout_udb_6 => \LFOutADC:Net_245_6\ ,
            dout_udb_5 => \LFOutADC:Net_245_5\ ,
            dout_udb_4 => \LFOutADC:Net_245_4\ ,
            dout_udb_3 => \LFOutADC:Net_245_3\ ,
            dout_udb_2 => \LFOutADC:Net_245_2\ ,
            dout_udb_1 => \LFOutADC:Net_245_1\ ,
            dout_udb_0 => \LFOutADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\LFOutADC:DEC\
        PORT MAP (
            aclock => \LFOutADC:aclock\ ,
            mod_dat_3 => \LFOutADC:mod_dat_3\ ,
            mod_dat_2 => \LFOutADC:mod_dat_2\ ,
            mod_dat_1 => \LFOutADC:mod_dat_1\ ,
            mod_dat_0 => \LFOutADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \LFOutADC:mod_reset\ ,
            interrupt => Net_4 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\coarseDAC:viDAC8\
        PORT MAP (
            vout => Net_47 ,
            iout => \coarseDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\fineDAC:viDAC8\
        PORT MAP (
            vout => Net_45 ,
            iout => \fineDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\errMonADC:vRef_1024\
        PORT MAP (
            vout => \errMonADC:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\LFOutADC:vRef_2\
        PORT MAP (
            vout => \LFOutADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\errMonADC:ADC_SAR\
        PORT MAP (
            vplus => Net_8 ,
            vminus => \errMonADC:Net_126\ ,
            ext_pin => \errMonADC:Net_209\ ,
            vrefhi_out => \errMonADC:Net_126\ ,
            vref => \errMonADC:Net_233\ ,
            clock => \errMonADC:Net_385\ ,
            pump_clock => \errMonADC:Net_385\ ,
            irq => \errMonADC:Net_252\ ,
            next => Net_14 ,
            data_out_udb_11 => \errMonADC:Net_207_11\ ,
            data_out_udb_10 => \errMonADC:Net_207_10\ ,
            data_out_udb_9 => \errMonADC:Net_207_9\ ,
            data_out_udb_8 => \errMonADC:Net_207_8\ ,
            data_out_udb_7 => \errMonADC:Net_207_7\ ,
            data_out_udb_6 => \errMonADC:Net_207_6\ ,
            data_out_udb_5 => \errMonADC:Net_207_5\ ,
            data_out_udb_4 => \errMonADC:Net_207_4\ ,
            data_out_udb_3 => \errMonADC:Net_207_3\ ,
            data_out_udb_2 => \errMonADC:Net_207_2\ ,
            data_out_udb_1 => \errMonADC:Net_207_1\ ,
            data_out_udb_0 => \errMonADC:Net_207_0\ ,
            eof_udb => Net_11 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\LFOutADC:AMux\
        PORT MAP (
            muxin_1 => \LFOutADC:Net_35\ ,
            muxin_0 => \LFOutADC:Net_244\ ,
            vout => \LFOutADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |         setting28V(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |           LFOutPin(0) | Analog(Net_1)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         setting22V(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |          errMonPin(0) | Analog(Net_8)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          setting8V(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |               bPin(0) | In(Net_39)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       coarseDACOut(0) | Analog(Net_47)
     |   7 |     * |      NONE |         CMOS_OUT |               aPin(0) | In(Net_39)
-----+-----+-------+-----------+------------------+-----------------------+---------------
   2 |   1 |     * |      NONE |         CMOS_OUT |  \SW_Tx_UART_1:tx(0)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |       blockLockPin(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |         fineDACOut(0) | Analog(Net_45)
-----+-----+-------+-----------+------------------+-----------------------+---------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |        tempTrigger(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |           redLight(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       calibratePin(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        orangeLight(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL | sampleErrorMonitor(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        yellowLight(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         greenLight(0) | 
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 0s.829ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Adjustable Automated Relocker Code_r.vh2" --pcf-path "Adjustable Automated Relocker Code.pco" --des-name "Adjustable Automated Relocker Code" --dsf-path "Adjustable Automated Relocker Code.dsf" --sdc-path "Adjustable Automated Relocker Code.sdc" --lib-path "Adjustable Automated Relocker Code_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Adjustable Automated Relocker Code_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.839ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.839ms
API generation phase: Elapsed time ==> 2s.169ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.000ms
