
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/bruno/Documents/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/bruno/Documents/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'bruno' on host 'bruno-ubuntu' (Linux_x86_64 version 5.15.0-97-generic) on Sat Mar 09 23:13:52 CET 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/bruno/Desktop/benchmarks/mm3'
Sourcing Tcl script 'run_hls_1.tcl'
INFO: [HLS 200-1510] Running: source run_hls_1.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj_mm3 
INFO: [HLS 200-10] Opening and resetting project '/home/bruno/Desktop/benchmarks/mm3/proj_mm3'.
INFO: [HLS 200-1510] Running: add_files mm3_taffo.c 
INFO: [HLS 200-10] Adding design file 'mm3_taffo.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb mm3_taffo.c 
INFO: [HLS 200-10] Adding test bench file 'mm3_taffo.c' to the project
INFO: [HLS 200-1510] Running: set_top mm3 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 75MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 34197
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 751.707 MB.
INFO: [HLS 200-10] Analyzing design file 'mm3_taffo.c' ... 
WARNING: [HLS 207-5292] unused parameter 'argc' (mm3_taffo.c:102:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (mm3_taffo.c:102:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.58 seconds. Elapsed time: 1.28 seconds; current allocated memory: 753.078 MB.
INFO: [HLS 200-1022] Running custom LLVM hook 'HLS_HOOKS::opt'
INFO: [HLS_HOOKS::opt] Using ::LLVM_CUSTOM_CMD: $LLVM_CUSTOM_OPT -Xvra -propagate-all -emit-bc $LLVM_CUSTOM_INPUT
INFO: [HLS_HOOKS::opt] Running ::LLVM_CUSTOM_CMD: /home/bruno/Desktop/benchmarks/mm3/magiclang5.sh -Xvra -propagate-all -emit-bc /home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/.autopilot/db/a.g.ld.5.gdce.bc
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/clang -O0 -c -emit-llvm /home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/.autopilot/db/a.g.ld.5.gdce.bc -S -o /home/bruno/Desktop/benchmarks/mm3/intermediate/output.1.magiclangtmp.ll
warning: overriding the module target triple with x86_64-unknown-linux-gnu [-Woverride-module]
1 warning generated.
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/TaffoInitializer.so -taffoinit -S -o /home/bruno/Desktop/benchmarks/mm3/intermediate/output.2.magiclangtmp.ll /home/bruno/Desktop/benchmarks/mm3/intermediate/output.1.magiclangtmp.ll
+ [[ 0 -eq 0 ]]
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/TaffoVRA.so -taffoVRA -propagate-all -S -o /home/bruno/Desktop/benchmarks/mm3/intermediate/output.3.magiclangtmp.ll /home/bruno/Desktop/benchmarks/mm3/intermediate/output.2.magiclangtmp.ll
[TAFFO] Value Range Analysis: Warning: treating llvm::ConstantPointerNull as 0
[TAFFO] Value Range Analysis: Warning: treating llvm::ConstantPointerNull as 0
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/TaffoDTA.so -taffodta -S -o /home/bruno/Desktop/benchmarks/mm3/intermediate/output.4.magiclangtmp.ll /home/bruno/Desktop/benchmarks/mm3/intermediate/output.3.magiclangtmp.ll
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/opt -load /usr/local/lib/LLVMFloatToFixed.so -flttofix -dce -S -o /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll /home/bruno/Desktop/benchmarks/mm3/intermediate/output.4.magiclangtmp.ll
+ input_file=/home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
++ mktemp
+ temp_file=/tmp/tmp.uU4Fc2yPOR
+ grep -v 'call void @llvm.var.annotation' /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ mv /tmp/tmp.uU4Fc2yPOR /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ /home/bruno/Desktop/clang+llvm-8.0.0-x86_64-linux-gnu-ubuntu-18.04/bin/clang -c /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll -S -o /home/bruno/Desktop/benchmarks/mm3/intermediate/output.6.magiclangtmp.ll
+ filename=/home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ sed -i -e 's/"Debug Info Version", i32 3/"Debug Info Version", i32 0/g' /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ sed -i -e 's/!"fpga.top", !"user", !\([0-9]*\)/!"user"/g' /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ sed -i -e 's/"user", !\([0-9]*\)/"user"/g' /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ clang -emit-llvm -c /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll -o /home/bruno/Desktop/benchmarks/mm3/intermediate/a.g.ld.5.gdce.bc
warning: ignoring debug info with an invalid version (0) in /home/bruno/Desktop/benchmarks/mm3/intermediate/output.5.magiclangtmp.ll
+ cp /home/bruno/Desktop/benchmarks/mm3/intermediate/a.g.ld.5.gdce.bc /home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/.autopilot/db/a.g.ld.6.user.bc
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 207-586] overriding the module target triple with fpga64-xilinx-none
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.43 seconds; current allocated memory: 753.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 754.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' in function 'mm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_5' in function 'mm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_8' in function 'mm3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_65_2' in function 'mm3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_5' in function 'mm3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_8' in function 'mm3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_3' in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_6' in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_93_9' in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 779.793 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' in function 'mm3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_4' in function 'mm3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_7' in function 'mm3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 802.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 808.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 808.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 811.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 811.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 814.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 814.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 814.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 814.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 816.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' pipeline 'VITIS_LOOP_75_4_VITIS_LOOP_77_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 825.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' pipeline 'VITIS_LOOP_88_7_VITIS_LOOP_90_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 835.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/D' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/E' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/F' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/G' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'D', 'E', 'F' and 'G' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 841.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 844.406 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 851.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm3.
INFO: [VLOG 209-307] Generating Verilog RTL for mm3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.51 seconds. CPU system time: 1.44 seconds. Elapsed time: 19.99 seconds; current allocated memory: 100.266 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_mm3.cpp
   Compiling (apcc) mm3_taffo.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/bruno/Documents/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'bruno' on host 'bruno-ubuntu' (Linux_x86_64 version 5.15.0-97-generic) on Sat Mar 09 23:14:30 CET 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_bruno/234681710022470955147
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 2.51 seconds. Total CPU system time: 0.17 seconds. Total elapsed time: 2.47 seconds; peak allocated memory: 99.055 MB.
   Compiling apatb_mm3_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/bruno/Documents/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mm3_top glbl -Oenable_linking_all_libraries -prj mm3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s mm3 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mm3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module mm3_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mul_32s_32s_48_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_mul_32s_32s_48_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm3_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mm3_mul_32s_32s_48_1_1(NUM_STAGE...
Compiling module xil_defaultlib.mm3_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.mm3_mm3_Pipeline_VITIS_LOOP_63_1...
Compiling module xil_defaultlib.mm3_mm3_Pipeline_VITIS_LOOP_75_4...
Compiling module xil_defaultlib.mm3_mul_32s_32s_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.mm3_mm3_Pipeline_VITIS_LOOP_88_7...
Compiling module xil_defaultlib.mm3_control_s_axi
Compiling module xil_defaultlib.mm3_gmem_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.mm3_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.mm3_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.mm3_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.mm3_gmem_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.mm3_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.mm3_gmem_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.mm3_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mm3_gmem_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.mm3_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mm3_gmem_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.mm3_gmem_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.mm3_gmem_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.mm3_gmem_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.mm3_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mm3_gmem_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.mm3_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mm3_gmem_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.mm3_gmem_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.mm3
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=46)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mm3_top
Compiling module work.glbl
Built simulation snapshot mm3

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mm3/xsim_script.tcl
# xsim {mm3} -autoloadwcfg -tclbatch {mm3.tcl}
Time resolution is 1 ps
source mm3.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "841267000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 841347130 ps : File "/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3.autotb.v" Line 511
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar  9 23:15:01 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 47.57 seconds. CPU system time: 2.6 seconds. Elapsed time: 36.16 seconds; current allocated memory: 4.465 MB.
INFO: [HLS 200-112] Total CPU user time: 69.71 seconds. Total CPU system time: 4.64 seconds. Total elapsed time: 70.2 seconds; peak allocated memory: 856.438 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Mar  9 23:15:01 2024...
