TimeQuest Timing Analyzer report for GSensor
Sat Apr 11 23:20:51 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Report
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 63. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 64. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 66. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 67. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Output Enable Times
 78. Minimum Output Enable Times
 79. Output Disable Times
 80. Minimum Output Disable Times
 81. Fast 1200mV 0C Model Metastability Report
 82. Multicorner Timing Analysis Summary
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; GSensor                                                         ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency  ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz   ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz    ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz    ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
; vga:u_vga|v_sync                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000   ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { vga:u_vga|v_sync }                                     ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 70.48 MHz  ; 70.48 MHz       ; CLOCK_50                                             ;      ;
; 92.93 MHz  ; 92.93 MHz       ; vga:u_vga|v_sync                                     ;      ;
; 183.15 MHz ; 183.15 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -9.761 ; -134.906      ;
; CLOCK_50                                             ; -3.893 ; -754.951      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.012 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.406 ; -0.779        ;
; CLOCK_50                                             ; 0.186  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.488 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.106 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.590   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.747 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                       ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -9.761 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 10.706     ;
; -9.728 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.674     ;
; -9.671 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.617     ;
; -9.541 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 10.486     ;
; -9.508 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.454     ;
; -9.451 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.397     ;
; -9.444 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.390     ;
; -9.419 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 10.364     ;
; -9.386 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.332     ;
; -9.356 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 10.301     ;
; -9.329 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.275     ;
; -9.323 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.269     ;
; -9.321 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 10.266     ;
; -9.288 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.234     ;
; -9.266 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.212     ;
; -9.250 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 10.195     ;
; -9.231 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.177     ;
; -9.224 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.170     ;
; -9.217 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.163     ;
; -9.160 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.106     ;
; -9.102 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.048     ;
; -9.061 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 10.007     ;
; -9.039 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.985      ;
; -9.004 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.950      ;
; -8.933 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.879      ;
; -8.856 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.801      ;
; -8.841 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.787      ;
; -8.823 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.769      ;
; -8.766 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.712      ;
; -8.719 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.665      ;
; -8.656 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.602      ;
; -8.621 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.567      ;
; -8.550 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.496      ;
; -8.539 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.485      ;
; -8.503 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.449      ;
; -8.414 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 11.268     ;
; -8.318 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.263      ;
; -8.300 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 11.154     ;
; -8.283 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.229      ;
; -8.235 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 11.089     ;
; -8.234 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.180      ;
; -8.194 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 11.048     ;
; -8.175 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 11.029     ;
; -8.161 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.107      ;
; -8.159 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.104      ;
; -8.156 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.102      ;
; -8.130 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.075      ;
; -8.098 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.044      ;
; -8.097 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.043      ;
; -8.080 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.934     ;
; -8.072 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.926     ;
; -8.063 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 9.009      ;
; -8.046 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.991      ;
; -8.040 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.986      ;
; -8.015 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.869     ;
; -8.009 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.863     ;
; -8.008 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.954      ;
; -7.992 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.938      ;
; -7.974 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.828     ;
; -7.961 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.815     ;
; -7.958 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.812     ;
; -7.955 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.809     ;
; -7.903 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.757     ;
; -7.895 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.749     ;
; -7.895 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.840      ;
; -7.893 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.747     ;
; -7.860 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.714     ;
; -7.833 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.687     ;
; -7.830 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.684     ;
; -7.813 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.759      ;
; -7.800 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.745      ;
; -7.795 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.649     ;
; -7.789 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.643     ;
; -7.770 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.624     ;
; -7.741 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.595     ;
; -7.735 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.589     ;
; -7.724 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.578     ;
; -7.716 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.662      ;
; -7.714 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.568     ;
; -7.664 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.518     ;
; -7.641 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.586      ;
; -7.619 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.473     ;
; -7.598 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.544      ;
; -7.556 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.410     ;
; -7.521 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.375     ;
; -7.520 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.465      ;
; -7.509 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.363     ;
; -7.494 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.348     ;
; -7.482 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.428      ;
; -7.464 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.318     ;
; -7.450 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.304     ;
; -7.430 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.376      ;
; -7.395 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.249     ;
; -7.372 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.226     ;
; -7.369 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.314      ;
; -7.330 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.184     ;
; -7.309 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.163     ;
; -7.274 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.128     ;
; -7.271 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.049     ; 8.217      ;
; -7.270 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.439      ; 10.124     ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                    ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                      ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; -3.893 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 4.009      ;
; -3.893 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 4.009      ;
; -3.893 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 4.009      ;
; -3.827 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.943      ;
; -3.827 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.943      ;
; -3.827 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.943      ;
; -3.747 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.863      ;
; -3.747 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.863      ;
; -3.747 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.863      ;
; -3.715 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.831      ;
; -3.715 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.831      ;
; -3.715 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.831      ;
; -3.660 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.776      ;
; -3.660 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.776      ;
; -3.660 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.776      ;
; -3.630 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.746      ;
; -3.630 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.746      ;
; -3.630 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.746      ;
; -3.579 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.688      ;
; -3.579 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.688      ;
; -3.579 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.688      ;
; -3.513 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.629      ;
; -3.513 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.629      ;
; -3.513 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.629      ;
; -3.496 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.612      ;
; -3.496 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.612      ;
; -3.496 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.612      ;
; -3.466 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.575      ;
; -3.466 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.575      ;
; -3.466 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.575      ;
; -3.383 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.492      ;
; -3.383 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.492      ;
; -3.383 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.492      ;
; -3.381 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.497      ;
; -3.381 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.497      ;
; -3.381 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 3.497      ;
; -3.351 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.460      ;
; -3.351 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.460      ;
; -3.351 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.460      ;
; -3.268 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.377      ;
; -3.268 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.377      ;
; -3.268 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.377      ;
; -3.233 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.342      ;
; -3.233 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.342      ;
; -3.233 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.342      ;
; -3.153 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.262      ;
; -3.153 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.262      ;
; -3.153 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.262      ;
; -3.116 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.225      ;
; -3.116 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.225      ;
; -3.116 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.225      ;
; -3.036 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.145      ;
; -3.036 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.145      ;
; -3.036 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 3.145      ;
; -2.706 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 2.822      ;
; -2.706 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 2.822      ;
; -2.706 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.369     ; 2.822      ;
; -2.310 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 2.419      ;
; -2.310 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 2.419      ;
; -2.310 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.376     ; 2.419      ;
; -0.738 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][11] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.085      ; 3.507      ;
; -0.599 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.081      ; 3.364      ;
; -0.579 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.349      ;
; -0.546 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[25][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.085      ; 3.315      ;
; -0.546 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[25][3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.085      ; 3.315      ;
; -0.546 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[25][10]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.085      ; 3.315      ;
; -0.532 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][0]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.302      ;
; -0.532 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.302      ;
; -0.532 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][34]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.302      ;
; -0.532 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.302      ;
; -0.532 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.302      ;
; -0.532 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.302      ;
; -0.524 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.083      ; 3.291      ;
; -0.513 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[30][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.283      ;
; -0.495 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.069      ; 3.248      ;
; -0.495 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][37]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.069      ; 3.248      ;
; -0.495 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.069      ; 3.248      ;
; -0.495 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][33]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.069      ; 3.248      ;
; -0.495 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.069      ; 3.248      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[59][23]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[3][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[2][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[2][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][12]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][12]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][14]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][14]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.492 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.057      ; 3.233      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][24]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.068      ; 3.233      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][30]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.068      ; 3.233      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][26]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.068      ; 3.233      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][0]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.079      ; 3.244      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.079      ; 3.244      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.079      ; 3.244      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.079      ; 3.244      ;
; -0.476 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.080      ; 3.240      ;
; -0.476 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.080      ; 3.240      ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.580      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 13.044  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 4.548      ;
; 14.108  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.354     ; 3.483      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 14.298  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.294      ;
; 15.486  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.114      ;
; 15.486  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.114      ;
; 15.486  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.114      ;
; 15.486  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.114      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.504  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.096      ;
; 15.629  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.967      ;
; 15.629  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.967      ;
; 16.459  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.137      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.540 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.369      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.554 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.356      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.572 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.337      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.586 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.085     ; 5.324      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.628 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.281      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.660 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.249      ;
; 494.787 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.122      ;
; 494.787 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.122      ;
; 494.787 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.122      ;
; 494.787 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.122      ;
; 494.787 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 5.122      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                          ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.406 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.279      ;
; -0.373 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.312      ;
; -0.324 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.361      ;
; -0.228 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.457      ;
; -0.226 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.459      ;
; -0.212 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.473      ;
; -0.200 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.485      ;
; -0.195 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.490      ;
; -0.151 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.534      ;
; -0.080 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.605      ;
; -0.076 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.609      ;
; -0.044 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.641      ;
; 0.059  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.744      ;
; 0.139  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.824      ;
; 1.074  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.301      ;
; 1.128  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.355      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 3.833      ;
; 1.137  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 3.821      ;
; 1.156  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.383      ;
; 1.161  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.846      ;
; 1.183  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.410      ;
; 1.213  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 3.897      ;
; 1.239  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.924      ;
; 1.306  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.526      ;
; 1.315  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 3.999      ;
; 1.331  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.015      ;
; 1.337  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 4.022      ;
; 1.339  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.559      ;
; 1.343  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.027      ;
; 1.356  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.054      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.063      ;
; 1.366  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 4.051      ;
; 1.376  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 4.061      ;
; 1.377  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.604      ;
; 1.381  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.608      ;
; 1.393  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.091      ;
; 1.407  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.091      ;
; 1.415  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.642      ;
; 1.421  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 4.106      ;
; 1.434  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.118      ;
; 1.446  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.144      ;
; 1.449  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.133      ;
; 1.451  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.135      ;
; 1.452  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.150      ;
; 1.454  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.138      ;
; 1.459  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.143      ;
; 1.461  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.159      ;
; 1.467  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.165      ;
; 1.468  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.166      ;
; 1.471  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.169      ;
; 1.477  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.175      ;
; 1.480  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.178      ;
; 1.489  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.187      ;
; 1.489  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.187      ;
; 1.490  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 4.175      ;
; 1.491  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.175      ;
; 1.502  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 4.187      ;
; 1.505  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.203      ;
; 1.505  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.064      ; 1.726      ;
; 1.508  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.064      ; 1.729      ;
; 1.517  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.215      ;
; 1.522  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.064      ; 1.743      ;
; 1.529  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.227      ;
; 1.538  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.236      ;
; 1.555  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.239      ;
; 1.555  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.253      ;
; 1.558  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.242      ;
; 1.563  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.261      ;
; 1.564  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.791      ;
; 1.566  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.264      ;
; 1.567  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.265      ;
; 1.568  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.795      ;
; 1.570  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.268      ;
; 1.573  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.800      ;
; 1.575  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.273      ;
; 1.579  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.277      ;
; 1.580  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.278      ;
; 1.585  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.269      ;
; 1.591  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.289      ;
; 1.597  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.295      ;
; 1.600  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.298      ;
; 1.602  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.957      ; 4.286      ;
; 1.604  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.302      ;
; 1.604  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[6]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.831      ;
; 1.605  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.064      ; 1.826      ;
; 1.609  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.307      ;
; 1.613  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.311      ;
; 1.620  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.318      ;
; 1.626  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.070      ; 1.853      ;
; 1.629  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.327      ;
; 1.630  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.971      ; 4.328      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                           ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; 0.186 ; vga:u_vga|v_sync ; vga:u_vga|cnt_slow[6]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.740      ;
; 0.221 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.777      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[0]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[1]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[2]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[3]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[4]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[5]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[6]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[7]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[8]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[9]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[10]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[11]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|cnt_fast[12]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.784      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.799      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][47]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][47]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][41]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.792      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[27][49]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[26][49]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[24][49]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[27][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[26][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[24][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[20][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][47]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][41]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][41]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.805      ;
; 0.250 ; vga:u_vga|v_sync ; vga:u_vga|submarines[20][1] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.794      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][25]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][17]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][23]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][28]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][28]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][24]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.801      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[5][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[4][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[3][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[4][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[3][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[5][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[4][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[3][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[4][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[3][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][40]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[2][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[2][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[2][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[2][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.258 ; vga:u_vga|v_sync ; vga:u_vga|rockets[1][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.814      ;
; 0.261 ; vga:u_vga|v_sync ; vga:u_vga|submarines[20][7] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.172      ; 2.819      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][8]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][4]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[8][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][34]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][15]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][15]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[31][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][1]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][10]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.262 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][10]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[64][1]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.815      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[64][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.815      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[32][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[31][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[32][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[31][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][41]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[30][46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][40]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[32][40]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
; 0.266 ; vga:u_vga|v_sync ; vga:u_vga|rockets[31][40]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.156      ; 2.808      ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.399 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.418 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.636      ;
; 0.436 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.654      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.519 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.523 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.538 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.756      ;
; 0.543 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.561 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.588 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.806      ;
; 0.590 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.597 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.817      ;
; 0.600 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.601 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.613 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.832      ;
; 0.615 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.834      ;
; 0.620 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.621 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.839      ;
; 0.622 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.840      ;
; 0.622 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.840      ;
; 0.623 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.845      ;
; 0.629 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.847      ;
; 0.631 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.849      ;
; 0.631 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.849      ;
; 0.643 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.862      ;
; 0.657 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.875      ;
; 0.682 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.900      ;
; 0.685 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.903      ;
; 0.688 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.906      ;
; 0.710 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.929      ;
; 0.714 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.714 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.714 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.717 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.935      ;
; 0.738 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.956      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.958      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.959      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.963      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.965      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.966      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.966      ;
; 0.753 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.971      ;
; 0.753 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.971      ;
; 0.753 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.971      ;
; 0.792 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.010      ;
; 0.792 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.011      ;
; 0.810 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.029      ;
; 0.820 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.038      ;
; 0.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.042      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.488 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.104      ;
; 14.488 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.104      ;
; 14.488 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.353     ; 3.104      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.648 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.952      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.921 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 1.675      ;
; 15.941 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.659      ;
; 15.941 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.659      ;
; 15.941 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.659      ;
; 15.941 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.659      ;
; 15.941 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.659      ;
; 15.941 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 1.659      ;
; 15.964 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 1.637      ;
; 15.964 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 1.637      ;
; 15.964 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.344     ; 1.637      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.106 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.506      ;
; 3.106 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.506      ;
; 3.106 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.506      ;
; 3.113 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.512      ;
; 3.113 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.512      ;
; 3.113 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.512      ;
; 3.113 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.512      ;
; 3.113 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.512      ;
; 3.113 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.512      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.137 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.861     ; 1.533      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 3.379 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 1.779      ;
; 4.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.866     ; 2.919      ;
; 4.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.866     ; 2.919      ;
; 4.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.866     ; 2.919      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                    ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_green       ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][13]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][1]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][4]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][9]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][16] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][18] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][22] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][26] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][15]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][6]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][9]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][4]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][6]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[30][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][12] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][1]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][4]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[32][0]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[32][4]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[32][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[32][7]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][0]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][4]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][6]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][7]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][0]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][1]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][4]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][6]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][7]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][1]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][3]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][4]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][6]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][7]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][44] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][5]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][6]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][7]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][4]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][19] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][1]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[50][29] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[53][17] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[53][23] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[54][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[56][16] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[56][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[57][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[57][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[58][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[58][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[59][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[59][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][28]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][31]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][4]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][6]   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[60][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[60][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[61][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[61][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[62][14] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[62][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[62][49] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[63][14] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[63][3]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[63][48] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[63][6]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][25]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][27]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][28]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][30]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][31]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][18]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][19]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][22]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][23]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][27]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][28]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][29]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][30]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][31]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][16]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][17]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][18]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][19]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][22]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][23]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][28]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][31]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][7]   ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.893 ; -193.475 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.813 ; -195.310 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.843 ; 195.423 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.518 ; 196.036 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 7.125   ; 7.181   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 7.219   ; 7.324   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.809   ; 6.915   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 7.059   ; 7.077   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 7.674   ; 7.637   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 206.243 ; 206.085 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.365 ; 206.245 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.856 ; 207.882 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.039 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.968 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.880   ; 6.929   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.969   ; 7.066   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.575   ; 6.673   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.816   ; 6.829   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 7.405   ; 7.366   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.629 ; 205.481 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.755 ; 205.637 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.264 ; 205.381 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.518 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.447 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.707 ; 205.585 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.978 ; 204.856 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.665   ; 205.787   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.853   ; 204.975   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 77.98 MHz  ; 77.98 MHz       ; CLOCK_50                                             ;      ;
; 104.22 MHz ; 104.22 MHz      ; vga:u_vga|v_sync                                     ;      ;
; 201.49 MHz ; 201.49 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -8.595 ; -117.616      ;
; CLOCK_50                                             ; -3.436 ; -629.384      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.666 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.232 ; -0.417        ;
; CLOCK_50                                             ; 0.201  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.046 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.745 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.591   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -8.595 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 9.549      ;
; -8.522 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.477      ;
; -8.513 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.468      ;
; -8.419 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 9.373      ;
; -8.346 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.301      ;
; -8.337 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.292      ;
; -8.313 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 9.267      ;
; -8.299 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.254      ;
; -8.262 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 9.216      ;
; -8.240 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.195      ;
; -8.231 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.186      ;
; -8.194 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 9.148      ;
; -8.189 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.144      ;
; -8.180 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.135      ;
; -8.137 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 9.091      ;
; -8.123 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.078      ;
; -8.121 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.076      ;
; -8.112 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.067      ;
; -8.064 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.019      ;
; -8.055 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 9.010      ;
; -8.017 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.972      ;
; -7.966 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.921      ;
; -7.963 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.918      ;
; -7.898 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.853      ;
; -7.841 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.796      ;
; -7.821 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 8.775      ;
; -7.787 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.742      ;
; -7.748 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.703      ;
; -7.739 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.694      ;
; -7.681 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.636      ;
; -7.630 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.585      ;
; -7.562 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.517      ;
; -7.525 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.480      ;
; -7.505 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.460      ;
; -7.480 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 10.000     ;
; -7.474 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.429      ;
; -7.408 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.928      ;
; -7.403 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 8.357      ;
; -7.317 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.837      ;
; -7.305 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.260      ;
; -7.304 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.824      ;
; -7.298 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.253      ;
; -7.292 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.812      ;
; -7.243 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 8.197      ;
; -7.232 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.752      ;
; -7.198 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.718      ;
; -7.192 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.147      ;
; -7.189 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.144      ;
; -7.147 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.667      ;
; -7.146 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 8.100      ;
; -7.141 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.661      ;
; -7.141 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.096      ;
; -7.126 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.646      ;
; -7.116 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.636      ;
; -7.112 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 8.066      ;
; -7.103 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.623      ;
; -7.079 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.599      ;
; -7.075 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.595      ;
; -7.073 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.028      ;
; -7.073 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.028      ;
; -7.064 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 8.019      ;
; -7.035 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.555      ;
; -7.022 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.542      ;
; -7.016 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.971      ;
; -7.014 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.969      ;
; -7.010 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.530      ;
; -7.007 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.527      ;
; -6.984 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.504      ;
; -6.959 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.479      ;
; -6.952 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 7.906      ;
; -6.950 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.470      ;
; -6.927 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.447      ;
; -6.922 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 7.876      ;
; -6.916 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.436      ;
; -6.891 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.411      ;
; -6.890 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.410      ;
; -6.859 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.379      ;
; -6.850 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.805      ;
; -6.834 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.354      ;
; -6.824 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.779      ;
; -6.821 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.341      ;
; -6.770 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.290      ;
; -6.762 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 7.716      ;
; -6.714 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.234      ;
; -6.706 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.226      ;
; -6.702 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.222      ;
; -6.700 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.655      ;
; -6.683 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.203      ;
; -6.681 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 7.635      ;
; -6.645 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.165      ;
; -6.634 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.154      ;
; -6.608 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.128      ;
; -6.583 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.538      ;
; -6.557 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.077      ;
; -6.543 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.063      ;
; -6.521 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.041     ; 7.475      ;
; -6.518 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.038      ;
; -6.514 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.040     ; 7.469      ;
; -6.507 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.027      ;
; -6.489 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.105      ; 9.009      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                      ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; -3.436 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.628      ;
; -3.436 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.628      ;
; -3.436 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.628      ;
; -3.324 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.516      ;
; -3.324 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.516      ;
; -3.324 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.516      ;
; -3.310 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.502      ;
; -3.310 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.502      ;
; -3.310 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.502      ;
; -3.235 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.427      ;
; -3.235 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.427      ;
; -3.235 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.427      ;
; -3.229 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.421      ;
; -3.229 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.421      ;
; -3.229 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.421      ;
; -3.154 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.346      ;
; -3.154 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.346      ;
; -3.154 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.346      ;
; -3.115 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.300      ;
; -3.115 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.300      ;
; -3.115 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.300      ;
; -3.108 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.300      ;
; -3.108 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.300      ;
; -3.108 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.300      ;
; -3.037 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.229      ;
; -3.037 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.229      ;
; -3.037 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.229      ;
; -3.019 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.204      ;
; -3.019 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.204      ;
; -3.019 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.204      ;
; -2.990 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.182      ;
; -2.990 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.182      ;
; -2.990 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 3.182      ;
; -2.949 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.134      ;
; -2.949 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.134      ;
; -2.949 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.134      ;
; -2.919 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.104      ;
; -2.919 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.104      ;
; -2.919 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.104      ;
; -2.849 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.034      ;
; -2.849 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.034      ;
; -2.849 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.034      ;
; -2.817 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.002      ;
; -2.817 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.002      ;
; -2.817 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 3.002      ;
; -2.752 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.937      ;
; -2.752 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.937      ;
; -2.752 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.937      ;
; -2.717 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.902      ;
; -2.717 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.902      ;
; -2.717 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.902      ;
; -2.651 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.836      ;
; -2.651 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.836      ;
; -2.651 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.836      ;
; -2.349 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 2.541      ;
; -2.349 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 2.541      ;
; -2.349 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.293     ; 2.541      ;
; -2.009 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.194      ;
; -2.009 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.194      ;
; -2.009 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.300     ; 2.194      ;
; -0.631 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][11] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.878      ; 3.174      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[25][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.879      ; 3.025      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[25][3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.879      ; 3.025      ;
; -0.481 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[25][10]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.879      ; 3.025      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.876      ; 3.009      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][0]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.880      ; 3.013      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.880      ; 3.013      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][34]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.880      ; 3.013      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.880      ; 3.013      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.880      ; 3.013      ;
; -0.468 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.880      ; 3.013      ;
; -0.462 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.882      ; 3.009      ;
; -0.461 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.875      ; 3.001      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[59][23]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[3][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[2][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[2][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][12]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][12]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][14]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][14]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.427 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.854      ; 2.946      ;
; -0.426 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.863      ; 2.954      ;
; -0.426 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][37]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.863      ; 2.954      ;
; -0.426 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.863      ; 2.954      ;
; -0.426 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][33]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.863      ; 2.954      ;
; -0.426 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[45][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.863      ; 2.954      ;
; -0.425 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][0]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.872      ; 2.962      ;
; -0.425 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.872      ; 2.962      ;
; -0.425 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.872      ; 2.962      ;
; -0.425 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.872      ; 2.962      ;
; -0.424 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][40]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.959      ;
; -0.424 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][46]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.959      ;
; -0.418 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][24]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.865      ; 2.948      ;
; -0.418 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][30]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.865      ; 2.948      ;
; -0.418 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][26]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.865      ; 2.948      ;
; -0.413 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[30][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.882      ; 2.960      ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.666  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.222      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 13.685  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 4.203      ;
; 14.695  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.192      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 14.909  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.979      ;
; 16.000  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.896      ;
; 16.000  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.896      ;
; 16.000  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.896      ;
; 16.000  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.896      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.012  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.884      ;
; 16.130  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.762      ;
; 16.130  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.762      ;
; 16.892  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.000      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.037 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.881      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.056 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.862      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.062 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.857      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.081 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.838      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.119 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.799      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.138 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.780      ;
; 495.213 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.705      ;
; 495.213 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.705      ;
; 495.213 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.705      ;
; 495.213 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.705      ;
; 495.213 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 4.705      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.232 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.043      ;
; -0.185 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.090      ;
; -0.130 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.145      ;
; -0.056 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.219      ;
; -0.041 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.234      ;
; -0.034 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.241      ;
; -0.009 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.266      ;
; -0.007 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.268      ;
; 0.032  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.307      ;
; 0.063  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.338      ;
; 0.081  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.356      ;
; 0.108  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.383      ;
; 0.222  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.497      ;
; 0.306  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 2.581      ;
; 0.993  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.199      ;
; 1.043  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.249      ;
; 1.064  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.270      ;
; 1.088  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.294      ;
; 1.151  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.350      ;
; 1.188  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.462      ;
; 1.198  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.397      ;
; 1.201  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.476      ;
; 1.235  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.441      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.238  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.527      ;
; 1.245  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.519      ;
; 1.250  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.456      ;
; 1.275  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.481      ;
; 1.296  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.571      ;
; 1.345  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.545      ;
; 1.346  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.546      ;
; 1.360  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.560      ;
; 1.364  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.638      ;
; 1.370  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.644      ;
; 1.375  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.650      ;
; 1.398  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.604      ;
; 1.399  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.674      ;
; 1.400  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.675      ;
; 1.406  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.695      ;
; 1.413  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.687      ;
; 1.418  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.707      ;
; 1.430  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.630      ;
; 1.433  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.708      ;
; 1.435  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.641      ;
; 1.442  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.731      ;
; 1.443  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.649      ;
; 1.444  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.650      ;
; 1.451  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.725      ;
; 1.460  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.734      ;
; 1.467  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[6]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.673      ;
; 1.470  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.744      ;
; 1.472  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.761      ;
; 1.480  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.769      ;
; 1.485  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.685      ;
; 1.488  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.777      ;
; 1.492  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.781      ;
; 1.492  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.781      ;
; 1.493  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.767      ;
; 1.495  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.784      ;
; 1.497  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.772      ;
; 1.499  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.561      ; 3.774      ;
; 1.507  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.796      ;
; 1.509  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.783      ;
; 1.514  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.788      ;
; 1.516  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.805      ;
; 1.522  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.796      ;
; 1.529  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.818      ;
; 1.531  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.820      ;
; 1.538  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.738      ;
; 1.541  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.830      ;
; 1.550  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.750      ;
; 1.552  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.758      ;
; 1.557  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.763      ;
; 1.565  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.854      ;
; 1.566  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.855      ;
; 1.568  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.857      ;
; 1.568  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.857      ;
; 1.569  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.858      ;
; 1.569  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.858      ;
; 1.572  ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.771      ;
; 1.577  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.062      ; 1.783      ;
; 1.580  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.869      ;
; 1.580  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.869      ;
; 1.581  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.870      ;
; 1.588  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.877      ;
; 1.590  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.864      ;
; 1.599  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.888      ;
; 1.604  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.893      ;
; 1.609  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.560      ; 3.883      ;
; 1.611  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.900      ;
; 1.614  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.814      ;
; 1.615  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.575      ; 3.904      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                             ;
+-------+------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                      ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; 0.201 ; vga:u_vga|v_sync ; vga:u_vga|cnt_slow[6]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.506      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][25]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][29]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][17]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][23]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][29]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][29]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][28]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][28]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][24]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.203 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][20]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.499      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][10]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][8]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[8][39]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][34]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][9]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][9]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][11]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[31][11]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][1]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][10]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.232 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][10]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.529      ;
; 0.237 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][0]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.544      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[30][11] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.957      ; 2.549      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[36][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][37]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[34][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[35][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[33][44]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.536      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|submarines[20][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.536      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[52][35]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[51][35]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[52][34]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[50][42]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][42]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[52][43]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[52][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[52][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[51][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[50][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[52][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.541      ;
; 0.244 ; vga:u_vga|v_sync ; vga:u_vga|rockets[64][1]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.543      ;
; 0.244 ; vga:u_vga|v_sync ; vga:u_vga|rockets[64][37]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.543      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][8]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.534      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[38][8]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.534      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[42][14]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.534      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[42][10]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.534      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[56][42]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.534      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[61][44]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[60][44]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[60][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[60][37]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[61][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[60][45]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[62][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[61][33]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[62][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[62][40]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[62][46]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[61][46]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[62][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[61][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[60][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[62][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.538      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[27][49]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.554      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[26][49]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.554      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[24][49]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.554      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[27][48]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.554      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[26][48]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.554      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[24][48]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.554      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][33]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][39]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[20][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][47]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[22][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][41]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[21][46]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.952      ; 2.553      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[20][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[18][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[16][15]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[20][6]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[19][6]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[18][6]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[19][7]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[19][3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
; 0.247 ; vga:u_vga|v_sync ; vga:u_vga|rockets[19][14]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.544      ;
+-------+------------------+------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.365 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.565      ;
; 0.365 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.565      ;
; 0.372 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.572      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.580      ;
; 0.465 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.470 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.488 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.688      ;
; 0.490 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.690      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.526 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.726      ;
; 0.528 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.728      ;
; 0.532 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.732      ;
; 0.534 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.734      ;
; 0.534 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.734      ;
; 0.544 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.745      ;
; 0.548 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.748      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.751      ;
; 0.563 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.763      ;
; 0.564 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.765      ;
; 0.565 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.765      ;
; 0.565 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.765      ;
; 0.566 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.766      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.772      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.772      ;
; 0.577 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.777      ;
; 0.578 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.778      ;
; 0.580 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.780      ;
; 0.601 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.800      ;
; 0.626 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.628 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.827      ;
; 0.631 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.637 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.837      ;
; 0.640 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.840      ;
; 0.642 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.842      ;
; 0.646 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.846      ;
; 0.652 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.852      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.853      ;
; 0.656 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.856      ;
; 0.658 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.858      ;
; 0.660 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.860      ;
; 0.661 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.861      ;
; 0.663 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.863      ;
; 0.666 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.866      ;
; 0.666 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.866      ;
; 0.666 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.866      ;
; 0.669 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.869      ;
; 0.716 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.916      ;
; 0.718 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.919      ;
; 0.735 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.936      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.940      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.046 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.842      ;
; 15.046 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.842      ;
; 15.046 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.057     ; 2.842      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.161 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.735      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.405 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.487      ;
; 16.412 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.483      ;
; 16.412 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.483      ;
; 16.412 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.483      ;
; 16.412 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.483      ;
; 16.412 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.483      ;
; 16.412 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.483      ;
; 16.425 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.471      ;
; 16.425 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.471      ;
; 16.425 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.049     ; 1.471      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.371      ;
; 2.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.371      ;
; 2.745 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.371      ;
; 2.754 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 1.379      ;
; 2.754 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 1.379      ;
; 2.754 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 1.379      ;
; 2.754 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 1.379      ;
; 2.754 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 1.379      ;
; 2.754 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 1.379      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 2.771 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.393      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 3.005 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 1.631      ;
; 4.020 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 2.637      ;
; 4.020 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 2.637      ;
; 4.020 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.627     ; 2.637      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                    ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][24]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][25]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][26]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][27]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][28]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][29]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][30]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][31]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][40]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][42]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][0]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][10] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][11] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][12] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][13] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][14] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][15] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][2]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][30] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][3]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][4]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][5]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][6]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][7]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][8]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][0]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][10] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][11] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][12] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][13] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][14] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][15] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][2]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][3]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][4]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][5]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][6]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][7]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][8]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][0]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][10] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][11] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][13] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][15] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][2]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][3]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][4]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][5]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][6]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][7]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][13] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][15] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][4]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][5]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][7]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][12] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][13] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][14] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][15] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][4]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][6]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][7]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][8]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][0]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][10] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][12] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][2]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][3]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][4]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][8]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][0]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][21] ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][2]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][3]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][8]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][9]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][0]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][2]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][24]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][25]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][26]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][27]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][28]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][29]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][30]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][31]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][36]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][38]  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.628 ; -194.274 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.356 ; -195.938 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 196.396 ; 196.031 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.980 ; 196.576 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.458   ; 6.438   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.557   ; 6.547   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.178   ; 6.200   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.401   ; 6.344   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.970   ; 6.858   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.643 ; 205.615 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.779 ; 205.641 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.144 ; 207.060 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.657 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.494 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.223   ; 6.201   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.319   ; 6.306   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.955   ; 5.972   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.169   ; 6.110   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.715   ; 6.605   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.086 ; 205.062 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.224 ; 205.086 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.812 ; 204.807 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.181 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.021 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.175 ; 205.033 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.524 ; 204.382 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.030   ; 205.172   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.327   ; 204.469   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -5.142 ; -65.137       ;
; CLOCK_50                                             ; -2.138 ; -41.366       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.858 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.325 ; -0.640        ;
; CLOCK_50                                             ; 0.089  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.188  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.675 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 1.731 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.257   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -5.142 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 6.100      ;
; -5.126 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 6.083      ;
; -5.069 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 6.027      ;
; -4.996 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.954      ;
; -4.980 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.937      ;
; -4.930 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.888      ;
; -4.927 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.885      ;
; -4.923 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.881      ;
; -4.911 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.868      ;
; -4.893 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.851      ;
; -4.885 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.843      ;
; -4.877 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.834      ;
; -4.869 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.826      ;
; -4.854 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.812      ;
; -4.842 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.800      ;
; -4.826 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.783      ;
; -4.820 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.778      ;
; -4.812 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.770      ;
; -4.784 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.742      ;
; -4.769 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.727      ;
; -4.740 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.698      ;
; -4.715 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.673      ;
; -4.681 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.639      ;
; -4.673 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.631      ;
; -4.630 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.588      ;
; -4.603 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.561      ;
; -4.594 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.552      ;
; -4.587 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.544      ;
; -4.530 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.488      ;
; -4.525 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.483      ;
; -4.491 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.449      ;
; -4.483 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.441      ;
; -4.445 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.403      ;
; -4.440 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.398      ;
; -4.429 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.425      ;
; -4.391 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.349      ;
; -4.348 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.344      ;
; -4.335 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.331      ;
; -4.299 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.257      ;
; -4.295 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.291      ;
; -4.283 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.279      ;
; -4.244 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.202      ;
; -4.230 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.188      ;
; -4.228 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.185      ;
; -4.223 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.181      ;
; -4.214 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.210      ;
; -4.202 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.198      ;
; -4.201 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.159      ;
; -4.196 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.154      ;
; -4.189 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.185      ;
; -4.188 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.146      ;
; -4.180 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.176      ;
; -4.172 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.168      ;
; -4.171 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.129      ;
; -4.166 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.123      ;
; -4.162 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 5.119      ;
; -4.149 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.145      ;
; -4.147 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.143      ;
; -4.145 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.103      ;
; -4.133 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.129      ;
; -4.129 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.125      ;
; -4.120 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.116      ;
; -4.099 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.095      ;
; -4.091 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.087      ;
; -4.086 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.082      ;
; -4.080 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.076      ;
; -4.078 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.074      ;
; -4.077 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 5.035      ;
; -4.048 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.044      ;
; -4.046 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.042      ;
; -4.038 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.034      ;
; -4.035 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.031      ;
; -4.032 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 4.990      ;
; -4.030 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 6.026      ;
; -4.020 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 4.977      ;
; -4.016 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 4.973      ;
; -4.001 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.997      ;
; -3.995 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.991      ;
; -3.945 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.941      ;
; -3.932 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.928      ;
; -3.918 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 4.876      ;
; -3.906 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 4.864      ;
; -3.898 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.894      ;
; -3.890 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.886      ;
; -3.890 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.886      ;
; -3.884 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.880      ;
; -3.861 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 4.818      ;
; -3.857 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 4.814      ;
; -3.847 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.843      ;
; -3.842 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 4.800      ;
; -3.815 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.811      ;
; -3.809 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.805      ;
; -3.801 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.029     ; 4.759      ;
; -3.799 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.795      ;
; -3.796 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.792      ;
; -3.781 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.777      ;
; -3.773 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.769      ;
; -3.756 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.589      ; 5.752      ;
; -3.744 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 4.701      ;
; -3.740 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.030     ; 4.697      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                      ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; -2.138 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.233      ;
; -2.138 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.233      ;
; -2.138 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.233      ;
; -2.109 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.204      ;
; -2.109 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.204      ;
; -2.109 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.204      ;
; -2.071 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.166      ;
; -2.071 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.166      ;
; -2.071 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.166      ;
; -2.026 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.121      ;
; -2.026 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.121      ;
; -2.026 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.121      ;
; -2.019 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.114      ;
; -2.019 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.114      ;
; -2.019 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.114      ;
; -1.973 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.068      ;
; -1.973 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.068      ;
; -1.973 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.068      ;
; -1.940 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.035      ;
; -1.940 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.035      ;
; -1.940 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 2.035      ;
; -1.935 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 2.025      ;
; -1.935 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 2.025      ;
; -1.935 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 2.025      ;
; -1.892 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.987      ;
; -1.892 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.987      ;
; -1.892 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.987      ;
; -1.871 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.961      ;
; -1.871 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.961      ;
; -1.871 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.961      ;
; -1.827 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.917      ;
; -1.827 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.917      ;
; -1.827 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.917      ;
; -1.820 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.915      ;
; -1.820 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.915      ;
; -1.820 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.915      ;
; -1.803 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.893      ;
; -1.803 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.893      ;
; -1.803 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.893      ;
; -1.759 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.849      ;
; -1.759 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.849      ;
; -1.759 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.849      ;
; -1.735 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.825      ;
; -1.735 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.825      ;
; -1.735 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.825      ;
; -1.691 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.781      ;
; -1.691 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.781      ;
; -1.691 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.781      ;
; -1.667 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.757      ;
; -1.667 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.757      ;
; -1.667 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.757      ;
; -1.623 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.713      ;
; -1.623 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.713      ;
; -1.623 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.713      ;
; -1.498 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.593      ;
; -1.498 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.593      ;
; -1.498 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.382     ; 1.593      ;
; -1.220 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.310      ;
; -1.220 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.310      ;
; -1.220 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.387     ; 1.310      ;
; -0.281 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.115      ; 1.978      ;
; -0.281 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.108      ; 1.971      ;
; -0.264 ; vga:u_vga|v_sync         ; vga:u_vga|out_v_sync         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.115      ; 1.961      ;
; -0.245 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][11] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.109      ; 1.936      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.214 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[20][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.116      ; 1.912      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.212 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.900      ;
; -0.203 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.107      ; 1.892      ;
; -0.197 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[30][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.115      ; 1.894      ;
; -0.178 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.107      ; 1.867      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[59][23]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[3][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[2][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[2][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][12]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][12]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][14]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][14]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][10]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[1][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.177 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[0][8]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.093      ; 1.852      ;
; -0.171 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.107      ; 1.860      ;
; -0.164 ; vga:u_vga|v_sync         ; vga:u_vga|cnt_slow[4]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.107      ; 1.853      ;
; -0.158 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][0]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.113      ; 1.853      ;
; -0.158 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.113      ; 1.853      ;
; -0.158 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][34]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.113      ; 1.853      ;
; -0.158 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.113      ; 1.853      ;
; -0.158 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[65][32]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.113      ; 1.853      ;
+--------+--------------------------+------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.858  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 2.681      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 15.877  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 2.661      ;
; 16.481  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.400     ; 2.056      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 16.600  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.398     ; 1.939      ;
; 17.356  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.188      ;
; 17.356  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.188      ;
; 17.356  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.188      ;
; 17.356  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.188      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.370  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.174      ;
; 17.448  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.093      ;
; 17.448  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.093      ;
; 17.908  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.633      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.791 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.144      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.797 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.139      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.810 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.124      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.816 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.119      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.840 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.095      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.859 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.075      ;
; 496.931 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.004      ;
; 496.931 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.004      ;
; 496.931 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.004      ;
; 496.931 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.004      ;
; 496.931 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.004      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.325 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.232      ;
; -0.315 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.242      ;
; -0.302 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.255      ;
; -0.273 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.284      ;
; -0.241 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.316      ;
; -0.231 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.326      ;
; -0.228 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.329      ;
; -0.220 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.337      ;
; -0.209 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.348      ;
; -0.167 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.390      ;
; -0.154 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.403      ;
; -0.137 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.420      ;
; -0.072 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.485      ;
; -0.019 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 1.538      ;
; 0.533  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.089      ;
; 0.543  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.099      ;
; 0.561  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.689      ;
; 0.565  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.122      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.133      ;
; 0.578  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.135      ;
; 0.594  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.160      ;
; 0.596  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.724      ;
; 0.597  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.163      ;
; 0.599  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.727      ;
; 0.609  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.737      ;
; 0.612  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.178      ;
; 0.613  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.179      ;
; 0.617  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.173      ;
; 0.620  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.176      ;
; 0.628  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.184      ;
; 0.636  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.202      ;
; 0.649  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.206      ;
; 0.652  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.209      ;
; 0.655  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.221      ;
; 0.660  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.217      ;
; 0.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.231      ;
; 0.668  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.234      ;
; 0.668  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.234      ;
; 0.671  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.228      ;
; 0.671  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.237      ;
; 0.672  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.228      ;
; 0.676  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.242      ;
; 0.679  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.245      ;
; 0.681  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.247      ;
; 0.681  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.237      ;
; 0.681  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.247      ;
; 0.681  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.237      ;
; 0.683  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.249      ;
; 0.686  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.252      ;
; 0.687  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.253      ;
; 0.690  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.256      ;
; 0.691  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.257      ;
; 0.694  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.260      ;
; 0.695  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.251      ;
; 0.700  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.266      ;
; 0.704  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.270      ;
; 0.705  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.271      ;
; 0.706  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.272      ;
; 0.707  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.263      ;
; 0.713  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.270      ;
; 0.717  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.273      ;
; 0.719  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.039      ; 0.842      ;
; 0.726  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.292      ;
; 0.729  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.295      ;
; 0.729  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.295      ;
; 0.729  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.039      ; 0.852      ;
; 0.730  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.296      ;
; 0.732  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.298      ;
; 0.734  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.862      ;
; 0.734  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.862      ;
; 0.735  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.301      ;
; 0.737  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.303      ;
; 0.737  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.303      ;
; 0.740  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.296      ;
; 0.742  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.308      ;
; 0.743  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.903      ; 2.300      ;
; 0.747  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.313      ;
; 0.748  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.314      ;
; 0.749  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.315      ;
; 0.756  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.312      ;
; 0.759  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.325      ;
; 0.759  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.044      ; 0.887      ;
; 0.762  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.328      ;
; 0.763  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.319      ;
; 0.763  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.329      ;
; 0.765  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.321      ;
; 0.772  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.338      ;
; 0.774  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.340      ;
; 0.776  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.902      ; 2.332      ;
; 0.777  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.343      ;
; 0.784  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.912      ; 2.350      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                     ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.089 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[6]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.468      ;
; 0.111 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[1]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.154      ; 1.484      ;
; 0.118 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[5]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.154      ; 1.491      ;
; 0.139 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[2]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.158      ; 1.516      ;
; 0.146 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.154      ; 1.519      ;
; 0.148 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[0]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.158      ; 1.525      ;
; 0.148 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[0][10]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.527      ;
; 0.152 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[3]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.158      ; 1.529      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[0]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[1]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[2]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[3]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[4]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[5]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[6]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[7]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[8]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[9]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[10]             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[11]             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.161 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_fast[12]             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.540      ;
; 0.162 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[30][0]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.167      ; 1.548      ;
; 0.162 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[0][1]         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.541      ;
; 0.170 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][7]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.167      ; 1.556      ;
; 0.176 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[0][0]         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.160      ; 1.555      ;
; 0.182 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[30][10]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.166      ; 1.567      ;
; 0.186 ; vga:u_vga|rockets[65][17]          ; vga:u_vga|rockets[65][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][22]          ; vga:u_vga|rockets[65][22]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][16]          ; vga:u_vga|rockets[65][16]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][24]          ; vga:u_vga|rockets[65][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][30]          ; vga:u_vga|rockets[65][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][25]          ; vga:u_vga|rockets[65][25]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][19]          ; vga:u_vga|rockets[65][19]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][21]          ; vga:u_vga|rockets[65][21]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][23]          ; vga:u_vga|rockets[65][23]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][18]          ; vga:u_vga|rockets[65][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][20]          ; vga:u_vga|rockets[65][20]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][28]          ; vga:u_vga|rockets[65][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][26]          ; vga:u_vga|rockets[65][26]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][27]          ; vga:u_vga|rockets[65][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][31]          ; vga:u_vga|rockets[65][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][29]          ; vga:u_vga|rockets[65][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][49]          ; vga:u_vga|rockets[65][49]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][48]          ; vga:u_vga|rockets[65][48]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20] ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; vga:u_vga|rockets[9][0]            ; vga:u_vga|rockets[8][0]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[11][7]           ; vga:u_vga|rockets[10][7]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[46][15]          ; vga:u_vga|rockets[45][15]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[33][18]          ; vga:u_vga|rockets[32][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[33][20]          ; vga:u_vga|rockets[32][20]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[14][30]          ; vga:u_vga|rockets[13][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[20][24]          ; vga:u_vga|rockets[19][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[61][18]          ; vga:u_vga|rockets[60][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[59][18]          ; vga:u_vga|rockets[58][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[60][31]          ; vga:u_vga|rockets[59][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[57][1]           ; vga:u_vga|rockets[56][1]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[62][3]           ; vga:u_vga|rockets[61][3]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[6][31]           ; vga:u_vga|rockets[5][31]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[8][6]            ; vga:u_vga|rockets[7][6]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[8][4]            ; vga:u_vga|rockets[7][4]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[11][1]           ; vga:u_vga|rockets[10][1]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[15][8]           ; vga:u_vga|rockets[14][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[51][20]          ; vga:u_vga|rockets[50][20]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[51][12]          ; vga:u_vga|rockets[50][12]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[49][14]          ; vga:u_vga|rockets[48][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[48][2]           ; vga:u_vga|rockets[47][2]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[64][34]          ; vga:u_vga|rockets[63][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[51][46]          ; vga:u_vga|rockets[50][46]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[39][47]          ; vga:u_vga|rockets[38][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[37][18]          ; vga:u_vga|rockets[36][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[36][28]          ; vga:u_vga|rockets[35][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[32][4]           ; vga:u_vga|rockets[31][4]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[35][7]           ; vga:u_vga|rockets[34][7]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[59][32]          ; vga:u_vga|rockets[58][32]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[28][23]          ; vga:u_vga|rockets[27][23]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[30][30]          ; vga:u_vga|rockets[29][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[28][24]          ; vga:u_vga|rockets[27][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[32][22]          ; vga:u_vga|rockets[31][22]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[4][43]           ; vga:u_vga|rockets[3][43]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[34][3]           ; vga:u_vga|rockets[33][3]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[1][47]           ; vga:u_vga|rockets[0][47]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[12][17]          ; vga:u_vga|rockets[11][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[16][23]          ; vga:u_vga|rockets[15][23]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[9][20]           ; vga:u_vga|rockets[8][20]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[58][24]          ; vga:u_vga|rockets[57][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[58][31]          ; vga:u_vga|rockets[57][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[61][8]           ; vga:u_vga|rockets[60][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[4][22]           ; vga:u_vga|rockets[3][22]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[32][13]          ; vga:u_vga|rockets[31][13]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[12][11]          ; vga:u_vga|rockets[11][11]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[14][2]           ; vga:u_vga|rockets[13][2]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[13][1]           ; vga:u_vga|rockets[12][1]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[13][7]           ; vga:u_vga|rockets[12][7]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[9][8]            ; vga:u_vga|rockets[8][8]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[29][14]          ; vga:u_vga|rockets[28][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[9][14]           ; vga:u_vga|rockets[8][14]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[6][14]           ; vga:u_vga|rockets[5][14]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.210 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.219 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.338      ;
; 0.233 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.352      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.279 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.283 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.285 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.318 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.321 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.326 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.446      ;
; 0.326 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.445      ;
; 0.330 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.449      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.451      ;
; 0.333 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.334 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.453      ;
; 0.335 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.342 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.342 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.347 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.466      ;
; 0.348 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.467      ;
; 0.349 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.468      ;
; 0.352 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.495      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.502      ;
; 0.390 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.509      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.402 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.521      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.522      ;
; 0.404 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.523      ;
; 0.405 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.524      ;
; 0.411 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.530      ;
; 0.412 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.531      ;
; 0.414 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.533      ;
; 0.416 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.535      ;
; 0.431 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.438 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.439 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.558      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.559      ;
; 0.441 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.560      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.565      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.675 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 1.863      ;
; 16.675 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 1.863      ;
; 16.675 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 1.863      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.401 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.143      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.590 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.951      ;
; 17.591 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.953      ;
; 17.591 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.953      ;
; 17.591 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.953      ;
; 17.591 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.953      ;
; 17.591 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.953      ;
; 17.591 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 0.953      ;
; 17.600 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.945      ;
; 17.600 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.945      ;
; 17.600 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.945      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.816      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.816      ;
; 1.731 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.816      ;
; 1.732 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.816      ;
; 1.732 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.816      ;
; 1.732 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.816      ;
; 1.732 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.816      ;
; 1.732 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.816      ;
; 1.732 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.816      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.818      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 1.887 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.099     ; 0.972      ;
; 2.511 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.590      ;
; 2.511 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.590      ;
; 2.511 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.105     ; 1.590      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.404  ; 0.588        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                    ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+
; 9.257 ; 9.441        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal     ;
; 9.257 ; 9.441        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal    ;
; 9.257 ; 9.441        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][32]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][36]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][38]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][14] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][11] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][32]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][34]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][43]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][33] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][39] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][41] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][44] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][45] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][36] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][38] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][40] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][44] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][45] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][0]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][33] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][36] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][40] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][45] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[22][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][0]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][10] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][32] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][36] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][38] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][8]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][0]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][17] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][19] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][1]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][21] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][23] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[24][8]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][0]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][17] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][19] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][1]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][21] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][23] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[25][8]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][0]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][17] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][19] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][1]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][21] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][8]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][0]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][11] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][14] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][1]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][2]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][43] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][43] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][5]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][32]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][33]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][34]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][35]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][37]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][39]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][41]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][43]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][45]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][47]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[30][12] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[30][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[30][49] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][36] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][48] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[31][49] ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.517 ; -195.799 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.568 ; -196.782 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.608 ; 196.911 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.980 ; 197.208 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 4.176   ; 4.315   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 4.236   ; 4.388   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 4.013   ; 4.149   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 4.118   ; 4.242   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.459   ; 4.599   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.786 ; 203.542 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.718 ; 203.657 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.517 ; 204.653 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.184 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.264 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 4.029   ; 4.161   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 4.088   ; 4.232   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.873   ; 4.001   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.975   ; 4.091   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.302   ; 4.433   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.416 ; 203.183 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.356 ; 203.293 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.028 ; 203.207 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.874 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.949 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.318 ; 203.225 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.883 ; 202.790 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.386   ; 203.479   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.895   ; 202.988   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -9.761   ; -0.406 ; 14.488   ; 1.731   ; -1.000              ;
;  CLOCK_50                                             ; -3.893   ; 0.089  ; N/A      ; N/A     ; 9.257               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.012   ; 0.188  ; 14.488   ; 1.731   ; 249.743             ;
;  vga:u_vga|v_sync                                     ; -9.761   ; -0.406 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                       ; -889.857 ; -0.779 ; 0.0      ; 0.0     ; -29.0               ;
;  CLOCK_50                                             ; -754.951 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  vga:u_vga|v_sync                                     ; -134.906 ; -0.779 ; N/A      ; N/A     ; -29.000             ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.893 ; -193.475 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.813 ; -195.310 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.608 ; 196.911 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.980 ; 197.208 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 7.125   ; 7.181   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 7.219   ; 7.324   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.809   ; 6.915   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 7.059   ; 7.077   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 7.674   ; 7.637   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 206.243 ; 206.085 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.365 ; 206.245 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.856 ; 207.882 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.039 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.968 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 4.029   ; 4.161   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 4.088   ; 4.232   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.873   ; 4.001   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.975   ; 4.091   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.302   ; 4.433   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.416 ; 203.183 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.356 ; 203.293 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.028 ; 203.207 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.874 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.949 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 880085   ; 0        ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 3390     ; 3510     ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 630908   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 880085   ; 0        ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 3390     ; 3510     ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 630908   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 11 23:20:41 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga:u_vga|v_sync vga:u_vga|v_sync
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.761
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.761      -134.906 vga:u_vga|v_sync 
    Info (332119):    -3.893      -754.951 CLOCK_50 
    Info (332119):    13.012         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.406
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.406        -0.779 vga:u_vga|v_sync 
    Info (332119):     0.186         0.000 CLOCK_50 
    Info (332119):     0.358         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.488         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.106
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.106         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -29.000 vga:u_vga|v_sync 
    Info (332119):     9.590         0.000 CLOCK_50 
    Info (332119):   249.747         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.595      -117.616 vga:u_vga|v_sync 
    Info (332119):    -3.436      -629.384 CLOCK_50 
    Info (332119):    13.666         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.232        -0.417 vga:u_vga|v_sync 
    Info (332119):     0.201         0.000 CLOCK_50 
    Info (332119):     0.311         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.046         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.745
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.745         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -29.000 vga:u_vga|v_sync 
    Info (332119):     9.591         0.000 CLOCK_50 
    Info (332119):   249.743         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.142       -65.137 vga:u_vga|v_sync 
    Info (332119):    -2.138       -41.366 CLOCK_50 
    Info (332119):    15.858         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.325
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.325        -0.640 vga:u_vga|v_sync 
    Info (332119):     0.089         0.000 CLOCK_50 
    Info (332119):     0.188         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.675         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.731         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -29.000 vga:u_vga|v_sync 
    Info (332119):     9.257         0.000 CLOCK_50 
    Info (332119):   249.781         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Sat Apr 11 23:20:51 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


