$date
	Sat Sep 24 21:42:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_clock_tb $end
$var wire 1 ! clk $end
$scope module uut $end
$var wire 1 ! clk $end
$var reg 1 " apulse $end
$var reg 1 # hlt $end
$var reg 1 $ mpulse $end
$var reg 1 % select $end
$scope module test $end
$var wire 1 " apulse $end
$var wire 1 ! clk $end
$var wire 1 # hlt $end
$var wire 1 $ mpulse $end
$var wire 1 % select $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
1"
1!
$end
#1
0!
0"
#2
1!
1"
#3
0!
0"
#4
1!
1"
#5
0!
0"
#6
1!
1"
#7
0!
0"
#8
1!
1"
#9
0!
0"
#10
1!
1"
