// Seed: 3990981979
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4,
    output wor id_5
);
  wire id_7;
  assign id_5 = -1;
  assign module_1.id_13 = 0;
  assign id_4 = 1;
  assign id_7 = id_7;
  assign id_5 = 1;
  assign id_7 = (id_0);
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input uwire id_6,
    inout tri1 id_7,
    output wire id_8
);
  assign id_8 = -1;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_8,
      id_5
  );
  assign id_5 = id_4;
  wire id_11;
  assign id_0 = -1;
  logic id_12;
  reg   id_13;
  always @(id_6 * id_10 - 1 or posedge -1) begin : LABEL_0
    begin : LABEL_1
      id_13 = -1;
    end
  end
endmodule
