Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Mar 29 22:34:54 2023
| Host         : MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Fullmodule_timing_summary_routed.rpt -pb Fullmodule_timing_summary_routed.pb -rpx Fullmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : Fullmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.021ns  (logic 5.220ns (43.424%)  route 6.801ns (56.576%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           2.320     5.346    nolabel_line27/co2
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.040     8.510    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.021 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.021    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.808ns  (logic 5.238ns (44.363%)  route 6.570ns (55.637%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           2.153     5.179    nolabel_line27/co2
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.303 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.976     8.279    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.808 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.808    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.644ns  (logic 5.244ns (45.039%)  route 6.400ns (54.961%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           2.155     5.181    nolabel_line27/co2
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.804     8.109    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.644 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.644    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.604ns  (logic 5.229ns (45.063%)  route 6.375ns (54.937%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           2.322     5.348    nolabel_line27/co2
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.472 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.612     8.084    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.604 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.604    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 5.241ns (45.400%)  route 6.303ns (54.600%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           2.150     5.176    nolabel_line27/co2
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.712     8.012    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.544 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.544    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.490ns  (logic 5.250ns (45.688%)  route 6.241ns (54.312%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.388     2.854    b_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     2.978 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.056     5.034    w0[2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     5.158 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.797     7.955    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.490 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.490    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 5.214ns (46.071%)  route 6.103ns (53.929%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           1.918     4.944    nolabel_line27/co2
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.068 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.744     7.812    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.317 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.317    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 5.218ns (56.899%)  route 3.953ns (43.101%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.441     2.902    a_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.026 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.446     3.472    nolabel_line27/co2
    SLICE_X0Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.596 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.662    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.171 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.171    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 5.324ns (60.837%)  route 3.427ns (39.163%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           1.565     3.020    nolabel_line29/in_IBUF[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.150     3.170 r  nolabel_line29/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.032    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.750 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.750    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 5.311ns (61.808%)  route 3.282ns (38.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.608     3.064    nolabel_line29/in_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.150     3.214 r  nolabel_line29/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.888    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.593 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.593    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.469ns (60.531%)  route 0.958ns (39.469%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.566     0.789    nolabel_line29/in_IBUF[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  nolabel_line29/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.226    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.426 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.426    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.537ns (63.233%)  route 0.894ns (36.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.566     0.789    nolabel_line29/in_IBUF[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.048     0.837 r  nolabel_line29/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.165    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.431 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.431    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.482ns (60.854%)  route 0.953ns (39.146%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           0.452     0.679    b_IBUF[3]
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.045     0.724 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.225    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.435 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.435    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.493ns (61.258%)  route 0.944ns (38.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  in_IBUF[0]_inst/O
                         net (fo=4, routed)           0.586     0.810    nolabel_line29/in_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.855 r  nolabel_line29/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.214    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.438 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.438    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.552ns (60.716%)  route 1.004ns (39.284%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           0.586     0.810    nolabel_line29/in_IBUF[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.049     0.859 r  nolabel_line29/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.277    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     2.556 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.556    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.273ns  (logic 1.493ns (45.613%)  route 1.780ns (54.387%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           0.962     1.189    b_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.234 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.052    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.273 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.273    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.504ns (45.055%)  route 1.834ns (54.945%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           0.973     1.200    b_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.245 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.106    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.339 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.339    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.416ns  (logic 1.477ns (43.250%)  route 1.939ns (56.750%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           1.050     1.277    b_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.322 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.889     2.211    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.416 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.416    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.482ns  (logic 1.484ns (42.612%)  route 1.998ns (57.388%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           0.961     1.188    b_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.233 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.037     2.270    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.482 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.482    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.495ns  (logic 1.508ns (43.143%)  route 1.987ns (56.857%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           1.075     1.301    b_IBUF[3]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.346 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.913     2.259    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.495 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.495    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------





