// Seed: 3517111890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wor id_3;
  module_0(
      id_3, id_3, id_1, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_2[1] = id_3 == 1;
endmodule
