Huang, A., and Kintala, C. (1993). Software-implemented fault toler-
ance: Technologies and experience. Proceedings of the Twenty-Third
Annual International Symposium on Fault-Tolerant Computing, 2–9.
Johnson, B., Aylor, J., and Hana, H. (1988). Efﬁcient use of time and
hardware redundancy for concurrent error detection in a 32-bit
VLSI adder. IEEE Journal of the Solid-State Circuits 23(1), 208–215.
fault-tolerant digital