--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y51.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y50.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y54.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35711 paths analyzed, 15844 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.151ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160 (SLICE_X100Y91.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmp_en_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.008ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmp_en_0 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y90.AQ     Tcko                  0.447   tmp_data
                                                       tmp_en_0
    SLICE_X94Y110.D3     net (fanout=32)       2.477   tmp_en<0>
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X100Y91.CE     net (fanout=51)       4.550   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X100Y91.CLK    Tceck                 0.331   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<163>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (0.981ns logic, 7.027ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.827 - 0.862)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.AQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
    SLICE_X94Y110.D4     net (fanout=209)      1.113   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X100Y91.CE     net (fanout=51)       4.550   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X100Y91.CLK    Tceck                 0.331   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<163>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (0.925ns logic, 5.663ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.827 - 0.862)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.AQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
    SLICE_X94Y110.D2     net (fanout=3)        1.050   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X100Y91.CE     net (fanout=51)       4.550   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X100Y91.CLK    Tceck                 0.331   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<163>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_160
    -------------------------------------------------  ---------------------------
    Total                                      6.525ns (0.925ns logic, 5.600ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166 (SLICE_X101Y90.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmp_en_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.996ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmp_en_0 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y90.AQ     Tcko                  0.447   tmp_data
                                                       tmp_en_0
    SLICE_X94Y110.D3     net (fanout=32)       2.477   tmp_en<0>
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X101Y90.CE     net (fanout=51)       4.529   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X101Y90.CLK    Tceck                 0.340   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<167>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (0.990ns logic, 7.006ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.824 - 0.862)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.AQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
    SLICE_X94Y110.D4     net (fanout=209)      1.113   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X101Y90.CE     net (fanout=51)       4.529   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X101Y90.CLK    Tceck                 0.340   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<167>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (0.934ns logic, 5.642ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.824 - 0.862)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.AQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
    SLICE_X94Y110.D2     net (fanout=3)        1.050   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X101Y90.CE     net (fanout=51)       4.529   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X101Y90.CLK    Tceck                 0.340   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<167>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_166
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (0.934ns logic, 5.579ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165 (SLICE_X101Y90.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmp_en_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.980ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmp_en_0 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y90.AQ     Tcko                  0.447   tmp_data
                                                       tmp_en_0
    SLICE_X94Y110.D3     net (fanout=32)       2.477   tmp_en<0>
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X101Y90.CE     net (fanout=51)       4.529   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X101Y90.CLK    Tceck                 0.324   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<167>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165
    -------------------------------------------------  ---------------------------
    Total                                      7.980ns (0.974ns logic, 7.006ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.824 - 0.862)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.AQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
    SLICE_X94Y110.D4     net (fanout=209)      1.113   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd2
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X101Y90.CE     net (fanout=51)       4.529   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X101Y90.CLK    Tceck                 0.324   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<167>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165
    -------------------------------------------------  ---------------------------
    Total                                      6.560ns (0.918ns logic, 5.642ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.824 - 0.862)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.AQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
    SLICE_X94Y110.D2     net (fanout=3)        1.050   link_tracking_1_inst/tracking_core_inst/track_4_inst/state_FSM_FFd1
    SLICE_X94Y110.D      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv1
    SLICE_X101Y90.CE     net (fanout=51)       4.529   link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0276_inv
    SLICE_X101Y90.CLK    Tceck                 0.324   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<167>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_165
    -------------------------------------------------  ---------------------------
    Total                                      6.497ns (0.918ns logic, 5.579ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_82 (SLICE_X106Y127.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_82 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_82 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.431 - 0.340)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_82 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y128.CQ    Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<83>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_82
    SLICE_X106Y127.CX    net (fanout=2)        0.190   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
    SLICE_X106Y127.CLK   Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<2><83>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_82
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.248ns logic, 0.190ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_83 (SLICE_X106Y127.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_83 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_83 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.431 - 0.340)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_83 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y128.DQ    Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<83>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_83
    SLICE_X106Y127.DX    net (fanout=2)        0.191   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<83>
    SLICE_X106Y127.CLK   Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<2><83>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_83
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.248ns logic, 0.191ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_81 (SLICE_X106Y127.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_81 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.431 - 0.340)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_81 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y128.BQ    Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<83>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_81
    SLICE_X106Y127.BX    net (fanout=2)        0.200   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<81>
    SLICE_X106Y127.CLK   Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<2><83>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_81
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.248ns logic, 0.200ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y51.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y50.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y54.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      6.521ns|            0|            0|            0|        35711|
| TS_clk40MHz_0                 |     25.000ns|      8.151ns|          N/A|            0|            0|        35711|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.151|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35711 paths, 0 nets, and 15082 connections

Design statistics:
   Minimum period:   8.151ns{1}   (Maximum frequency: 122.684MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 08 12:52:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



