Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Nov 22 15:33:38 2017
| Host         : all running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -rpx system_top_wrapper_timing_summary_routed.rpx
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.734        0.000                      0                18476        0.018        0.000                      0                18476        3.000        0.000                       0                  6534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_top_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
system_top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_top_clk_wiz_0_0          8.734        0.000                      0                12848        0.018        0.000                      0                12848        9.020        0.000                       0                  6529  
  clkfbout_system_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_system_top_clk_wiz_0_0  clk_out1_system_top_clk_wiz_0_0       10.730        0.000                      0                 5628        0.556        0.000                      0                 5628  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.915ns  (logic 0.580ns (5.314%)  route 10.335ns (94.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 21.477 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          1.087    12.568    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.474    21.477    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[0]/C
                         clock pessimism              0.114    21.591    
                         clock uncertainty           -0.084    21.507    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    21.302    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.915ns  (logic 0.580ns (5.314%)  route 10.335ns (94.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 21.477 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          1.087    12.568    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.474    21.477    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[1]/C
                         clock pessimism              0.114    21.591    
                         clock uncertainty           -0.084    21.507    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    21.302    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.915ns  (logic 0.580ns (5.314%)  route 10.335ns (94.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 21.477 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          1.087    12.568    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.474    21.477    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[2]/C
                         clock pessimism              0.114    21.591    
                         clock uncertainty           -0.084    21.507    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    21.302    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.915ns  (logic 0.580ns (5.314%)  route 10.335ns (94.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 21.477 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          1.087    12.568    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.474    21.477    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y67         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[3]/C
                         clock pessimism              0.114    21.591    
                         clock uncertainty           -0.084    21.507    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    21.302    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 0.580ns (5.384%)  route 10.192ns (94.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          0.944    12.425    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.471    21.474    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[10]/C
                         clock pessimism              0.114    21.588    
                         clock uncertainty           -0.084    21.504    
    SLICE_X33Y69         FDCE (Setup_fdce_C_CE)      -0.205    21.299    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.299    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 0.580ns (5.384%)  route 10.192ns (94.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          0.944    12.425    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.471    21.474    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[11]/C
                         clock pessimism              0.114    21.588    
                         clock uncertainty           -0.084    21.504    
    SLICE_X33Y69         FDCE (Setup_fdce_C_CE)      -0.205    21.299    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         21.299    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 0.580ns (5.384%)  route 10.192ns (94.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          0.944    12.425    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.471    21.474    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[8]/C
                         clock pessimism              0.114    21.588    
                         clock uncertainty           -0.084    21.504    
    SLICE_X33Y69         FDCE (Setup_fdce_C_CE)      -0.205    21.299    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.299    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 0.580ns (5.384%)  route 10.192ns (94.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          0.944    12.425    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.471    21.474    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[9]/C
                         clock pessimism              0.114    21.588    
                         clock uncertainty           -0.084    21.504    
    SLICE_X33Y69         FDCE (Setup_fdce_C_CE)      -0.205    21.299    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.299    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 0.580ns (5.390%)  route 10.180ns (94.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 21.468 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          0.933    12.413    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y74         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.465    21.468    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y74         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[28]/C
                         clock pessimism              0.114    21.582    
                         clock uncertainty           -0.084    21.498    
    SLICE_X33Y74         FDCE (Setup_fdce_C_CE)      -0.205    21.293    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[28]
  -------------------------------------------------------------------
                         required time                         21.293    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 0.580ns (5.390%)  route 10.180ns (94.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 21.468 - 20.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.650     1.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y88         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     2.109 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/Q
                         net (fo=1502, routed)        9.247    11.356    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/write_axi_enable
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124    11.480 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1[0]_i_1/O
                         net (fo=32, routed)          0.933    12.413    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1
    SLICE_X33Y74         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.465    21.468    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y74         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[29]/C
                         clock pessimism              0.114    21.582    
                         clock uncertainty           -0.084    21.498    
    SLICE_X33Y74         FDCE (Setup_fdce_C_CE)      -0.205    21.293    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter6_out1_reg[29]
  -------------------------------------------------------------------
                         required time                         21.293    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  8.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay_out1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable28_switch_delay_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.455%)  route 0.190ns (50.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X51Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay_out1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay_out1_reg[16]/Q
                         net (fo=2, routed)           0.190     0.965    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_signal_edg1/O45[4]
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.045     1.010 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_signal_edg1/Unit_Delay_Enabled_Resettable28_switch_delay[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.010    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable15_switch_delay[3]
    SLICE_X49Y114        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable28_switch_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.907     0.909    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X49Y114        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable28_switch_delay_reg[3]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.092     0.992    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable28_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.289%)  route 0.175ns (57.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.639     0.641    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X47Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.128     0.769 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[23]/Q
                         net (fo=1, routed)           0.175     0.944    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][23]
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.907     0.909    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[23]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X50Y108        FDCE (Hold_fdce_C_D)         0.006     0.906    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay16_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.044%)  route 0.203ns (58.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.545     0.547    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y73         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_fdce_C_Q)         0.141     0.688 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_11_reg[2]/Q
                         net (fo=1, routed)           0.203     0.890    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_11_reg[7][2]
    SLICE_X51Y74         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay16_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.806     0.808    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X51Y74         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay16_out1_reg[2]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.047     0.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay16_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.450%)  route 0.226ns (61.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.639     0.641    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X47Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[20]/Q
                         net (fo=1, routed)           0.226     1.008    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][20]
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.907     0.909    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[20]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X50Y108        FDCE (Hold_fdce_C_D)         0.063     0.963    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.994%)  route 0.177ns (58.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.639     0.641    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X47Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.128     0.769 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[26]/Q
                         net (fo=1, routed)           0.177     0.946    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][26]
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.907     0.909    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X50Y108        FDCE (Hold_fdce_C_D)         0.000     0.900    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay27_out1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.775%)  route 0.242ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.633     0.635    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y117        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[0]/Q
                         net (fo=1, routed)           0.242     1.019    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_22_reg[7][0]
    SLICE_X50Y119        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay27_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.898     0.900    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y119        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay27_out1_reg[0]/C
                         clock pessimism             -0.009     0.891    
    SLICE_X50Y119        FDCE (Hold_fdce_C_D)         0.076     0.967    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay27_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay18_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable12_switch_delay_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.662%)  route 0.204ns (47.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.552     0.554    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y83         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay18_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.128     0.682 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay18_out1_reg[7]/Q
                         net (fo=1, routed)           0.204     0.886    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay18_out1[7]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.099     0.985 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable12_switch_delay[7]_i_1/O
                         net (fo=1, routed)           0.000     0.985    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable12_switch_delay[7]_i_1_n_0
    SLICE_X50Y83         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable12_switch_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.815     0.817    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X50Y83         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable12_switch_delay_reg[7]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.121     0.933    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable12_switch_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.872%)  route 0.175ns (54.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.639     0.641    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X46Y109        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.148     0.789 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[29]/Q
                         net (fo=1, routed)           0.175     0.964    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][29]
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.907     0.909    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y108        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[29]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X50Y108        FDCE (Hold_fdce_C_D)         0.011     0.911    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.704%)  route 0.203ns (55.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.548     0.550    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y82         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_10_reg[7]/Q
                         net (fo=1, routed)           0.203     0.917    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_10_reg[7][7]
    SLICE_X49Y83         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.819     0.821    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y83         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[7]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X49Y83         FDCE (Hold_fdce_C_D)         0.047     0.863    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.573     0.575    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.112     0.828    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y89         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.843     0.845    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.254     0.591    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.774    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    system_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y68     system_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y101    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y101    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y101    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y102    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y102    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y102    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y102    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y103    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y103    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y68     system_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_clk_wiz_0_0
  To Clock:  clkfbout_system_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.730ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.580ns (6.581%)  route 8.233ns (93.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 21.714 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.843    10.509    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[0]
    SLICE_X64Y133        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.711    21.714    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X64Y133        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[1]/C
                         clock pessimism              0.014    21.728    
                         clock uncertainty           -0.084    21.644    
    SLICE_X64Y133        FDCE (Recov_fdce_C_CLR)     -0.405    21.239    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[1]
  -------------------------------------------------------------------
                         required time                         21.239    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 10.730    

Slack (MET) :             10.734ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_47_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.580ns (6.584%)  route 8.229ns (93.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 21.714 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.839    10.505    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[0]
    SLICE_X65Y133        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_47_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.711    21.714    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X65Y133        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_47_reg[1]/C
                         clock pessimism              0.014    21.728    
                         clock uncertainty           -0.084    21.644    
    SLICE_X65Y133        FDCE (Recov_fdce_C_CLR)     -0.405    21.239    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_47_reg[1]
  -------------------------------------------------------------------
                         required time                         21.239    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 10.734    

Slack (MET) :             10.864ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 0.580ns (6.683%)  route 8.098ns (93.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 21.713 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.708    10.375    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[0]
    SLICE_X64Y132        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.710    21.713    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X64Y132        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[1]/C
                         clock pessimism              0.014    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X64Y132        FDCE (Recov_fdce_C_CLR)     -0.405    21.238    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[1]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 10.864    

Slack (MET) :             10.868ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_40_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 0.580ns (6.687%)  route 8.094ns (93.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 21.713 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.704    10.370    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[0]
    SLICE_X65Y132        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_40_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.710    21.713    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X65Y132        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_40_reg[1]/C
                         clock pessimism              0.014    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X65Y132        FDCE (Recov_fdce_C_CLR)     -0.405    21.238    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_40_reg[1]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 10.868    

Slack (MET) :             10.875ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.580ns (6.628%)  route 8.171ns (93.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 21.710 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.780    10.447    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[0]
    SLICE_X66Y130        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.707    21.710    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X66Y130        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[1]/C
                         clock pessimism              0.014    21.724    
                         clock uncertainty           -0.084    21.640    
    SLICE_X66Y130        FDCE (Recov_fdce_C_CLR)     -0.319    21.321    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[1]
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 10.875    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 0.580ns (6.965%)  route 7.747ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 21.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.337     4.489    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.613 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.411    10.023    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X53Y63         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.464    21.467    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X53Y63         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[2]/C
                         clock pessimism              0.014    21.481    
                         clock uncertainty           -0.084    21.397    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.405    20.992    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_41_reg[2]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.580ns (6.739%)  route 8.027ns (93.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 21.713 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.636    10.303    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[0]
    SLICE_X66Y132        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.710    21.713    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X66Y132        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[1]/C
                         clock pessimism              0.014    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X66Y132        FDCE (Recov_fdce_C_CLR)     -0.319    21.324    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[1]
  -------------------------------------------------------------------
                         required time                         21.324    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/Delay_out1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 0.580ns (6.848%)  route 7.890ns (93.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 21.697 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.824     5.976    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X43Y120        LUT2 (Prop_lut2_I0_O)        0.124     6.100 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/SA1_out1[1]_i_2/O
                         net (fo=116, routed)         4.066    10.166    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0][0]
    SLICE_X29Y117        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/Delay_out1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.694    21.697    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/IPCORE_CLK
    SLICE_X29Y117        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/Delay_out1_reg/C
                         clock pessimism              0.014    21.711    
                         clock uncertainty           -0.084    21.627    
    SLICE_X29Y117        FDCE (Recov_fdce_C_CLR)     -0.405    21.222    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                         21.222    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay40_out1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 0.580ns (6.874%)  route 7.857ns (93.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.467    10.133    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_2[1]
    SLICE_X61Y130        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay40_out1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.706    21.709    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X61Y130        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay40_out1_reg[1]/C
                         clock pessimism              0.014    21.723    
                         clock uncertainty           -0.084    21.639    
    SLICE_X61Y130        FDCE (Recov_fdce_C_CLR)     -0.405    21.234    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay40_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay41_out1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 0.580ns (6.874%)  route 7.857ns (93.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.693     1.696    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.390     5.542    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.666 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[0]_i_1/O
                         net (fo=125, routed)         4.467    10.133    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_2[1]
    SLICE_X61Y130        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay41_out1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        1.706    21.709    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X61Y130        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay41_out1_reg[1]/C
                         clock pessimism              0.014    21.723    
                         clock uncertainty           -0.084    21.639    
    SLICE_X61Y130        FDCE (Recov_fdce_C_CLR)     -0.405    21.234    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay41_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 11.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable28_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable28_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable28_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable28_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable35_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable35_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable35_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable35_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable37_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable37_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable37_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable37_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable38_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable38_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable38_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable38_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable50_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable50_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable50_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable50_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable55_switch_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.914%)  route 0.514ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.272     1.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.115 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable3_switch_delay[4]_i_2/O
                         net (fo=125, routed)         0.242     1.357    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0[0]
    SLICE_X47Y121        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable55_switch_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.900     0.902    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X47Y121        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable55_switch_delay_reg[0]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X47Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.801    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable55_switch_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.909%)  route 0.568ns (73.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.295     1.094    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X42Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.139 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/SA1_out1[3]_i_2/O
                         net (fo=125, routed)         0.272     1.411    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/AR[1]
    SLICE_X38Y111        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.910     0.912    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X38Y111        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[28]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.909%)  route 0.568ns (73.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.295     1.094    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X42Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.139 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/SA1_out1[3]_i_2/O
                         net (fo=125, routed)         0.272     1.411    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/AR[1]
    SLICE_X38Y111        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.910     0.912    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X38Y111        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[29]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_out1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.909%)  route 0.568ns (73.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.632     0.634    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X50Y113        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDCE (Prop_fdce_C_Q)         0.164     0.798 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.295     1.094    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X42Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.139 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/SA1_out1[3]_i_2/O
                         net (fo=125, routed)         0.272     1.411    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/AR[0]
    SLICE_X39Y111        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6528, routed)        0.910     0.912    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/IPCORE_CLK
    SLICE_X39Y111        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_out1_reg[12]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X39Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.599    





