/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p72v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 20677.900000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.010898, 1.015308, 1.024443, 1.047123, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.010898, 1.015308, 1.024443, 1.047123, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.909808, 0.913777, 0.921999, 0.942411, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.909808, 0.913777, 0.921999, 0.942411, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014065" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015754" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.010898, 1.015308, 1.024443, 1.047123, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.010898, 1.015308, 1.024443, 1.047123, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.909808, 0.913777, 0.921999, 0.942411, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.909808, 0.913777, 0.921999, 0.942411, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014065" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015754" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003619, 0.003619, 0.003619, 0.003619, 0.003619" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003619, 0.003619, 0.003619, 0.003619, 0.003619" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.504070, 0.526850, 0.550650, 0.596750, 0.688750",\
              "0.513330, 0.536110, 0.559910, 0.606010, 0.698010",\
              "0.524310, 0.547090, 0.570890, 0.616990, 0.708990",\
              "0.539080, 0.561860, 0.585660, 0.631760, 0.723760",\
              "0.556000, 0.578780, 0.602580, 0.648680, 0.740680"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.504070, 0.526850, 0.550650, 0.596750, 0.688750",\
              "0.513330, 0.536110, 0.559910, 0.606010, 0.698010",\
              "0.524310, 0.547090, 0.570890, 0.616990, 0.708990",\
              "0.539080, 0.561860, 0.585660, 0.631760, 0.723760",\
              "0.556000, 0.578780, 0.602580, 0.648680, 0.740680"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491",\
              "0.015041, 0.055264, 0.098204, 0.191914, 0.381491"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.603708, 0.627228, 0.652953, 0.703668, 0.804783",\
              "0.614313, 0.637833, 0.663558, 0.714273, 0.815388",\
              "0.627333, 0.650853, 0.676578, 0.727293, 0.828408",\
              "0.644553, 0.668073, 0.693798, 0.744513, 0.845628",\
              "0.664923, 0.688443, 0.714168, 0.764883, 0.865998"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.603708, 0.627228, 0.652953, 0.703668, 0.804783",\
              "0.614313, 0.637833, 0.663558, 0.714273, 0.815388",\
              "0.627333, 0.650853, 0.676578, 0.727293, 0.828408",\
              "0.644553, 0.668073, 0.693798, 0.744513, 0.845628",\
              "0.664923, 0.688443, 0.714168, 0.764883, 0.865998"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693",\
              "0.014388, 0.055146, 0.105183, 0.207417, 0.411693"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035607 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.173439, 0.184779, 0.198744, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.352926, 0.369831, 0.386946, 0.410571, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.010898, 1.015308, 1.024443, 1.047123, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.010898, 1.015308, 1.024443, 1.047123, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.101342" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057859" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.272897" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.058819" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.788661" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.058833" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.030782" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.058826" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.034702" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001650 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018706" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019929" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.261160, 0.275928, 0.294856, 0.325848, 0.371816",\
              "0.261056, 0.275824, 0.294752, 0.325744, 0.371712",\
              "0.261056, 0.275824, 0.294752, 0.325744, 0.371712",\
              "0.260848, 0.275616, 0.294544, 0.325536, 0.371504",\
              "0.260328, 0.275096, 0.294024, 0.325016, 0.370984"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.261160, 0.275928, 0.294856, 0.325848, 0.371816",\
              "0.261056, 0.275824, 0.294752, 0.325744, 0.371712",\
              "0.261056, 0.275824, 0.294752, 0.325744, 0.371712",\
              "0.260848, 0.275616, 0.294544, 0.325536, 0.371504",\
              "0.260328, 0.275096, 0.294024, 0.325016, 0.370984"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134020, 0.121620, 0.110120, 0.094020, 0.073020",\
              "0.149020, 0.136620, 0.125120, 0.109020, 0.088020",\
              "0.165320, 0.152920, 0.141420, 0.125320, 0.104320",\
              "0.188420, 0.176020, 0.164520, 0.148420, 0.127420",\
              "0.219720, 0.207320, 0.195820, 0.179720, 0.158720"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134020, 0.121620, 0.110120, 0.094020, 0.073020",\
              "0.149020, 0.136620, 0.125120, 0.109020, 0.088020",\
              "0.165320, 0.152920, 0.141420, 0.125320, 0.104320",\
              "0.188420, 0.176020, 0.164520, 0.148420, 0.127420",\
              "0.219720, 0.207320, 0.195820, 0.179720, 0.158720"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001410 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.014065" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015754" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222992, 0.235056, 0.251488, 0.280088, 0.322208",\
              "0.222888, 0.234952, 0.251384, 0.279984, 0.322104",\
              "0.222784, 0.234848, 0.251280, 0.279880, 0.322000",\
              "0.222472, 0.234536, 0.250968, 0.279568, 0.321688",\
              "0.222264, 0.234328, 0.250760, 0.279360, 0.321480"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222992, 0.235056, 0.251488, 0.280088, 0.322208",\
              "0.222888, 0.234952, 0.251384, 0.279984, 0.322104",\
              "0.222784, 0.234848, 0.251280, 0.279880, 0.322000",\
              "0.222472, 0.234536, 0.250968, 0.279568, 0.321688",\
              "0.222264, 0.234328, 0.250760, 0.279360, 0.321480"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151960, 0.140160, 0.125560, 0.104660, 0.077760",\
              "0.167860, 0.156060, 0.141460, 0.120560, 0.093660",\
              "0.184560, 0.172760, 0.158160, 0.137260, 0.110360",\
              "0.205360, 0.193560, 0.178960, 0.158060, 0.131160",\
              "0.228360, 0.216560, 0.201960, 0.181060, 0.154160"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151960, 0.140160, 0.125560, 0.104660, 0.077760",\
              "0.167860, 0.156060, 0.141460, 0.120560, 0.093660",\
              "0.184560, 0.172760, 0.158160, 0.137260, 0.110360",\
              "0.205360, 0.193560, 0.178960, 0.158060, 0.131160",\
              "0.228360, 0.216560, 0.201960, 0.181060, 0.154160"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001424 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005610" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005774" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.205083, 0.218395, 0.235763, 0.264987, 0.308667",\
              "0.204979, 0.218291, 0.235659, 0.264883, 0.308563",\
              "0.204979, 0.218291, 0.235659, 0.264883, 0.308563",\
              "0.204667, 0.217979, 0.235347, 0.264571, 0.308251",\
              "0.204771, 0.218083, 0.235451, 0.264675, 0.308355"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.205083, 0.218395, 0.235763, 0.264987, 0.308667",\
              "0.204979, 0.218291, 0.235659, 0.264883, 0.308563",\
              "0.204979, 0.218291, 0.235659, 0.264883, 0.308563",\
              "0.204667, 0.217979, 0.235347, 0.264571, 0.308251",\
              "0.204771, 0.218083, 0.235451, 0.264675, 0.308355"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.157940, 0.147540, 0.136540, 0.120440, 0.099340",\
              "0.173840, 0.163440, 0.152440, 0.136340, 0.115240",\
              "0.190340, 0.179940, 0.168940, 0.152840, 0.131740",\
              "0.211240, 0.200840, 0.189840, 0.173740, 0.152640",\
              "0.234540, 0.224140, 0.213140, 0.197040, 0.175940"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.157940, 0.147540, 0.136540, 0.120440, 0.099340",\
              "0.173840, 0.163440, 0.152440, 0.136340, 0.115240",\
              "0.190340, 0.179940, 0.168940, 0.152840, 0.131740",\
              "0.211240, 0.200840, 0.189840, 0.173740, 0.152640",\
              "0.234540, 0.224140, 0.213140, 0.197040, 0.175940"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000847 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002724" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003062" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177690, 0.189026, 0.209930, 0.240610, 0.292922",\
              "0.172906, 0.184242, 0.205146, 0.235826, 0.288138",\
              "0.171138, 0.182474, 0.203378, 0.234058, 0.286370",\
              "0.177170, 0.188506, 0.209410, 0.240090, 0.292402",\
              "0.206498, 0.217834, 0.238738, 0.269418, 0.321730"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177690, 0.189026, 0.209930, 0.240610, 0.292922",\
              "0.172906, 0.184242, 0.205146, 0.235826, 0.288138",\
              "0.171138, 0.182474, 0.203378, 0.234058, 0.286370",\
              "0.177170, 0.188506, 0.209410, 0.240090, 0.292402",\
              "0.206498, 0.217834, 0.238738, 0.269418, 0.321730"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.136920, 0.135120, 0.133920, 0.135320, 0.151820",\
              "0.153820, 0.152020, 0.150820, 0.152220, 0.168720",\
              "0.171120, 0.169320, 0.168120, 0.169520, 0.186020",\
              "0.193020, 0.191220, 0.190020, 0.191420, 0.207920",\
              "0.222820, 0.221020, 0.219820, 0.221220, 0.237720"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.136920, 0.135120, 0.133920, 0.135320, 0.151820",\
              "0.153820, 0.152020, 0.150820, 0.152220, 0.168720",\
              "0.171120, 0.169320, 0.168120, 0.169520, 0.186020",\
              "0.193020, 0.191220, 0.190020, 0.191420, 0.207920",\
              "0.222820, 0.221020, 0.219820, 0.221220, 0.237720"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000846 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002989" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003552" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177690, 0.189026, 0.209930, 0.240610, 0.292922",\
              "0.172906, 0.184242, 0.205146, 0.235826, 0.288138",\
              "0.171138, 0.182474, 0.203378, 0.234058, 0.286370",\
              "0.177170, 0.188506, 0.209410, 0.240090, 0.292402",\
              "0.206498, 0.217834, 0.238738, 0.269418, 0.321730"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177690, 0.189026, 0.209930, 0.240610, 0.292922",\
              "0.172906, 0.184242, 0.205146, 0.235826, 0.288138",\
              "0.171138, 0.182474, 0.203378, 0.234058, 0.286370",\
              "0.177170, 0.188506, 0.209410, 0.240090, 0.292402",\
              "0.206498, 0.217834, 0.238738, 0.269418, 0.321730"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.136820, 0.135020, 0.133820, 0.135220, 0.151720",\
              "0.153720, 0.151920, 0.150720, 0.152120, 0.168620",\
              "0.171020, 0.169220, 0.168020, 0.169420, 0.185920",\
              "0.192920, 0.191120, 0.189920, 0.191320, 0.207820",\
              "0.222720, 0.220920, 0.219720, 0.221120, 0.237620"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.136820, 0.135020, 0.133820, 0.135220, 0.151720",\
              "0.153720, 0.151920, 0.150720, 0.152120, 0.168620",\
              "0.171020, 0.169220, 0.168020, 0.169420, 0.185920",\
              "0.192920, 0.191120, 0.189920, 0.191320, 0.207820",\
              "0.222720, 0.220920, 0.219720, 0.221120, 0.237620"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 44.561088 ;
    }
}
}
