(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "sram_test")
 (DATE "Fri Mar 11 14:08:59 2016")
 (VENDOR "ACTEL")
 (PROGRAM "Microsemi Libero Software, Release v11.6 Copyright (C) 1989-2015 Microsemi Corp. ")
 (VERSION "11.6.0.34")
 (DIVIDER /)
 (VOLTAGE 1.58:1.50:1.43)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:70)
 (TIMESCALE 100ps)

//Data source: Silicon verified

 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_5)
 (DELAY
  (ABSOLUTE
     (PORT A (8.38:10.39:11.23) (7.76:9.62:10.40))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (10.82:13.41:14.51) (9.90:12.27:13.27))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[31\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.40:14.14:15.29) (10.62:13.16:14.24))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.08:11.26:12.18) (9.31:11.55:12.49))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (8.13:10.08:10.90) (7.50:9.29:10.05))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.89:11.02:11.92) (8.21:10.18:11.01))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.67:3.31:3.58) (2.84:3.52:3.80))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE memory_controller_0\/un1_write_count_4_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.34:3.62) (2.85:3.53:3.82))
     (IOPATH A Y (4.09:5.71:6.38) (4.76:7.91:8.85))
     (PORT B (3.06:3.80:4.11) (2.86:3.55:3.84))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.68:3.32:3.59) (2.53:3.13:3.39))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIRMO9L\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.16:13.83:14.96) (10.54:13.07:14.13))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.83:14.66:15.86) (12.51:15.51:16.78))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.08:3.33) (2.40:2.98:3.22))
     (PORT CLK (6.53:8.09:8.75) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.98:29.73:32.15) (25.90:32.11:34.73))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[44\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.34:3.62) (2.85:3.53:3.82))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.79:17.10:18.49) (14.50:17.97:19.44))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/address_m3_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (8.13:10.08:10.91) (8.58:10.64:11.51))
     (IOPATH B Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT C (8.97:11.12:12.03) (9.50:11.78:12.74))
     (IOPATH C Y (3.96:4.98:5.56) (3.85:4.84:5.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[55\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.86:20.91:22.61) (16.06:19.91:21.53))
     (PORT CLK (6.33:7.85:8.49) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.39:4.21:4.55) (3.72:4.61:4.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.98:35.93:38.86) (30.57:37.91:41.00))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI6JU1\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.43:12.93:13.99) (9.88:12.25:13.25))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[77\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (14.80:18.35:19.84) (13.96:17.31:18.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.61:26.79:28.98) (23.23:28.81:31.15))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[54\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.75:20.77:22.46) (15.84:19.64:21.24))
     (PORT CLK (6.37:7.90:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.39:4.21:4.55) (3.67:4.55:4.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/weVAL_0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (15.16:18.79:20.33) (15.73:19.50:21.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[44\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.94:16.04:17.35) (13.91:17.25:18.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.53:29.18:31.56) (24.51:30.39:32.87))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNISTJ3D5\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.32:14.03:15.17) (10.67:13.23:14.31))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.55:14.32:15.49) (10.83:13.43:14.53))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.35:14.07:15.22) (12.16:15.08:16.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D29_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.23:16.41:17.74) (12.64:15.67:16.94))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (29.57:36.67:39.66) (28.26:35.04:37.90))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE memory_controller_0\/geig_buffer\[45\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.27:7.77:8.41) (6.40:7.94:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (15.60:19.34:20.91) (16.16:20.04:21.67))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_buffer_0\/init_stage_tr3_2_a3_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.36:10.36:11.21) (7.99:9.90:10.71))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.62:6.97:7.54) (5.17:6.41:6.93))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOP1TK\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.72:9.57:10.35) (7.13:8.84:9.57))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.54:11.82:12.79) (9.14:11.33:12.25))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.46:21.64:23.41) (18.19:22.55:24.39))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.91:4.85:5.25) (3.59:4.45:4.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.22:12.67:13.70) (10.88:13.48:14.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (19.02:23.58:25.50) (18.21:22.57:24.41))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (22.15:27.47:29.71) (21.11:26.17:28.30))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.80:4.71:5.10) (4.19:5.20:5.62))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[47\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.97:14.84:16.05) (11.40:14.13:15.28))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE read_buffer_0\/init_wait_RNIFFA21\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:5.24:5.67) (3.86:4.78:5.17))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (4.37:5.42:5.86) (4.05:5.02:5.43))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (9.00:11.16:12.06) (8.52:10.57:11.43))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/write_count_RNI9MOA\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:4.78:5.17) (3.55:4.41:4.77))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (17.41:21.59:23.35) (16.52:20.49:22.16))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (16.07:19.92:21.54) (15.49:19.21:20.78))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (19.46:24.12:26.09) (20.84:25.84:27.94))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.50:16.74:18.10) (12.61:15.64:16.91))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_43)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:8.51:9.20) (6.47:8.02:8.67))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.66:19.41:21.00) (16.21:20.10:21.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.40:14.14:15.29) (10.65:13.21:14.29))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/weVAL\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (10.94:13.57:14.67) (11.37:14.09:15.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE read_buffer_0\/init_wait_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "AXO6")
 (INSTANCE read_buffer_0\/init_stage_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.62:21.84:23.62) (16.75:20.77:22.46))
     (IOPATH A Y (3.91:4.91:5.49) (4.56:5.72:6.40))
     (PORT B (4.04:5.01:5.42) (3.72:4.62:4.99))
     (IOPATH B Y (2.32:3.89:4.35) (2.37:3.16:3.53))
     (PORT C (9.17:11.37:12.30) (9.91:12.28:13.28))
     (IOPATH C Y (4.33:5.99:6.69) (4.72:5.96:6.66))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI2UO9L\[49\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.20:22.56:24.40) (17.06:21.15:22.87))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.11:13.77:14.90) (11.72:14.53:15.71))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:4.30:4.65) (3.78:4.69:5.07))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIHN5C76\[55\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.59:13.13:14.20) (10.12:12.54:13.57))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[22\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.06:21.16:22.88) (16.27:20.18:21.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.52:21.72:23.49) (18.61:23.07:24.95))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[75\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.55:20.52:22.19) (17.44:21.63:23.39))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[43\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.08:10.02:10.83) (7.76:9.62:10.40))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIV6LM1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.51:15.52:16.78) (11.93:14.79:15.99))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[22\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.21:22.57:24.41) (19.15:23.74:25.67))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (5.49:6.81:7.37) (5.11:6.33:6.85))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (11.14:13.81:14.94) (10.43:12.93:13.99))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.54:8.10:8.76))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (19.27:23.89:25.84) (20.30:25.16:27.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[31\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.60:23.06:24.94) (19.57:24.27:26.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (12.91:16.01:17.31) (11.87:14.72:15.92))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (13.92:17.26:18.66) (12.73:15.79:17.07))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (9.66:11.98:12.96) (9.31:11.55:12.49))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/write_count_RNIVVCV_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (10.12:12.55:13.57) (9.61:11.91:12.88))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (10.45:12.95:14.01) (9.76:12.10:13.08))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (7.89:9.79:10.58) (8.56:10.62:11.48))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.91:4.85:5.24) (3.59:4.45:4.81))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_1_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (6.20:7.68:8.31) (6.55:8.12:8.78))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.03:8.68))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.65:33.05:35.74) (27.84:34.52:37.33))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[48\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.69:30.61:33.11) (26.44:32.78:35.45))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.83:13.43:14.52) (11.24:13.93:15.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE read_buffer_0\/init_stage_ns_i_a2_0_o2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH A Y (3.27:4.10:4.59) (3.10:3.89:4.35))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.98:5.00:5.59) (3.28:4.12:4.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[17\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.67:8.27:8.94))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.99:19.82:21.44) (16.90:20.96:22.66))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.84:10.96:11.86) (8.46:10.49:11.34))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.81:9.68:10.47) (7.15:8.87:9.59))
     (PORT CLK (6.58:8.16:8.82) (6.67:8.27:8.94))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.90:33.36:36.07) (28.33:35.12:37.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNI07KM1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.54:14.31:15.47) (10.97:13.61:14.71))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNI6414\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.67:3.97) (2.83:3.50:3.79))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_0_RNI344H56\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.67:3.31:3.58) (2.84:3.52:3.80))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNIV8MI1\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[71\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (7.82:9.69:10.48) (7.40:9.17:9.92))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/cmd_out\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (5.38:6.68:7.22) (5.00:6.20:6.70))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.61:19.35:20.93) (16.49:20.44:22.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[42\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.62:16.88:18.26) (12.50:15.50:16.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.39:4.21:4.55) (3.68:4.56:4.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (17.42:21.60:23.36) (16.58:20.56:22.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.71:26.91:29.11) (20.81:25.80:27.90))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.80:4.71:5.10) (4.20:5.21:5.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE read_buffer_0\/init_stage\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.51:3.12:3.37) (2.44:3.02:3.27))
     (PORT CLK (6.70:8.30:8.98) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (14.42:17.88:19.34) (15.53:19.25:20.82))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.63:3.92) (2.77:3.44:3.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.06:14.95:16.16) (11.47:14.22:15.38))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_0\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.58:6.92:7.48) (5.26:6.52:7.05))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.58:4.43:4.80) (3.30:4.10:4.43))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.73:18.27:19.76) (15.37:19.06:20.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D23_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (25.07:31.08:33.61) (24.31:30.14:32.59))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (31.35:38.87:42.04) (30.00:37.19:40.23))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[41\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.91:20.96:22.67) (15.80:19.59:21.19))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (29.18:36.18:39.13) (31.31:38.82:41.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE sram_interface_0\/write_counter_RNI80QQ\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (14.53:18.01:19.48) (13.83:17.15:18.55))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIGL69Q\[50\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIRSTV2\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.79:15.85:17.14) (11.69:14.50:15.68))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.32:14.03:15.18) (10.64:13.20:14.27))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.30:11.53:12.47) (9.85:12.21:13.21))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIIUN61\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.57:9.39:10.15) (6.97:8.64:9.34))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (3.76:4.67:5.05) (3.47:4.31:4.66))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (11.42:14.16:15.31) (10.66:13.22:14.30))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.82:25.81:27.92) (22.72:28.17:30.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[22\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.45:21.63:23.39) (18.72:23.21:25.10))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIO89C76\[49\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.77:12.12:13.10) (8.99:11.14:12.05))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.69:3.34:3.61) (2.53:3.13:3.39))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIKT8C76\[65\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.68:3.32:3.59) (2.53:3.13:3.39))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.54:19.27:20.84) (16.27:20.17:21.82))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.72:33.13:35.83) (28.29:35.07:37.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_7)
 (DELAY
  (ABSOLUTE
     (PORT A (19.47:24.14:26.11) (20.56:25.49:27.56))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (35.34:43.81:47.38) (36.70:45.50:49.21))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (14.47:17.94:19.40) (13.50:16.74:18.10))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (10.79:13.38:14.47) (10.00:12.40:13.41))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.20:3.97:4.30) (2.98:3.70:4.00))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_19)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.21:4.55) (3.71:4.60:4.98))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.66:4.54:4.91) (3.92:4.86:5.26))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[51\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.12:12.55:13.57) (10.60:13.14:14.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.51:4.35:4.70) (3.27:4.05:4.38))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.58:11.88:12.84) (9.21:11.42:12.35))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.79:17.10:18.49) (14.64:18.16:19.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[30\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.71:8.32:9.00) (6.77:8.40:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.83:35.75:38.66) (30.69:38.05:41.15))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_3\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.59:8.17:8.83) (6.07:7.53:8.14))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.59:10.64:11.51) (8.10:10.04:10.86))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.67:3.31:3.58) (2.84:3.52:3.80))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE sram_interface_0\/read_cycle_RNI0AKL1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.29:4.08:4.41) (3.10:3.84:4.15))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.08:10.02:10.83) (8.47:10.51:11.36))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.21:8.94:9.67) (6.88:8.53:9.22))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[5\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.03:8.68))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.71:39.31:42.52) (33.70:41.78:45.18))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[17\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.71:8.32:9.00) (6.77:8.40:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.28:37.54:40.60) (32.29:40.04:43.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.93:6.12:6.61) (4.59:5.69:6.16))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI55SV2\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.45:20.40:22.06) (15.61:19.35:20.93))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.64:10.71:11.59) (9.05:11.22:12.13))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNITRR9L\[71\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.83:13.43:14.52) (10.40:12.90:13.95))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.82:22.09:23.89) (18.66:23.13:25.02))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2_1\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.52:19.25:20.81) (16.41:20.34:22.00))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (18.45:22.88:24.74) (19.64:24.35:26.34))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/write_counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.30:7.81:8.44) (6.43:7.98:8.63))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (24.11:29.89:32.33) (25.34:31.42:33.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIAFM8L\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.54:13.07:14.13) (9.92:12.29:13.30))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.87:9.75:10.55) (8.35:10.35:11.19))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[29\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.37:7.89:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.45:16.67:18.03) (14.42:17.88:19.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.33:12.81:13.85) (9.71:12.03:13.02))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.95:11.09:12.00) (8.52:10.57:11.43))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.82:4.73:5.12) (3.49:4.33:4.69))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.59:4.46:4.82) (3.92:4.86:5.25))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (3.47:4.30:4.65) (3.16:3.92:4.23))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[5\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (16.63:20.62:22.30) (17.78:22.05:23.84))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[30\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.37:4.18:4.52) (3.15:3.90:4.22))
     (PORT CLK (6.80:8.44:9.12) (6.83:8.46:9.15))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.36:25.24:27.30) (21.82:27.06:29.26))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (18.18:22.55:24.38) (17.33:21.48:23.23))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (26.16:32.44:35.08) (25.17:31.21:33.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.68:7.04:7.62) (6.00:7.44:8.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/write_count\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (44.79:55.54:60.06) (47.04:58.32:63.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[57\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.72:9.57:10.35) (7.13:8.84:9.56))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.50:10.54:11.40) (8.08:10.02:10.84))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNITV7N\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.75:5.89:6.37) (4.46:5.54:5.99))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.05:9.98:10.79) (7.71:9.56:10.33))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.44:3.02:3.27) (2.51:3.12:3.37))
     (PORT CLK (6.70:8.30:8.98) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.78:27.01:29.21) (23.32:28.92:31.27))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[70\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.79:29.50:31.90) (24.83:30.79:33.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[63\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (11.45:14.20:15.35) (12.31:15.26:16.50))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[50\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.27:15.21:16.45) (11.47:14.22:15.38))
     (PORT CLK (6.41:7.95:8.60) (6.51:8.08:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.77:25.75:27.85) (22.32:27.67:29.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[77\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (16.18:20.06:21.70) (15.24:18.90:20.44))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.19:34.95:37.80) (30.66:38.01:41.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[5\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.20:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.53:40.33:43.62) (35.18:43.61:47.17))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[79\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.30:7.81:8.45) (6.43:7.98:8.63))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[31\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.62:20.61:22.29) (17.43:21.61:23.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[75\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.10:23.68:25.61) (18.11:22.45:24.28))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.74:5.88:6.36) (5.14:6.37:6.89))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.05:11.22:12.13) (8.53:10.58:11.44))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.08:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.48:19.20:20.76) (16.25:20.15:21.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIP52QN4\[38\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.03:9.95:10.77) (7.68:9.52:10.30))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.46:15.45:16.71) (13.17:16.33:17.66))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[22\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.00:4.96:5.37) (4.43:5.49:5.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_1)
 (DELAY
  (ABSOLUTE
     (PORT A (9.53:11.81:12.78) (9.15:11.34:12.26))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (11.60:14.38:15.55) (11.02:13.67:14.78))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.64:8.23:8.91))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.99:32.22:34.84) (28.03:34.75:37.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.40:7.93:8.58) (6.50:8.06:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.45:17.92:19.38) (15.55:19.28:20.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNID61V2\[53\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.07:19.92:21.55) (15.22:18.87:20.40))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.74:12.08:13.06) (10.39:12.89:13.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[75\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.53:15.54:16.81) (13.36:16.57:17.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.41:12.91:13.96) (9.75:12.09:13.08))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[39\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.98:8.63) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.76:13.34:14.42) (11.49:14.25:15.41))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[35\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.53:15.54:16.81) (11.87:14.71:15.91))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.67:10.75:11.63) (8.28:10.27:11.10))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.86:19.66:21.26) (15.16:18.79:20.33))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.77:18.31:19.81) (13.66:16.94:18.32))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIVAPM1\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:6.38:6.90) (4.93:6.12:6.62))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.27:23.90:25.84) (17.49:21.69:23.45))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.34:14.06:15.20) (12.07:14.97:16.19))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNITC63I5\[32\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.09:14.98:16.21) (11.22:13.91:15.04))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.29) (2.35:2.91:3.15))
     (PORT CLK (6.45:7.99:8.64) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.85:38.24:41.36) (32.62:40.45:43.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.28:7.79:8.42) (6.41:7.94:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.40:21.57:23.33) (18.24:22.61:24.45))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A8_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.82:13.42:14.51) (10.32:12.79:13.83))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.86:10.99:11.88) (8.41:10.43:11.28))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[41\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.46:17.93:19.40) (13.50:16.74:18.11))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.20:22.56:24.40) (19.44:24.10:26.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/clk_out_RNIOQD8)
 (DELAY
  (ABSOLUTE
     (PORT A (35.37:43.85:47.43) (36.28:44.98:48.65))
     (IOPATH A Y (4.74:5.96:6.66) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIV2003\[41\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.12:11.31:12.23) (8.77:10.87:11.76))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.69:15.74:17.02) (12.20:15.13:16.37))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.27:16.46:17.80) (13.96:17.31:18.72))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n11_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.11:12.54:13.56) (9.67:11.99:12.97))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (7.08:8.78:9.49) (7.51:9.30:10.06))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE sram_interface_0\/write_counter_RNII075\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.39:7.93:8.57) (6.51:8.07:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.95:32.17:34.80) (28.16:34.92:37.76))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[32\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.54:21.74:23.52) (16.90:20.95:22.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.28:16.47:17.81) (14.10:17.48:18.91))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[72\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.96:25.99:28.11) (21.84:27.08:29.29))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.25:10.23:11.06) (7.84:9.72:10.52))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.55:18.04:19.51) (13.60:16.87:18.24))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.81:4.72:5.11) (3.49:4.33:4.69))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNI5NQP1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNICH6OC5\[39\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.73:13.30:14.38) (10.30:12.77:13.81))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.86:14.70:15.90) (11.06:13.71:14.83))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIFRE176\[43\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.77:10.87:11.76) (8.21:10.18:11.01))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/oe\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.82:10.94:11.83) (9.10:11.28:12.20))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.45:3.04:3.29) (2.58:3.19:3.45))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.39:4.21:4.55) (3.65:4.53:4.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (42.31:52.46:56.74) (45.45:56.35:60.94))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.67:3.31:3.58) (2.84:3.52:3.80))
     (PORT CLK (6.33:7.85:8.49) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (35.75:44.32:47.94) (38.54:47.79:51.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.43:10.45:11.30) (8.00:9.92:10.72))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.11:12.54:13.56) (10.73:13.30:14.38))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n6_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.34:3.61) (2.53:3.14:3.39))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIOT69Q\[58\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.80:10.92:11.81) (8.14:10.09:10.91))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[63\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.30:23.93:25.88) (18.39:22.80:24.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.29:25.15:27.20) (21.35:26.47:28.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_stage\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.51:13.03:14.09) (11.20:13.88:15.01))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNITUTV2\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.68:5.80:6.28) (4.36:5.41:5.85))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.37:10.37:11.22) (7.95:9.85:10.65))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.38:11.63:12.58) (9.99:12.39:13.40))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[19\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.21:26.30:28.44) (22.60:28.02:30.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (14.62:18.12:19.60) (14.07:17.45:18.87))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.99:24.79:26.81) (19.45:24.11:26.07))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.80:4.71:5.10) (4.20:5.21:5.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIS2KM1\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.82:14.65:15.85) (11.43:14.17:15.32))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[75\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.12:37.34:40.38) (31.95:39.61:42.83))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIBEL3D5\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.95:13.58:14.68) (10.30:12.77:13.81))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.79:12.14:13.13) (9.07:11.25:12.17))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.59:20.56:22.24) (17.45:21.63:23.39))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIV6D8Q\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (11.31:14.03:15.17) (10.51:13.03:14.09))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE read_address_traversal_0\/address_n17_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (8.36:10.36:11.21) (7.70:9.55:10.33))
     (IOPATH B Y (4.29:7.73:8.65) (4.08:5.31:5.93))
     (PORT C (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_9\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.18:12.62:13.65) (9.70:12.02:13.00))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (22.51:27.91:30.19) (20.83:25.83:27.93))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.77:13.36:14.44) (10.14:12.57:13.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.56:8.13:8.80) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.00:32.24:34.87) (27.69:34.33:37.13))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE sram_interface_0\/read_counter_5_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (8.03:9.96:10.77) (7.56:9.37:10.13))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (7.20:8.93:9.65) (6.81:8.45:9.13))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n8_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.62:3.92) (2.78:3.45:3.73))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.61:6.96:7.52) (5.22:6.48:7.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.48:15.47:16.74) (12.97:16.08:17.39))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.53:8.09:8.75) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.28:17.71:19.15) (15.32:18.99:20.54))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (40.37:50.06:54.14) (43.09:53.43:57.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI75QV2\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:10.28:11.12) (7.91:9.81:10.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.21:16.37:17.71) (12.36:15.32:16.57))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.79:14.62:15.81) (12.43:15.41:16.67))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNINGDA3\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.77:4.08) (2.91:3.61:3.90))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.81:14.64:15.84) (11.29:13.99:15.13))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.83:17.14:18.54) (14.42:17.88:19.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[45\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.94:23.48:25.39) (20.44:25.35:27.41))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE memory_controller_0\/write_count_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.64:15.67:16.95) (12.19:15.11:16.34))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (3.47:4.30:4.65) (3.25:4.03:4.36))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[20\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.44:5.50:5.95) (4.26:5.28:5.71))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.92:17.26:18.66) (14.93:18.51:20.02))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.53:3.13:3.39) (2.70:3.35:3.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIBT1S\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:7.05:7.63) (5.22:6.48:7.01))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.53:4.38:4.74) (3.29:4.08:4.41))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/write_count_RNIEO3QK4\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.82:10.93:11.82) (9.36:11.60:12.55))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[59\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.64:16.91:18.29) (14.67:18.19:19.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI6HS1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI71EA3\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.89:13.50:14.60) (10.36:12.84:13.89))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.87:11.00:11.90) (9.11:11.30:12.22))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[5\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.45:37.75:40.83) (32.17:39.89:43.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.73:5.86:6.34) (4.38:5.43:5.87))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.98:11.14:12.04) (9.33:11.57:12.52))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (16.73:20.74:22.43) (15.91:19.72:21.33))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/min_counter_RNIDALS1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.34:2.90:3.14) (2.45:3.03:3.28))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIANU1\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (6.76:8.38:9.07) (6.53:8.09:8.75))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE memory_controller_0\/mag_buffer_RNIJJ8JM1\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (5.32:6.60:7.14) (5.13:6.36:6.88))
     (IOPATH B Y (3.63:4.56:5.10) (3.72:4.67:5.22))
     (PORT S (11.41:14.14:15.29) (10.77:13.36:14.44))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.24) (3.61:4.48:4.85))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.24:13.94:15.08) (10.63:13.18:14.25))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_22)
 (DELAY
  (ABSOLUTE
     (PORT A (14.64:18.15:19.63) (15.64:19.39:20.97))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (29.80:36.94:39.95) (31.97:39.64:42.87))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE memory_controller_0\/schedule_RNID80841_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.35:11.59:12.53) (8.82:10.94:11.83))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (8.49:10.52:11.38) (8.08:10.02:10.83))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (8.70:10.79:11.66) (8.26:10.24:11.07))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[41\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (11.01:13.64:14.76) (10.08:12.49:13.51))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (34.86:43.22:46.75) (37.46:46.44:50.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE geig_data_handling_0\/min_counter_RNII67K\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (4.50:5.58:6.04) (4.24:5.25:5.68))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_8)
 (DELAY
  (ABSOLUTE
     (PORT A (13.45:16.67:18.03) (14.26:17.68:19.12))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (23.87:29.60:32.01) (25.15:31.18:33.72))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_buffer_0\/init_wait_RNO_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.75:5.88:6.36) (5.09:6.31:6.82))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (3.86:4.79:5.18) (3.56:4.42:4.78))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (11.96:14.83:16.04) (11.09:13.75:14.87))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.36:5.41:5.85) (4.00:4.96:5.36))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (3.72:4.61:4.98) (3.40:4.22:4.56))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (10.02:12.43:13.44) (9.29:11.52:12.46))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIV88DD5\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.35:16.55:17.90) (12.65:15.68:16.96))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.61:13.15:14.22) (10.15:12.59:13.61))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.76:19.55:21.14) (16.54:20.50:22.17))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI2513D5\[67\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.84:10.96:11.85) (8.56:10.61:11.48))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.60:5.71:6.17) (4.40:5.46:5.90))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.23:13.93:15.06) (11.92:14.78:15.98))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (36.34:45.05:48.72) (38.58:47.84:51.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.39:4.20:4.55) (3.15:3.90:4.22))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.58:23.04:24.91) (19.74:24.47:26.46))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.57:8.14:8.81) (6.66:8.25:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.42:21.60:23.36) (18.02:22.34:24.16))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[32\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.71:10.80:11.68) (8.88:11.01:11.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[47\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.35:16.56:17.91) (12.61:15.63:16.91))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.97:18.55:20.07) (15.96:19.79:21.40))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.71:35.60:38.50) (30.60:37.93:41.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[18\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.17:17.57:19.00) (13.23:16.40:17.73))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.62:19.37:20.95) (16.56:20.54:22.21))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.20:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (34.44:42.70:46.18) (37.35:46.31:50.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNO_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:7.31:7.91) (5.47:6.79:7.34))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (3.01:3.73:4.03) (3.22:3.99:4.32))
     (IOPATH B Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT C (3.86:4.79:5.18) (3.56:4.42:4.78))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (7.30:9.05:9.79) (6.81:8.44:9.13))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE sram_interface_0\/read_counter_5_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (7.64:9.47:10.24) (7.05:8.74:9.46))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (7.15:8.86:9.58) (6.74:8.35:9.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[17\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.96:3.67:3.96) (2.76:3.43:3.71))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.77:15.84:17.13) (12.04:14.93:16.15))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[37\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.29:7.80:8.44) (6.42:7.95:8.60))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.08:23.66:25.59) (20.73:25.70:27.80))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE read_buffer_0\/init_wait_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.35:5.39:5.83) (4.02:4.98:5.38))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (10.51:13.03:14.09) (9.94:12.32:13.33))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.44:3.02:3.27) (2.51:3.12:3.37))
     (IOPATH C Y (4.87:6.11:6.83) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[35\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.30:15.24:16.49) (11.47:14.22:15.38))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.23:21.36:23.10) (18.32:22.72:24.57))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_4\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.51:8.07:8.73) (6.12:7.59:8.21))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.53:4.38:4.74) (3.29:4.08:4.41))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.98:12.38:13.39) (9.46:11.73:12.68))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNO_2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.17:4.51) (3.18:3.95:4.27))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (3.33:4.12:4.46) (3.55:4.41:4.77))
     (IOPATH B Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT C (4.23:5.25:5.68) (3.93:4.87:5.27))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.64:8.23:8.91))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.17:21.29:23.03) (18.59:23.05:24.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.30:12.77:13.81) (9.69:12.02:13.00))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.29) (2.35:2.91:3.15))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.68:21.93:23.71) (18.68:23.16:25.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[48\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.84:3.53:3.81))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (18.60:23.07:24.95) (17.64:21.87:23.65))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNI1N6B3\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.24) (2.34:2.90:3.14))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.53:3.14:3.40) (2.46:3.05:3.30))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.44:3.02:3.27) (2.51:3.12:3.37))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[27\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.40:7.93:8.58) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (39.85:49.41:53.43) (42.83:53.10:57.43))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.91:6.39) (4.29:5.31:5.75))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (14.41:17.87:19.32) (13.56:16.81:18.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.41:5.46:5.91) (4.04:5.01:5.41))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIMVFF\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.62) (2.55:3.17:3.43))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (6.40:7.93:8.58) (5.91:7.33:7.93))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[20\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.98:18.57:20.09) (14.28:17.70:19.15))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.58:4.43:4.80) (3.90:4.84:5.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/num_cycles_RNISE2K\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:4.78:5.17) (3.54:4.39:4.75))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (4.49:5.56:6.02) (4.12:5.10:5.52))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (13.38:16.59:17.94) (12.75:15.80:17.09))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[69\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.19:12.63:13.66) (9.74:12.07:13.06))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNIKM382\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:3.16:3.41) (2.72:3.37:3.64))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.64:8.23:8.91))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (39.40:48.85:52.83) (42.29:52.44:56.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.19:10.16:10.98) (7.61:9.44:10.21))
     (PORT CLK (6.56:8.13:8.80) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.70:29.38:31.78) (25.31:31.38:33.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.28:4.07:4.40) (3.08:3.82:4.13))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.55:3.17:3.43) (2.70:3.35:3.62))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (17.36:21.53:23.28) (16.70:20.70:22.39))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.45:21.64:23.40) (16.90:20.96:22.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.80:4.71:5.10) (4.20:5.21:5.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A10_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.25) (3.65:4.52:4.89))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.00:17.36:18.77) (13.26:16.44:17.78))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/schedule72_15)
 (DELAY
  (ABSOLUTE
     (PORT A (10.35:12.83:13.88) (9.81:12.16:13.15))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (15.44:19.14:20.70) (14.59:18.09:19.56))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIKP69Q\[54\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.84:12.20:13.19) (9.23:11.44:12.37))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[30\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.17:8.89:9.62) (6.87:8.52:9.21))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.31:7.83:8.47) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.92:22.21:24.02) (19.28:23.91:25.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D1_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[20\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.55:35.40:38.29) (30.74:38.12:41.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNIADFG\[40\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.70:9.54:10.32) (8.11:10.05:10.87))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.32:2.87:3.11) (2.39:2.97:3.21))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.30:2.85:3.08) (2.37:2.94:3.18))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[24\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (7.34:9.09:9.84) (6.81:8.45:9.13))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.74:31.91:34.51) (27.28:33.83:36.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/schedule72_NE_7)
 (DELAY
  (ABSOLUTE
     (PORT A (14.30:17.73:19.18) (13.52:16.76:18.12))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (12.30:15.25:16.49) (11.72:14.53:15.72))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.35:2.92:3.15) (2.27:2.81:3.04))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.85:18.41:19.91) (14.20:17.60:19.04))
     (PORT CLK (6.65:8.24:8.91) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.56:19.29:20.86) (16.31:20.22:21.87))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIGA2V2\[65\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.57:19.30:20.88) (14.82:18.37:19.87))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.99:26.03:28.15) (22.19:27.51:29.75))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.19:34.95:37.80) (30.65:38.00:41.10))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/read_counter\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (38.47:47.70:51.59) (40.83:50.62:54.75))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI8DM8L\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.92:4.86:5.26) (3.59:4.45:4.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.61:13.15:14.23) (11.21:13.90:15.04))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.86:14.70:15.90) (11.07:13.72:14.84))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIP60A76\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.83:18.39:19.89) (14.14:17.53:18.96))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE sram_interface_0\/busy_RNIS4UC_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (7.53:9.34:10.10) (7.23:8.96:9.69))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[25\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.40:16.62:17.97) (12.68:15.72:17.01))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.19:26.27:28.41) (22.21:27.54:29.78))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI5J0A76\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.66:15.69:16.97) (11.92:14.78:15.98))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[71\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.67:10.75:11.63) (9.14:11.34:12.26))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/busy_hold\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (15.82:19.62:21.21) (17.03:21.12:22.84))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.08:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.66:10.74:11.62) (8.87:11.00:11.89))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D19_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (27.34:33.89:36.65) (26.49:32.85:35.52))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (29.30:36.33:39.29) (28.09:34.83:37.67))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE read_buffer_0\/init_wait_RNII2944\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.27:12.74:13.78) (9.32:11.55:12.50))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE memory_controller_0\/schedule_RNIMI1SU\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:3.16:3.41) (2.69:3.33:3.61))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (10.33:12.81:13.85) (9.83:12.18:13.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIJ00A76\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.25:17.67:19.11) (13.17:16.32:17.65))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI9D003\[46\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.81:17.13:18.52) (12.78:15.84:17.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.96:8.64:9.34) (7.27:9.02:9.75))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:4.00:4.33) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D26_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (21.21:26.29:28.43) (20.63:25.58:27.67))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (30.63:37.97:41.07) (29.38:36.42:39.39))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.37:10.37:11.22) (8.22:10.19:11.02))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (36.87:45.71:49.43) (38.77:48.07:51.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.72:10.81:11.69) (8.22:10.19:11.02))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.93:11.07:11.97) (8.40:10.42:11.26))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.73:15.78:17.07) (13.32:16.51:17.86))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[43\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.51:8.07:8.72) (6.60:8.19:8.85))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.91:17.25:18.66) (14.75:18.29:19.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.03:16.16:17.48) (12.25:15.19:16.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[41\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.84:41.95:45.37) (36.38:45.10:48.77))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE sram_test_sim_0\/geig_counts_RNIEL17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[21\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.71:8.32:9.00) (6.77:8.40:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.47:31.58:34.16) (27.55:34.15:36.94))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOKP9L\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.53:15.53:16.80) (11.75:14.57:15.75))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (25.34:31.42:33.98) (26.89:33.34:36.06))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_44)
 (DELAY
  (ABSOLUTE
     (PORT A (12.30:15.25:16.49) (11.25:13.95:15.09))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[35\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.08:11.26:12.18) (8.53:10.58:11.44))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.89:13.51:14.61) (11.44:14.19:15.34))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A2_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.81:13.40:14.49) (10.34:12.82:13.86))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIS1J1D5\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.07:11.25:12.16) (8.77:10.87:11.76))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.03:6.24:6.75) (4.71:5.83:6.31))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.07:12.48:13.50) (10.68:13.24:14.32))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_14)
 (DELAY
  (ABSOLUTE
     (PORT A (26.89:33.33:36.05) (28.82:35.73:38.64))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (18.82:23.33:25.23) (19.81:24.56:26.57))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.32:7.84:8.48) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.46:21.65:23.42) (18.27:22.65:24.50))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_address_traversal_0\/address_m6_0_a2_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.33:4.12:4.46) (3.11:3.85:4.17))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.27:2.81:3.04))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.30:4.09:4.42) (3.10:3.84:4.15))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE read_address_traversal_0\/address_n15_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH A Y (3.27:4.10:4.59) (3.10:3.89:4.35))
     (PORT B (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH B Y (3.98:5.00:5.59) (3.28:4.12:4.60))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIQC93I5\[40\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (14.94:18.53:20.04) (13.82:17.13:18.53))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.39:10.40:11.25) (7.97:9.89:10.69))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.97:13.59:14.70) (10.44:12.94:13.99))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.51:14.27:15.44) (10.49:13.01:14.07))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI5B5C76\[51\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.04:13.68:14.80) (10.36:12.85:13.89))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D30_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/read_prev_RNI6D5O3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.84:3.52:3.80))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (6.52:8.09:8.74) (7.02:8.70:9.41))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[33\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.60:11.90:12.87) (8.98:11.14:12.04))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.69:14.49:15.67) (12.53:15.53:16.80))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1_RNIR0H1\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (19.64:24.35:26.34) (18.60:23.06:24.94))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE read_buffer_0\/init_wait_RNIQTFD3_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.27:4.05:4.38) (3.02:3.75:4.05))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (9.40:11.65:12.60) (8.79:10.90:11.79))
     (IOPATH B Y (4.23:5.31:5.93) (4.04:5.07:5.67))
     (PORT C (3.40:4.21:4.56) (3.18:3.94:4.26))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIS033D5\[73\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.01:16.13:17.45) (12.33:15.28:16.53))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.02:7.47:8.07) (6.58:8.16:8.82))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNI2P7B3\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_11)
 (DELAY
  (ABSOLUTE
     (PORT A (8.65:10.73:11.60) (8.21:10.18:11.01))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (9.07:11.25:12.17) (8.58:10.63:11.50))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/geig_counts)
 (DELAY
  (ABSOLUTE
     (PORT D (2.84:3.52:3.80) (2.67:3.31:3.58))
     (PORT CLK (6.33:7.85:8.49) (6.45:7.99:8.64))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.53:31.65:34.23) (27.28:33.82:36.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNIE9MN1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (3.20:3.97:4.30) (2.99:3.71:4.01))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (7.36:9.12:9.87) (6.92:8.58:9.28))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[56\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.40:16.61:17.96) (12.81:15.88:17.18))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (4.99:6.19:6.70) (5.37:6.66:7.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNITSRV2\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.19:18.83:20.37) (14.62:18.13:19.61))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.74:13.32:14.41) (11.55:14.32:15.49))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (33.44:41.46:44.84) (36.44:45.18:48.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI3DTC76\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.50:10.54:11.40) (7.96:9.87:10.68))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[25\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.24:25.10:27.14) (18.89:23.42:25.33))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.29:12.76:13.80) (10.82:13.41:14.51))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIKCR3\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.09:10.03:10.85) (8.49:10.53:11.39))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.75:10.85:11.73) (9.33:11.56:12.51))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[51\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.72:10.81:11.70) (8.23:10.20:11.03))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_6)
 (DELAY
  (ABSOLUTE
     (PORT A (13.05:16.18:17.50) (12.48:15.47:16.73))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (14.87:18.44:19.94) (13.99:17.35:18.76))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.15:2.67:2.89) (2.25:2.79:3.02))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.52:3.12:3.37) (2.42:3.00:3.24))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.44:12.94:13.99) (10.98:13.61:14.72))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.31:40.06:43.33) (35.30:43.76:47.33))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/busy_hold_RNID9BDU_0)
 (DELAY
  (ABSOLUTE
     (PORT A (28.17:34.93:37.78) (26.24:32.53:35.18))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (14.80:18.35:19.85) (15.96:19.79:21.40))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (16.04:19.89:21.51) (15.02:18.63:20.15))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[71\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.95:16.05:17.36) (12.03:14.92:16.13))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D13_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.65:16.92:18.30) (13.18:16.34:17.67))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (29.62:36.73:39.72) (28.51:35.35:38.23))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/write_count_RNI7DS0Q_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.47:16.70:18.06) (14.17:17.56:19.00))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (16.08:19.94:21.56) (14.99:18.58:20.10))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (14.02:17.38:18.80) (13.19:16.36:17.69))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIRNP9L\[51\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.23:5.24:5.67) (3.89:4.82:5.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.68:23.16:25.05) (19.61:24.31:26.29))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_5)
 (DELAY
  (ABSOLUTE
     (PORT A (12.31:15.26:16.50) (11.81:14.65:15.84))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (7.45:9.24:9.99) (6.86:8.50:9.20))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNINKQ9L\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.15:6.38:6.90) (4.92:6.10:6.60))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.62:14.40:15.58) (12.27:15.21:16.45))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (21.80:27.03:29.24) (21.02:26.06:28.19))
     (PORT CLK (6.41:7.94:8.59) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (20.84:25.84:27.95) (22.05:27.33:29.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.50:26.66:28.83) (20.19:25.03:27.07))
     (PORT CLK (6.65:8.24:8.91) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.14:16.29:17.62) (13.80:17.11:18.50))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_16)
 (DELAY
  (ABSOLUTE
     (PORT A (21.02:26.07:28.19) (22.44:27.82:30.09))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (24.09:29.87:32.30) (25.70:31.87:34.47))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[23\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.12:31.15:33.69) (26.53:32.89:35.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI32S9L\[77\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.98:9.90:10.70) (7.72:9.57:10.35))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.59:19.33:20.90) (16.38:20.31:21.97))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.46:19.16:20.72) (14.48:17.96:19.42))
     (PORT CLK (6.40:7.93:8.58) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.44:31.54:34.12) (27.60:34.22:37.01))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:8.43:9.11) (6.21:7.70:8.33))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (5.78:7.17:7.75) (5.48:6.79:7.34))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (4.83:5.98:6.47) (4.46:5.53:5.98))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/write_count\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (44.79:55.54:60.06) (47.05:58.33:63.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_8)
 (DELAY
  (ABSOLUTE
     (PORT A (18.66:23.13:25.02) (17.68:21.92:23.71))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (9.63:11.94:12.91) (9.09:11.27:12.19))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.26:2.80:3.03) (2.34:2.90:3.14))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (18.61:23.07:24.95) (19.90:24.67:26.69))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI1UP9L\[57\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (37.86:46.94:50.77) (35.27:43.73:47.30))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[51\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.27:7.77:8.41) (6.40:7.94:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.76:17.06:18.46) (14.85:18.41:19.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.37:4.18:4.52) (3.15:3.90:4.22))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (37.84:46.91:50.74) (39.59:49.09:53.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[24\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.36:17.80:19.25) (13.81:17.12:18.52))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.77:8.39:9.08) (6.94:8.61:9.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[18\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.83:8.47:9.16) (6.47:8.02:8.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.00:4.96:5.37) (4.43:5.49:5.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[32\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.18:12.62:13.65) (9.60:11.90:12.87))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.09:12.51:13.53) (10.55:13.08:14.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[37\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (7.71:9.56:10.34) (7.15:8.86:9.59))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.25:20.15:21.79) (17.03:21.12:22.84))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[79\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.78:10.89:11.78) (9.41:11.66:12.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.37:7.89:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.38:28.99:31.35) (24.60:30.49:32.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.72:17.01:18.40) (12.91:16.01:17.31))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.86:33.30:36.01) (29.19:36.19:39.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE clock_div_1MHZ_10HZ_0\/clk_out_RNIT8C7)
 (DELAY
  (ABSOLUTE
     (PORT A (10.10:12.53:13.55) (10.63:13.18:14.25))
     (IOPATH A Y (4.74:5.96:6.66) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNICV93I5\[46\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (9.29:11.52:12.46) (8.86:10.99:11.88))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.57:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.86:40.75:44.07) (35.58:44.12:47.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/schedule_0_RNIE0076\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.63) (2.55:3.16:3.41))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (7.34:9.10:9.84) (6.91:8.57:9.27))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_2)
 (DELAY
  (ABSOLUTE
     (PORT A (45.75:56.72:61.35) (48.90:60.62:65.57))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (21.73:26.94:29.13) (22.71:28.16:30.45))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIFIL3D5\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.78:14.61:15.80) (10.77:13.35:14.44))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.72:10.81:11.69) (9.28:11.50:12.44))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[26\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.43:31.53:34.10) (27.34:33.89:36.66))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_SRBS1_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (35.34:43.82:47.39) (36.35:45.07:48.74))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIHTBC76\[73\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.49:15.49:16.75) (11.75:14.56:15.75))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[49\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.93:42.07:45.50) (36.25:44.94:48.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[42\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.58:35.43:38.32) (30.37:37.66:40.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D29_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[24\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.84:12.19:13.19) (9.48:11.75:12.71))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.92:13.54:14.64) (11.54:14.30:15.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/weVAL\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.84:3.52:3.80) (2.67:3.31:3.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.16:12.60:13.63) (10.63:13.18:14.26))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.19:13.87:15.00) (10.67:13.23:14.31))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.18:11.38:12.30) (9.74:12.08:13.07))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[33\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.96:11.11:12.02) (8.58:10.64:11.51))
     (PORT CLK (6.71:8.31:8.99) (6.75:8.36:9.05))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.62:20.60:22.28) (17.90:22.20:24.00))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI0A9C76\[69\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.45:15.44:16.70) (11.66:14.45:15.63))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[69\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.09:24.90:26.93) (18.70:23.19:25.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (26.73:33.15:35.85) (28.25:35.03:37.88))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[33\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.78:5.92:6.40) (4.47:5.55:6.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.45:3.04:3.29) (2.35:2.91:3.15))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.75:31.92:34.52) (27.29:33.84:36.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/read_prev_RNIBG3JG3)
 (DELAY
  (ABSOLUTE
     (PORT A (9.33:11.56:12.51) (9.14:11.33:12.25))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (13.26:16.44:17.78) (14.23:17.64:19.08))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIUQP9L\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.70:20.71:22.40) (15.49:19.21:20.77))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.06:22.39:24.21) (19.30:23.92:25.87))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[26\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.84:18.39:19.89) (14.26:17.68:19.12))
     (PORT CLK (6.64:8.23:8.90) (6.73:8.34:9.02))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.30:2.85:3.08) (2.39:2.97:3.21))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.32:9.07:9.81) (6.66:8.26:8.94))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.77:15.83:17.12) (13.33:16.53:17.87))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI37003\[43\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.44:11.70:12.66) (9.00:11.16:12.07))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.00:11.16:12.07) (9.32:11.56:12.50))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[34\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.81:19.60:21.20) (16.44:20.38:22.05))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.44:9.12) (6.83:8.46:9.15))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.28:21.42:23.17) (18.72:23.21:25.10))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (9.38:11.63:12.58) (8.88:11.01:11.90))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (11.17:13.84:14.97) (10.64:13.19:14.26))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.07:5.05:5.46) (3.74:4.64:5.02))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE read_address_traversal_0\/address_n3_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.70:5.82:6.30) (5.04:6.25:6.76))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (3.11:3.86:4.17) (2.93:3.63:3.92))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_0\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.97:4.30) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.60:4.47:4.83) (3.92:4.86:5.25))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (6.96:8.63:9.33) (6.54:8.10:8.76))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_address_traversal_0\/address_m1_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.02:8.70:9.41) (6.66:8.26:8.93))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.92:9.83:10.63) (7.57:9.38:10.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.27:6.53:7.06) (5.03:6.23:6.74))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.70:13.27:14.35) (11.34:14.06:15.21))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIMM34\[42\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIKE2V2\[69\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.49:13.01:14.07) (10.15:12.58:13.61))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.11:8.82:9.54) (7.32:9.08:9.82))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[35\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.09:6.31:6.82) (4.85:6.02:6.51))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (23.65:29.32:31.71) (24.82:30.78:33.28))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n14_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:4.65:5.03) (3.44:4.26:4.61))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D5_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOIN9L\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.38:17.83:19.29) (13.65:16.92:18.30))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.64:21.86:23.65) (18.63:23.10:24.98))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[55\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.98:8.63) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.67:26.86:29.05) (23.48:29.11:31.48))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.26:11.48:12.42) (9.52:11.80:12.76))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIC0BR\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.24) (2.34:2.90:3.14))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (17.68:21.92:23.71) (16.92:20.97:22.68))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE read_buffer_0\/init_wait_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.24) (2.34:2.90:3.14))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (3.36:4.17:4.51) (3.18:3.95:4.27))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.51:3.12:3.37) (2.44:3.02:3.27))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_address_traversal_0\/address_m6_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (7.54:9.35:10.11) (7.25:8.98:9.72))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (5.01:6.21:6.71) (4.72:5.85:6.33))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[60\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.83:3.50:3.79))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (16.24:20.14:21.78) (15.42:19.12:20.67))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_42)
 (DELAY
  (ABSOLUTE
     (PORT A (7.49:9.29:10.04) (6.90:8.55:9.25))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (10.16:12.60:13.63) (9.47:11.74:12.70))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.98:26.01:28.13) (22.15:27.46:29.70))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_38)
 (DELAY
  (ABSOLUTE
     (PORT A (7.48:9.27:10.03) (7.13:8.85:9.57))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.91:4.85:5.24) (3.61:4.48:4.85))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_1\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:7.18:7.77) (5.46:6.77:7.33))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (8.00:9.92:10.72) (7.38:9.15:9.89))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1B")
 (INSTANCE memory_controller_0\/read_prev_RNIGF1RD3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (2.45:3.08:3.44) (2.34:2.94:3.29))
     (PORT B (8.96:11.11:12.02) (8.55:10.60:11.46))
     (IOPATH B Y (2.88:3.62:4.04) (3.78:4.75:5.31))
     (PORT C (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH C Y (4.02:5.05:5.64) (4.16:5.23:5.84))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIQ199Q\[78\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.43:15.41:16.66) (11.75:14.57:15.76))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIDICS1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.85:12.21:13.20) (9.40:11.65:12.60))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (38.21:47.37:51.23) (40.05:49.65:53.70))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[47\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.39:4.20:4.55) (3.14:3.89:4.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.39:4.21:4.55) (3.68:4.56:4.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNI3SVR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.97:4.30) (2.99:3.71:4.01))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (11.12:13.79:14.92) (10.42:12.92:13.97))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI6B6OC5\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.11:10.05:10.87) (7.74:9.60:10.38))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.23:16.40:17.74) (12.50:15.49:16.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.30:15.25:16.50) (12.95:16.06:17.37))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.91:4.85:5.25) (3.59:4.45:4.81))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.42:25.32:27.38) (22.26:27.60:29.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/data_buffer_RNI8BCSG2\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.17:5.24:5.86) (4.22:5.29:5.92))
     (PORT S (12.96:16.06:17.37) (12.24:15.17:16.41))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/geig_buffer_RNI59003\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.34:3.62) (2.85:3.53:3.82))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (19.81:24.57:26.57) (18.76:23.26:25.15))
     (IOPATH B Y (3.87:4.86:5.44) (3.51:4.41:4.93))
     (PORT S (12.39:15.36:16.61) (13.16:16.32:17.65))
     (IOPATH S Y (3.05:4.06:4.54) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE geig_data_handling_0\/shift_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.83:3.50:3.79) (2.67:3.31:3.58))
     (PORT CLK (6.30:7.81:8.45) (6.43:7.98:8.63))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (25.53:31.65:34.23) (27.29:33.84:36.59))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[47\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.41:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.91:28.40:30.72) (24.57:30.47:32.95))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/chip_select_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.86:18.42:19.92) (14.30:17.73:19.18))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.14:21.25:22.99) (16.11:19.97:21.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[39\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.45:8.00:8.65) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.30:26.41:28.56) (22.76:28.22:30.52))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (5.98:7.42:8.02) (5.78:7.17:7.75))
     (PORT CLK (6.57:8.14:8.81) (6.66:8.25:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.26:30.07:32.52) (26.12:32.39:35.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (8.73:10.82:11.70) (8.16:10.12:10.95))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (12.15:15.06:16.29) (11.27:13.97:15.11))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.34:4.14:4.47) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.70:14.50:15.68) (10.98:13.61:14.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[54\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.27:30.09:32.54) (26.02:32.26:34.88))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2_5\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.37:11.62:12.57) (9.89:12.26:13.26))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
     (PORT B (2.67:3.31:3.58) (2.82:3.49:3.78))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/min_counter_RNIMHVQ2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (10.91:13.53:14.63) (10.24:12.70:13.73))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[36\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.19:30.00:32.44) (26.14:32.41:35.05))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIET02\[36\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.15) (2.27:2.81:3.04))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.02) (3.22:3.99:4.31))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[67\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.82:10.93:11.82) (8.36:10.36:11.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.46:21.65:23.42) (18.53:22.97:24.84))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/read_prev_RNIUE3T1)
 (DELAY
  (ABSOLUTE
     (PORT A (9.70:12.02:13.00) (9.23:11.44:12.37))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0R2JM1\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.72:14.54:15.72) (11.22:13.91:15.04))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.63:4.56:5.10) (3.72:4.67:5.22))
     (PORT S (12.29:15.24:16.48) (11.63:14.42:15.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[55\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.20:11.40:12.33) (8.73:10.82:11.70))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:4.67:5.05) (3.47:4.30:4.65))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (9.27:11.49:12.42) (9.88:12.25:13.25))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[28\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.63:8.22:8.89))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.49:39.04:42.22) (34.23:42.44:45.89))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.23:33.76:36.51) (29.46:36.53:39.51))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[63\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.65:16.92:18.30) (12.62:15.65:16.92))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[32\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.66:11.98:12.96) (9.19:11.40:12.32))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.19:15.11:16.34) (12.82:15.90:17.19))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.65:13.20:14.28) (9.96:12.35:13.36))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3C")
 (INSTANCE write_address_traversal_0\/address_n17_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.86:10.98:11.88) (8.15:10.10:10.92))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH C Y (4.07:5.11:5.72) (4.23:5.31:5.93))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[22\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.79:27.01:29.21) (23.25:28.83:31.18))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/schedule_1_RNIGLHAJ4_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.36:12.85:13.89) (10.94:13.57:14.67))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (11.63:14.42:15.59) (10.86:13.46:14.56))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.79:18.33:19.83) (13.92:17.26:18.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.01:27.29:29.52) (23.18:28.74:31.09))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[75\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (3.18:3.94:4.26) (2.96:3.67:3.97))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[62\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (19.64:24.36:26.34) (18.71:23.19:25.08))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.36:10.36:11.20) (7.85:9.74:10.53))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[31\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.19:15.12:16.35) (11.65:14.44:15.62))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.35:14.08:15.22) (12.15:15.07:16.29))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[61\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.34:7.86:8.50) (6.46:8.01:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.19:2.72:2.94) (2.27:2.81:3.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.92:6.40) (4.47:5.55:6.00))
     (PORT CLK (6.39:7.92:8.56) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.72:28.17:30.46) (24.06:29.83:32.26))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE RESET_IN_L8_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (5.40:7.07:8.57) (3.86:4.98:5.92))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[18\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.89:15.99:17.29) (12.28:15.22:16.46))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.71:35.60:38.50) (30.60:37.93:41.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIQU5OC5\[33\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.58:13.12:14.19) (10.09:12.51:13.53))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.84:19.64:21.25) (15.03:18.63:20.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.27:13.97:15.11) (12.15:15.06:16.29))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[20\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.76:8.38:9.07) (6.50:8.06:8.72))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.60:28.03:30.31) (24.59:30.49:32.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIBBSV2\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.25:10.23:11.07) (7.92:9.82:10.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.57:13.10:14.17) (10.14:12.57:13.60))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.42:9.20:9.95) (7.70:9.55:10.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (8.82:10.93:11.82) (8.11:10.06:10.88))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (11.51:14.27:15.44) (12.27:15.22:16.46))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (3.76:4.67:5.05) (3.46:4.29:4.64))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.39:7.92:8.56) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.70:29.38:31.78) (25.15:31.18:33.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data_0\[29\])
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.55))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[69\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (7.57:9.38:10.15) (7.11:8.82:9.54))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (39.89:49.45:53.48) (42.86:53.14:57.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_4)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.91:6.39) (4.29:5.31:5.75))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.06:11.23:12.15) (8.67:10.75:11.63))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.00:4.96:5.37) (4.42:5.48:5.93))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/chip_select)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.39:7.93:8.57) (6.51:8.07:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.86:13.46:14.56) (11.41:14.15:15.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[58\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.06:19.91:21.54) (16.94:21.00:22.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI2H02\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:2.88:3.11) (2.26:2.80:3.03))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIHC3V2\[75\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.98:18.57:20.08) (13.93:17.27:18.67))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.17:23.77:25.70) (17.88:22.17:23.98))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.90:7.31:7.91) (6.10:7.56:8.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.44:14.18:15.33) (10.70:13.27:14.35))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE memory_controller_0\/schedule_1_RNI8ANGP\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.32:15.27:16.52) (11.46:14.21:15.36))
     (IOPATH A Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT B (21.15:26.22:28.36) (19.68:24.40:26.39))
     (IOPATH B Y (5.91:7.43:8.31) (4.04:5.07:5.67))
     (PORT C (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[5\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.13:10.08:10.90) (8.38:10.39:11.24))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.86:15.95:17.25) (13.68:16.96:18.34))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNICU8R\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (14.78:18.32:19.81) (14.08:17.45:18.88))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIA35UK\[41\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.62:19.36:20.94) (14.60:18.10:19.57))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.60:24.30:26.28) (18.39:22.80:24.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.46:21.65:23.41) (18.56:23.01:24.88))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[27\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.37:4.18:4.52) (3.15:3.91:4.23))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.07:12.49:13.50) (9.58:11.88:12.85))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.41:12.91:13.96) (11.12:13.79:14.91))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[30\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.13:6.37:6.88) (4.92:6.10:6.60))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.75:28.21:30.50) (24.56:30.45:32.94))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.82:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.52:10.57:11.43) (8.08:10.02:10.84))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[19\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.78:10.89:11.78) (8.45:10.48:11.33))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.64:8.23:8.91) (6.93:8.59:9.29))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[27\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.40:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.45:16.67:18.03) (14.42:17.88:19.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (9.68:12.01:12.99) (9.10:11.29:12.21))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (9.01:11.17:12.08) (8.38:10.39:11.24))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.52:3.12:3.37) (2.42:3.00:3.24))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[25\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.36:15.32:16.57) (11.62:14.40:15.58))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE geig_data_handling_0\/min_counter_RNIF37K\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.25:4.02:4.35) (3.00:3.72:4.02))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (3.51:4.35:4.70) (3.27:4.05:4.38))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE write_address_traversal_0\/address_m4_0_a2_5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.19:2.72:2.94) (2.27:2.81:3.04))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.32:2.87:3.11) (2.39:2.97:3.21))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.13:34.87:37.72) (29.95:37.13:40.16))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[47\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (25.27:31.33:33.88) (23.74:29.43:31.83))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.71:17.00:18.38) (14.54:18.03:19.50))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.52:16.76:18.13) (13.18:16.34:17.67))
     (PORT CLK (6.46:8.01:8.66) (6.55:8.12:8.79))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (22.02:27.30:29.52) (23.64:29.30:31.69))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_RNIJ5G796)
 (DELAY
  (ABSOLUTE
     (PORT A (7.67:9.51:10.29) (7.05:8.74:9.45))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (4.30:5.33:5.77) (4.10:5.09:5.50))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNIN07F\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.73:5.86:6.34) (4.40:5.46:5.91))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.16:8.88:9.60) (6.61:8.19:8.86))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.89:4.83:5.22) (3.60:4.46:4.83))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[43\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.91:17.25:18.66) (14.34:17.78:19.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AOI1A")
 (INSTANCE memory_controller_0\/cmd_out12_0_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (5.72:7.18:8.03) (4.14:5.20:5.81))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT C (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (16.03:19.87:21.49) (15.21:18.86:20.39))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.17:25.01:27.04) (19.29:23.92:25.87))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.55:21.75:23.53) (18.77:23.27:25.16))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.92:18.50:20.01) (15.56:19.29:20.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIDFUV2\[39\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.20:17.61:19.05) (13.70:16.99:18.38))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.78:13.37:14.46) (11.38:14.11:15.26))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE memory_controller_0\/num_cycles_RNILDOSR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.16:13.83:14.96) (10.62:13.17:14.24))
     (IOPATH A Y (5.91:7.43:8.31) (4.04:5.07:5.67))
     (PORT B (7.51:9.31:10.07) (8.00:9.92:10.73))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/clk_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (12.52:15.52:16.79) (13.28:16.47:17.81))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/write_count_RNICK4PV\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.92:14.78:15.99) (11.24:13.93:15.07))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.75:10.85:11.74) (8.37:10.38:11.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.72:5.85:6.32) (4.51:5.59:6.04))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.88:8.52) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.44:12.95:14.00) (10.94:13.57:14.67))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_41)
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:4.06:4.39) (3.05:3.78:4.09))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (6.00:7.44:8.04) (5.70:7.07:7.64))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.29:5.32:5.76) (4.16:5.16:5.58))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[45\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.00:13.64:14.76) (10.29:12.76:13.80))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.67:23.15:25.03) (19.82:24.57:26.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIKONC76\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.63:19.38:20.96) (14.49:17.97:19.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[44\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.31:14.03:15.17) (10.74:13.32:14.40))
     (PORT CLK (6.29:7.80:8.44) (6.41:7.95:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.02:26.06:28.18) (22.65:28.08:30.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0C33D5\[49\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.09:12.50:13.52) (9.26:11.48:12.42))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.17:6.41:6.94) (5.04:6.25:6.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.24:13.94:15.08) (12.14:15.05:16.28))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[73\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.39:11.65:12.59) (9.99:12.39:13.40))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (35.20:43.65:47.21) (37.82:46.90:50.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0533D5\[75\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.96:13.59:14.69) (10.28:12.74:13.78))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.19:8.91:9.64) (7.70:9.55:10.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[46\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.15:15.06:16.29) (11.43:14.17:15.32))
     (PORT CLK (6.36:7.88:8.52) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (29.32:36.36:39.32) (31.65:39.24:42.44))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.64:24.35:26.33) (18.24:22.61:24.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.57:26.75:28.93) (22.60:28.02:30.30))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNISOP9L\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.58:10.64:11.50) (8.12:10.06:10.88))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (23.73:29.43:31.82) (25.02:31.02:33.55))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n7_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.62) (2.53:3.13:3.39))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIKR89Q\[72\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.25:12.70:13.74) (9.62:11.92:12.89))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n3_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:9.46:10.23) (6.97:8.64:9.35))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE memory_controller_0\/address_m3_0_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (15.90:19.72:21.33) (16.72:20.73:22.42))
     (IOPATH A Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT B (16.72:20.73:22.42) (17.84:22.12:23.92))
     (IOPATH B Y (5.91:7.43:8.31) (4.04:5.07:5.67))
     (PORT C (8.76:10.86:11.75) (8.19:10.16:10.99))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D6_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIQS03D5\[63\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.46:11.73:12.68) (9.16:11.35:12.28))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.35:10.35:11.19) (8.83:10.94:11.84))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.92:9.81:10.61) (7.22:8.95:9.68))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.50:11.78:12.74) (10.13:12.56:13.59))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D16_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (28.71:35.59:38.49) (27.69:34.34:37.13))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (28.93:35.87:38.79) (27.83:34.50:37.31))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/min_counter_RNINS253\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:8.12:8.78) (6.33:7.84:8.48))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (6.94:8.61:9.31) (6.79:8.42:9.10))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.80:13.39:14.48) (11.60:14.39:15.56))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.49:22.93:24.80) (19.61:24.31:26.29))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A9_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.43:12.93:13.99) (10.01:12.42:13.43))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE memory_controller_0\/schedule_0_RNIS90FA1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.55:3.16:3.41))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (11.87:14.72:15.92) (11.21:13.89:15.03))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH C Y (4.88:6.13:6.85) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[43\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.69:10.78:11.66) (8.27:10.25:11.09))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.86:18.42:19.92) (15.74:19.51:21.10))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNICIO3D5\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.54:16.78:18.15) (12.95:16.06:17.37))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.41:19.10:20.66) (14.68:18.20:19.68))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.08:10.02:10.83) (8.56:10.61:11.48))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.45:3.03:3.28) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.34:10.35:11.19) (7.85:9.74:10.53))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[34\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.81:9.68:10.47) (8.14:10.10:10.92))
     (IOPATH B Y (4.22:5.29:5.92) (4.17:5.24:5.86))
     (PORT S (12.26:15.20:16.44) (11.40:14.13:15.29))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/read_prev_RNIMF9BV)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.29) (2.37:2.94:3.18))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.79:3.46:3.74) (2.65:3.29:3.56))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIIOJM1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.41:19.10:20.66) (14.69:18.21:19.70))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.51:3.12:3.37) (2.44:3.02:3.27))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.41:2.99:3.24) (2.34:2.90:3.14))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.90:4.84:5.23) (3.60:4.46:4.83))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.05:5.71:6.38) (3.76:4.91:5.49))
     (PORT C (9.82:12.18:13.17) (10.32:12.80:13.84))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIBIP3D5\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:6.65:7.19) (5.24:6.50:7.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.39:14.12:15.27) (10.38:12.86:13.91))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.97:12.36:13.36) (10.43:12.93:13.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE reset_pulse_0\/CLK_OUT_48MHZ_inferred_clock)
 (DELAY
  (ABSOLUTE
     (PORT A (27.95:34.65:37.47) (28.63:35.50:38.40))
     (IOPATH A Y (4.74:5.96:6.66) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[73\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.07:22.41:24.23) (17.17:21.29:23.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (24.80:30.75:33.26) (26.05:32.30:34.93))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.72:4.61:4.99) (3.42:4.25:4.59))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (8.56:10.62:11.48) (8.19:10.15:10.98))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE read_buffer_0\/init_wait_RNIPP6P1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.73:4.62:5.00) (3.42:4.25:4.59))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (7.58:9.40:10.17) (7.25:8.99:9.72))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (3.12:3.87:4.19) (3.34:4.15:4.48))
     (IOPATH C Y (4.07:5.11:5.72) (4.23:5.31:5.93))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.60) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.92:11.06:11.96) (9.10:11.28:12.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (11.84:14.68:15.87) (11.11:13.77:14.89))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH C Y (4.87:6.11:6.83) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIBDUV2\[38\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.70:18.23:19.72) (14.01:17.36:18.78))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.06:8.76:9.47) (7.28:9.03:9.77))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.67:8.27:8.94))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.91:19.73:21.34) (16.70:20.71:22.40))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNI9MR\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.12:10.07:10.89) (7.63:9.46:10.23))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[25\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.40:14.14:15.29) (10.69:13.25:14.33))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.44:35.27:38.14) (31.11:38.57:41.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_RNI7OJI)
 (DELAY
  (ABSOLUTE
     (PORT A (8.81:10.92:11.81) (9.25:11.47:12.41))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (26.34:32.66:35.32) (25.14:31.17:33.71))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.32:4.11:4.45) (3.10:3.84:4.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.47:5.54:6.00) (4.84:6.00:6.49))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D22_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.09:31.11:33.64) (27.18:33.70:36.45))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.99:4.31) (2.99:3.71:4.01))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[27\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.67:3.31:3.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.32:12.79:13.83) (10.98:13.61:14.72))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (3.91:4.85:5.24) (3.61:4.48:4.85))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (8.38:10.39:11.23) (8.87:11.00:11.89))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[45\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.33:7.85:8.49) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.99:39.66:42.89) (34.29:42.52:45.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D28_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (24.26:30.08:32.54) (23.28:28.86:31.21))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (32.29:40.03:43.29) (31.07:38.52:41.65))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[19\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.17:11.36:12.29) (9.54:11.83:12.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (9.47:11.74:12.70) (8.84:10.96:11.85))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (9.28:11.50:12.44) (8.90:11.04:11.94))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI11SV2\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.90:8.55:9.25) (6.55:8.12:8.79))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.64:10.71:11.59) (9.05:11.22:12.13))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A12_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.12:12.55:13.57) (9.71:12.04:13.02))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[46\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.80:17.11:18.50) (12.78:15.84:17.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.33:16.53:17.87) (14.02:17.38:18.79))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI9P63I5\[36\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.60:10.66:11.53) (8.20:10.17:10.99))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE read_address_traversal_0\/address_n6_0_o2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.48:5.56:6.01) (4.18:5.18:5.61))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.84:3.52:3.81) (2.69:3.34:3.61))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH C Y (4.07:5.11:5.72) (4.23:5.31:5.93))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.09:13.74:14.86) (11.96:14.83:16.04))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.54:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.35:35.15:38.02) (29.59:36.68:39.67))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.13:3.88:4.20) (2.99:3.70:4.00))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (9.58:11.87:12.84) (9.08:11.25:12.17))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/num_cycles_RNIRAA31\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.54:13.06:14.13) (9.66:11.98:12.96))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (3.39:4.21:4.55) (3.20:3.97:4.29))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[38\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.05:8.74:9.45) (6.51:8.07:8.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.35:10.35:11.20) (8.78:10.88:11.77))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (15.42:19.12:20.68) (14.71:18.23:19.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[41\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.89:4.83:5.22) (3.60:4.46:4.83))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.64:10.72:11.59) (9.20:11.41:12.34))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNILG3V2\[79\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.80:15.87:17.17) (12.39:15.36:16.61))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.52:14.29:15.45) (12.07:14.96:16.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIS4MM1\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[5\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.91:11.05:11.95) (8.52:10.57:11.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_buffer_0\/init_wait_RNI12L42\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.07:5.05:5.46) (3.77:4.67:5.05))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.47:4.31:4.66) (3.71:4.59:4.97))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOTI1D5\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.84:15.92:17.22) (12.30:15.25:16.50))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.76:19.55:21.14) (16.55:20.52:22.19))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.45:21.63:23.39) (16.29:20.19:21.84))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.35:2.91:3.15) (2.47:3.06:3.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[4\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.24:15.18:16.41) (11.58:14.35:15.52))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE memory_controller_0\/busy_hold_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (8.31:10.31:11.15) (8.65:10.73:11.60))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (17.49:21.69:23.45) (16.67:20.67:22.36))
     (IOPATH B Y (4.54:5.70:6.37) (4.07:5.11:5.72))
     (PORT C (2.45:3.03:3.28) (2.34:2.90:3.14))
     (IOPATH C Y (4.77:5.99:6.69) (4.34:5.45:6.09))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[67\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.62:15.64:16.92) (11.85:14.69:15.89))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_3)
 (DELAY
  (ABSOLUTE
     (PORT A (13.12:16.27:17.59) (12.38:15.35:16.60))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (13.70:16.98:18.36) (12.92:16.02:17.32))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.17:2.70:2.92) (2.25:2.79:3.02))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[35\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.77:10.87:11.76) (8.38:10.39:11.24))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.55))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.39:26.52:28.69) (22.30:27.64:29.90))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIFPQA6\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (10.13:12.56:13.58) (10.75:13.33:14.42))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNIKSV9\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.34:2.90:3.14) (2.45:3.03:3.28))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[34\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.19:15.11:16.35) (11.49:14.24:15.40))
     (PORT CLK (6.33:7.85:8.49) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.72:15.77:17.05) (13.32:16.51:17.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_buffer_0\/read_cmd\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.89:6.07:6.56) (4.64:5.75:6.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE write_address_traversal_0\/address_n10_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (8.98:11.14:12.05) (8.47:10.50:11.36))
     (IOPATH C Y (4.33:5.43:6.07) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.05:8.74:9.45) (6.51:8.07:8.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.80:3.47:3.75) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.79:9.66:10.44) (8.16:10.12:10.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI3LLL76\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.76:8.38:9.06) (6.24:7.74:8.37))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.54:14.31:15.47) (10.94:13.57:14.67))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.34:4.15:4.48) (3.12:3.87:4.18))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE sram_interface_0\/write_counter_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.59:15.61:16.88) (13.34:16.54:17.89))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIPIM9L\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.85:17.18:18.58) (12.68:15.72:17.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.48:15.47:16.73) (13.32:16.51:17.85))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (16.38:20.31:21.97) (15.92:19.74:21.35))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (27.70:34.34:37.14) (29.54:36.63:39.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_SRBS1_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (36.75:45.56:49.27) (39.17:48.56:52.52))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[4\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (13.09:16.23:17.56) (12.68:15.72:17.00))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.51:26.67:28.85) (20.75:25.73:27.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.62:13.17:14.25) (11.43:14.17:15.32))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIIVU1\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (15.91:19.72:21.33) (14.81:18.36:19.86))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.86:3.54:3.83) (2.71:3.36:3.63))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.10:7.57:8.19) (6.67:8.27:8.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE sram_interface_0\/read_cycle_RNIAA101)
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.97:4.30) (2.98:3.70:4.00))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (9.27:11.49:12.43) (8.97:11.12:12.02))
     (IOPATH B Y (4.23:5.31:5.93) (4.04:5.07:5.67))
     (PORT C (6.90:8.56:9.26) (6.61:8.19:8.86))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[40\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.97:17.31:18.73) (13.19:16.36:17.69))
     (PORT CLK (6.40:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.49:31.60:34.17) (27.08:33.57:36.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.63) (2.56:3.18:3.44))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[77\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.30:7.81:8.45) (6.43:7.98:8.63))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.99:9.90:10.71) (8.40:10.42:11.26))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.63) (2.83:3.50:3.79))
     (IOPATH A Y (3.93:4.93:5.52) (4.23:5.31:5.93))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.51:4.41:4.93) (3.87:4.86:5.44))
     (PORT S (8.10:10.04:10.85) (7.72:9.57:10.35))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.95:4.89:5.29) (3.65:4.52:4.89))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.23:11.45:12.38) (8.69:10.77:11.65))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D19_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/next_write\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.53:3.14:3.40) (2.46:3.05:3.30))
     (PORT CLK (6.44:7.99:8.64) (6.56:8.13:8.79))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.98:21.05:22.77) (17.84:22.11:23.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (10.51:13.03:14.09) (9.75:12.08:13.07))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.67:3.31:3.58) (2.83:3.50:3.79))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.31) (2.38:2.95:3.19))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.54:11.83:12.79) (8.90:11.04:11.94))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNI0FHT3\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (4.68:5.80:6.28) (4.36:5.41:5.85))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.38:6.68:7.22) (5.00:6.20:6.70))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNINR59Q\[48\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.55:11.84:12.80) (9.08:11.26:12.17))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[27\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.87:15.96:17.26) (11.90:14.75:15.95))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.02:26.07:28.19) (22.76:28.22:30.52))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIBNBC76\[71\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.06:16.19:17.51) (12.46:15.45:16.71))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_25)
 (DELAY
  (ABSOLUTE
     (PORT A (3.25:4.02:4.35) (3.00:3.72:4.02))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[25\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI10S9L\[75\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (33.86:41.98:45.41) (31.68:39.28:42.48))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[57\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.69:20.70:22.39) (15.53:19.25:20.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.23:25.08:27.12) (21.27:26.37:28.52))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.97:6.16:6.67) (4.64:5.76:6.23))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.66:15.69:16.97) (11.84:14.68:15.88))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_1)
 (DELAY
  (ABSOLUTE
     (PORT A (11.26:13.96:15.10) (10.48:12.99:14.05))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (10.95:13.58:14.68) (10.43:12.93:13.98))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (6.75:8.37:9.05) (7.37:9.14:9.88))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNI66BF\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.84:12.20:13.19) (10.47:12.98:14.04))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (29.71:36.83:39.83) (31.62:39.21:42.40))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_RNILJKHN3_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:4.01:4.34) (3.00:3.72:4.02))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (10.93:13.56:14.66) (12.03:14.91:16.13))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D24_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D21_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (34.86:43.22:46.75) (37.45:46.43:50.21))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.32:4.11:4.45) (3.08:3.82:4.13))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.20:5.20:5.63) (4.50:5.57:6.03))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[33\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.45:8.00:8.65) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.52:21.73:23.50) (18.92:23.46:25.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE memory_controller_0\/schedule_1_RNI35F9T\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.78:5.92:6.40) (4.47:5.55:6.00))
     (IOPATH A Y (5.72:7.18:8.03) (4.14:5.20:5.81))
     (PORT B (2.78:3.45:3.73) (2.94:3.64:3.94))
     (IOPATH B Y (5.91:7.43:8.31) (4.04:5.07:5.67))
     (PORT C (7.39:9.17:9.92) (6.95:8.62:9.32))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A16_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (12.72:15.77:17.05) (12.16:15.08:16.31))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n16_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.45:4.28:4.63) (3.20:3.96:4.29))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[21\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.49:4.33:4.68) (3.25:4.03:4.36))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.74:17.04:18.43) (13.03:16.15:17.47))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.43:15.41:16.66) (13.00:16.11:17.43))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_address_traversal_0\/address_m6_0_a2_7)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.80:3.47:3.75) (2.65:3.29:3.56))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.55:3.17:3.43) (2.72:3.37:3.64))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIT5SC76\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.81:13.41:14.50) (10.16:12.60:13.63))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIJML3D5\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.51:13.02:14.09) (9.89:12.26:13.26))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.98:13.62:14.73) (10.47:12.98:14.04))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.21:13.89:15.03) (12.08:14.98:16.20))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.38:3.66) (2.56:3.17:3.43))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1_RNIS1H1\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.89:13.51:14.61) (10.40:12.89:13.94))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.74:19.52:21.11) (14.93:18.51:20.02))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.26:30.08:32.53) (26.93:33.39:36.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1B")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:3.99:4.31) (2.98:3.70:4.00))
     (IOPATH A Y (2.98:3.74:4.18) (3.19:4.01:4.48))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (2.88:3.62:4.04) (3.78:4.75:5.31))
     (PORT C (8.85:10.97:11.86) (9.48:11.75:12.71))
     (IOPATH C Y (4.48:5.63:6.29) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D21_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (29.59:36.68:39.67) (28.66:35.54:38.44))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (29.65:36.76:39.75) (28.46:35.28:38.16))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[26\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.47:21.66:23.43) (18.51:22.95:24.82))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[19\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.60:34.22:37.01) (29.54:36.62:39.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[41\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.41:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.49:15.49:16.75) (13.29:16.48:17.82))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[48\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.47:16.70:18.06) (12.90:15.99:17.30))
     (PORT CLK (6.33:7.85:8.49) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.39:4.21:4.55) (3.72:4.61:4.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/write_count_RNI7DS0Q_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.65:14.45:15.62) (12.32:15.27:16.52))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (11.40:14.14:15.29) (11.01:13.65:14.76))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (15.68:19.44:21.02) (15.16:18.79:20.33))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI13UV2\[33\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.76:14.58:15.77) (11.36:14.09:15.24))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.44:14.18:15.34) (11.96:14.82:16.03))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:4.01:4.34) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.38:10.40:11.24) (7.96:9.87:10.67))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.60:5.70:6.16) (4.92:6.10:6.60))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[53\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:2.87:3.11) (2.39:2.97:3.21))
     (IOPATH A Y (3.93:4.93:5.52) (4.23:5.31:5.93))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.51:4.41:4.93) (3.87:4.86:5.44))
     (PORT S (11.99:14.86:16.08) (11.21:13.90:15.03))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[46\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.71:8.32:9.00) (6.77:8.40:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.35:23.99:25.94) (20.55:25.48:27.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.62:3.92) (2.77:3.44:3.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.87:4.86:5.44) (3.51:4.41:4.93))
     (PORT S (11.42:14.16:15.32) (10.60:13.14:14.21))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D2_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D4_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (12.69:15.74:17.02) (12.24:15.17:16.41))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (22.06:27.36:29.58) (21.07:26.12:28.25))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.54:11.83:12.80) (9.07:11.25:12.17))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.18:16.34:17.67) (13.85:17.18:18.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.64:13.19:14.27) (10.16:12.59:13.62))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.21:25.06:27.10) (21.18:26.26:28.40))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_buffer_0\/init_wait_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.77:13.35:14.44) (10.26:12.72:13.75))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.29:15.23:16.47) (11.54:14.31:15.47))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.67:4.54:4.92) (3.40:4.22:4.56))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNISOV3\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE CLK_48MHZ_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.27:0.35:0.39) (0.25:0.32:0.36))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/we\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (4.76:5.90:6.38) (5.14:6.38:6.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.63:4.50:4.87) (3.36:4.17:4.51))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.69:24.42:26.41) (20.98:26.01:28.13))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[73\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (6.69:8.30:8.98) (6.31:7.82:8.46))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI35UV2\[34\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.99:17.35:18.76) (13.21:16.38:17.71))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.40:10.42:11.27) (8.86:10.99:11.88))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D5_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (18.32:22.72:24.57) (17.71:21.96:23.75))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (24.28:30.10:32.55) (23.05:28.57:30.90))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIEMFPK\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (9.19:11.40:12.33) (9.76:12.10:13.08))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (11.28:13.99:15.13) (12.34:15.30:16.54))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (16.11:19.97:21.60) (15.48:19.19:20.75))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.43:20.37:22.03) (15.79:19.58:21.18))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.11:11.30:12.22) (9.69:12.02:13.00))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE memory_controller_0\/cmd_out12_0_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (3.71:4.60:4.97) (3.41:4.23:4.57))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (9.12:11.30:12.22) (8.74:10.84:11.72))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.73:26.94:29.14) (23.52:29.16:31.53))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[64\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.30:2.85:3.08) (2.37:2.94:3.18))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.57:35.43:38.31) (30.48:37.79:40.87))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.82:13.41:14.50) (10.05:12.46:13.48))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIJP79Q\[62\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.40:11.65:12.60) (8.89:11.03:11.93))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.53:3.13:3.39) (2.68:3.32:3.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI4HU1\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (9.06:11.23:12.14) (8.59:10.64:11.51))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[31\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.96:3.67:3.97) (2.81:3.49:3.77))
     (PORT CLK (6.31:7.83:8.47) (6.44:7.98:8.63))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.57:13.11:14.18) (11.13:13.80:14.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[22\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:8.42:9.10) (6.55:8.12:8.78))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.96:23.51:25.42) (20.45:25.36:27.42))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIB41V2\[51\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.54:10.59:11.45) (8.16:10.11:10.94))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (26.71:33.12:35.82) (25.13:31.16:33.70))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.29:12.76:13.80) (10.83:13.43:14.52))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.82:23.33:25.24) (19.62:24.32:26.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[69\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.43:26.57:28.74) (22.84:28.32:30.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[20\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (4.83:5.98:6.47) (4.56:5.65:6.11))
     (PORT CLK (6.80:8.44:9.12) (6.83:8.46:9.15))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (35.20:43.64:47.20) (37.69:46.73:50.54))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.22:8.95:9.68) (6.68:8.28:8.95))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.02:32.26:34.89) (28.08:34.81:37.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/busy_hold_RNI5JJE)
 (DELAY
  (ABSOLUTE
     (PORT A (17.08:21.18:22.91) (16.28:20.18:21.82))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (24.05:29.82:32.25) (22.36:27.72:29.98))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[73\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.48:14.24:15.40) (10.78:13.37:14.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.32:23.95:25.90) (20.09:24.90:26.93))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A8_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/schedule_0_RNIF1076\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (6.76:8.38:9.06) (6.48:8.04:8.69))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.15:13.83:14.95) (10.48:12.99:14.05))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE read_buffer_0\/init_wait_RNIBQJV1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.66:3.96) (3.11:3.85:4.16))
     (IOPATH A Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT B (4.87:6.04:6.53) (4.48:5.55:6.00))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.15:3.91:4.23))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.82:12.18:13.17) (9.25:11.47:12.41))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.30:17.72:19.17) (13.16:16.31:17.64))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.44:14.19:15.35) (10.86:13.46:14.56))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.15:13.82:14.94) (10.39:12.88:13.93))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[23\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.13:12.56:13.58) (9.70:12.03:13.01))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.47:31.57:34.15) (27.22:33.74:36.49))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D4_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[23\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.03:23.60:25.52) (20.49:25.40:27.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A1_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (29.08:36.05:38.99) (28.19:34.95:37.79))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n10_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.38:3.66) (2.56:3.17:3.43))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (29.99:37.18:40.21) (31.66:39.25:42.45))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[67\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (26.21:32.49:35.14) (25.09:31.11:33.64))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.74:19.52:21.11) (16.54:20.51:22.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.77:3.44:3.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.18:13.86:14.99) (11.87:14.72:15.92))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIF4CR\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (12.45:15.43:16.69) (11.39:14.12:15.27))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_OE_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (29.22:36.23:39.19) (30.10:37.32:40.37))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNINT79Q\[66\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:4.00:4.32) (2.98:3.70:4.00))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (4.46:5.52:5.97) (4.26:5.28:5.71))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_43)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.42:11.68:12.63) (10.34:12.82:13.86))
     (PORT CLK (6.51:8.07:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.91:19.72:21.33) (16.90:20.96:22.67))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[68\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.61:26.79:28.97) (22.71:28.16:30.45))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[21\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.87:30.84:33.35) (26.32:32.64:35.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE read_buffer_0\/init_wait_RNI78L42\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (4.20:5.21:5.63) (3.88:4.81:5.20))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.39:7.92:8.57) (6.17:7.64:8.27))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.81:14.64:15.83) (10.98:13.61:14.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.48:20.43:22.10) (17.18:21.30:23.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE write_address_traversal_0\/address_m4_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.29:4.07:4.41) (3.06:3.79:4.10))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIFMP3D5\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.05:11.22:12.13) (8.63:10.69:11.57))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.59:14.37:15.54) (11.23:13.92:15.06))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.48:14.23:15.40) (12.26:15.20:16.44))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[24\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.13:8.84:9.57) (6.61:8.19:8.86))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.90:8.55:9.25) (6.55:8.12:8.79))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.43:19.14:20.70) (16.19:20.07:21.70))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIFDDA2\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:8.56:9.25) (6.50:8.05:8.71))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (11.89:14.74:15.94) (10.86:13.47:14.57))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D6_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (14.12:17.50:18.93) (13.62:16.89:18.27))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (20.24:25.09:27.14) (19.48:24.15:26.11))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1D")
 (INSTANCE memory_controller_0\/schedule_2_RNIBC2P5_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:4.30:4.65) (3.24:4.02:4.35))
     (IOPATH A Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT B (9.35:11.59:12.53) (8.80:10.91:11.80))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (14.53:18.02:19.49) (13.55:16.81:18.17))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIEG54\[40\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.99:11.14:12.05) (8.50:10.54:11.40))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (29.68:36.80:39.80) (32.25:39.98:43.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[32\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.51:8.07:8.72) (6.60:8.19:8.85))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (5.49:6.81:7.37) (5.91:7.32:7.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIT9CC76\[77\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.01:11.16:12.07) (8.54:10.59:11.46))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.27:7.78:8.41) (6.41:7.94:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (39.89:49.45:53.48) (42.86:53.14:57.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_2\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.67:13.22:14.30) (10.09:12.52:13.54))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (8.44:10.46:11.32) (7.86:9.75:10.54))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.14:31.17:33.71) (27.10:33.60:36.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[25\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.08:3.33) (2.40:2.98:3.22))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.39:33.95:36.72) (29.11:36.09:39.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.81:27.05:29.25) (23.22:28.79:31.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.58:13.12:14.18) (9.88:12.25:13.25))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.92:27.17:29.39) (23.46:29.09:31.46))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.28:20.18:21.82) (17.26:21.40:23.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIUFLL76\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.91:18.49:19.99) (13.96:17.31:18.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIGL6V2\[49\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.21:18.86:20.40) (14.48:17.95:19.41))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.44:16.66:18.02) (13.99:17.35:18.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[49\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (23.39:29.00:31.36) (21.64:26.83:29.01))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.91:16.01:17.31) (13.44:16.67:18.03))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.98:14.85:16.06) (11.18:13.87:15.00))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.71:13.28:14.36) (10.19:12.63:13.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.74:13.32:14.40) (10.02:12.42:13.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.86:5.26) (3.66:4.54:4.91))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.66:16.93:18.31) (12.83:15.91:17.21))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNINU8OC5\[41\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.64:13.20:14.27) (10.17:12.61:13.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.39:6.68:7.23) (5.89:7.30:7.89))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.68:23.16:25.05) (19.88:24.65:26.66))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.82:9.70:10.49) (7.25:8.98:9.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.32:27.67:29.92) (23.56:29.21:31.59))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIU013D5\[65\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.36:10.37:11.21) (7.97:9.88:10.69))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.27:12.73:13.77) (10.82:13.42:14.51))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "BUFF")
 (INSTANCE CLK_48MHZ_pad_RNI8I08)
 (DELAY
  (ABSOLUTE
     (PORT A (22.84:28.32:30.63) (23.67:29.35:31.74))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D25_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (22.11:27.41:29.64) (21.48:26.63:28.80))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (22.55:27.96:30.24) (21.66:26.85:29.04))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIJC1V2\[59\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.59:19.32:20.90) (14.81:18.36:19.86))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.51:16.75:18.11) (14.21:17.61:19.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[46\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.91:4.85:5.24) (3.59:4.46:4.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.76:18.30:19.79) (15.70:19.46:21.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "PLL_SDF")
 (INSTANCE CLK_1MHZ_0\/Core/pll_sdf_0)
 (DELAY
  (ABSOLUTE
     (PORT CLKA (6.69:8.29:8.97) (6.77:8.39:9.08))
  )
 )
 )
 (CELL
 (CELLTYPE "PLL_DLY_SDF")
 (INSTANCE CLK_1MHZ_0\/Core/pll_dly_sdf_0)
 (DELAY
  (ABSOLUTE
     (IOPATH GLAIN GLA (16.35:21.12:22.18) (16.35:21.12:22.18))
     (IOPATH GLBIN GLB (16.35:21.12:22.18) (16.35:21.12:22.18))
     (IOPATH GLCIN GLC (16.35:21.12:22.18) (16.35:21.12:22.18))
     (IOPATH LOCKIN LOCK (15.46:19.97:20.97) (15.46:19.97:20.97))
     (IOPATH YBIN YB (12.26:15.84:16.63) (12.26:15.84:16.63))
     (IOPATH YCIN YC (12.26:15.84:16.63) (12.26:15.84:16.63))
     (IOPATH VCOIN PLLOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH EXTFBIN EXTFBOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[37\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.42:14.16:15.31) (10.86:13.46:14.56))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.56:25.50:27.57) (21.85:27.09:29.29))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE memory_controller_0\/schedule_1_RNIA3KD86\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (7.25:8.99:9.72) (7.48:9.27:10.03))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[38\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.41:15.39:16.64) (11.79:14.62:15.81))
     (PORT CLK (6.29:7.80:8.44) (6.41:7.95:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.51:24.19:26.16) (20.45:25.36:27.42))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[79\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (23.54:29.18:31.56) (22.20:27.52:29.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.40:25.29:27.35) (21.47:26.62:28.78))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.68:5.80:6.27) (5.01:6.21:6.71))
     (PORT CLK (6.58:8.16:8.82) (6.67:8.27:8.94))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.73:29.42:31.81) (25.08:31.10:33.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.13:8.83:9.55) (7.70:9.54:10.32))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (10.07:12.49:13.51) (11.04:13.68:14.80))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE memory_controller_0\/schedule_1_RNI0T7F\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:4.05:4.38) (2.96:3.67:3.97))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (6.87:8.52:9.21) (6.50:8.05:8.71))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNISPQ9L\[61\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.66:15.70:16.98) (12.02:14.91:16.12))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.52:22.97:24.84) (19.45:24.11:26.08))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.58:8.16:8.82) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.00:32.23:34.86) (28.08:34.81:37.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[37\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.50:10.53:11.39) (8.06:9.99:10.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.72:10.82:11.70) (9.21:11.42:12.35))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.60:21.83:23.60) (18.43:22.85:24.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_9\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.62:24.32:26.30) (18.41:22.82:24.68))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.02:12.43:13.44) (9.33:11.57:12.51))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:5.28:5.71) (3.90:4.84:5.23))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (8.33:10.33:11.17) (7.94:9.85:10.65))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIURQ9L\[63\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.97:9.88:10.68) (7.72:9.57:10.35))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.50:16.73:18.10) (14.39:17.84:19.30))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[37\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.33:7.85:8.49) (6.45:7.99:8.64))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.90:19.72:21.32) (16.83:20.86:22.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIKUGO1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:9.60:10.38) (7.39:9.16:9.90))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D27_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (21.52:26.68:28.85) (20.83:25.82:27.93))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (27.04:33.52:36.26) (25.83:32.03:34.64))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE read_buffer_0\/init_wait_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.41:2.99:3.24))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.53:3.14:3.40) (2.46:3.05:3.30))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.51:3.12:3.37) (2.44:3.02:3.27))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI46K3D5\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.14:10.09:10.91) (7.87:9.75:10.55))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.79:10.89:11.78) (8.63:10.71:11.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.53:3.13:3.39) (2.70:3.35:3.62))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (6.40:7.93:8.58) (6.18:7.66:8.28))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.69:18.21:19.69) (15.27:18.93:20.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIL12QN4\[36\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.94:14.81:16.01) (11.20:13.89:15.02))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.86:10.99:11.88) (9.47:11.74:12.70))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIGSN61\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.88:8.53:9.22) (6.63:8.22:8.89))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.24:10.22:11.05) (7.52:9.32:10.08))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNILR79Q\[64\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.64:10.71:11.58) (8.14:10.09:10.91))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNI2AD8Q\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.73:12.07:13.05) (9.21:11.41:12.34))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE write_address_traversal_0\/address_n16_0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.28:10.27:11.11) (7.80:9.68:10.46))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.74:3.39:3.67) (2.59:3.22:3.48))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE memory_controller_0\/schedule72_NE_11)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[17\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.29) (2.37:2.94:3.18))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (37.51:46.51:50.30) (40.46:50.16:54.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[61\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.77:3.44:3.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.80:15.87:17.16) (12.21:15.14:16.37))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_buffer_0\/init_wait_RNI897P1\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.68:5.81:6.28) (4.28:5.31:5.74))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.95:3.66:3.96) (3.11:3.85:4.16))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (8.58:10.64:11.50) (7.98:9.90:10.70))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[28\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.00:19.83:21.45) (15.27:18.94:20.48))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.78:19.57:21.16) (16.92:20.97:22.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.29:41.27:44.64) (35.15:43.58:47.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/num_cycles_RNIR7II1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.17:4.51) (3.12:3.87:4.19))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (8.45:10.48:11.33) (7.95:9.85:10.65))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (11.05:13.70:14.82) (10.49:13.01:14.07))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[47\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.15:13.83:14.96) (10.60:13.14:14.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.90:16.00:17.30) (13.51:16.75:18.12))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[46\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.67:15.71:16.99) (12.16:15.08:16.31))
     (PORT CLK (6.30:7.81:8.45) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.27:23.89:25.84) (20.62:25.56:27.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNITPP9L\[53\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (27.03:33.52:36.25) (25.22:31.27:33.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.10:11.28:12.20) (9.52:11.81:12.77))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIJCM9L\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.58:11.88:12.85) (9.11:11.30:12.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.18:20.06:21.70) (16.98:21.06:22.77))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIEMFPK_3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.63:10.70:11.57) (9.17:11.37:12.30))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (6.33:7.85:8.49) (6.46:8.01:8.66))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (6.95:8.62:9.33) (7.35:9.11:9.86))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIP2TC76\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.17:8.89:9.62) (6.57:8.15:8.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.52:15.53:16.79) (11.84:14.68:15.87))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIBB42\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:4.00:4.32) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (9.31:11.54:12.48) (8.81:10.93:11.82))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.81:3.48:3.76) (2.65:3.29:3.56))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/read_prev_RNIT72EQ)
 (DELAY
  (ABSOLUTE
     (PORT A (6.97:8.65:9.35) (6.66:8.26:8.93))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (7.34:9.10:9.84) (6.95:8.61:9.31))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (11.09:13.75:14.87) (10.43:12.94:13.99))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A13_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[77\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (23.03:28.56:30.89) (21.59:26.76:28.94))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.28:27.63:29.88) (23.56:29.21:31.60))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (8.16:10.12:10.94) (7.46:9.25:10.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D12_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[18\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.31:17.75:19.19) (14.94:18.53:20.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNICEJ84\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIVRP9L\[55\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.66:3.96) (2.83:3.50:3.79))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.23:5.24:5.67) (3.89:4.82:5.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.57:24.26:26.24) (20.60:25.54:27.62))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.25:38.75:41.90) (33.53:41.58:44.96))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[33\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.27:7.78:8.41) (6.39:7.92:8.57))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (8.66:10.73:11.61) (9.13:11.32:12.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (10.78:13.37:14.46) (9.80:12.15:13.14))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D18_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (34.28:42.50:45.96) (33.13:41.08:44.43))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (31.34:38.86:42.03) (30.11:37.33:40.37))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[30\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (7.27:9.02:9.75) (6.68:8.28:8.95))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.25:20.15:21.79) (17.02:21.10:22.82))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.62:10.68:11.55) (8.24:10.22:11.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.30:9.05:9.78) (7.80:9.67:10.46))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[26\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.39:19.09:20.64) (14.28:17.70:19.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.00:4.96:5.37) (4.43:5.49:5.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[44\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.96:9.87:10.67) (7.66:9.50:10.27))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.04:22.36:24.19) (19.37:24.02:25.97))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE memory_controller_0\/cmd_out12_0_I_4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.71:4.60:4.97) (3.42:4.24:4.58))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (10.45:12.95:14.01) (9.96:12.35:13.36))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.85:4.78:5.17) (3.53:4.38:4.74))
     (IOPATH C Y (4.22:5.29:5.92) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.74:12.08:13.06) (9.26:11.48:12.42))
     (PORT CLK (6.64:8.23:8.90) (6.73:8.34:9.02))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.11:24.93:26.96) (21.63:26.81:29.00))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/un1_write_count_4_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.66:3.96) (2.78:3.45:3.73))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.70:3.34:3.62) (2.85:3.53:3.82))
     (IOPATH B Y (4.06:5.72:6.40) (4.76:7.87:8.80))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/schedule_1_RNIGLHAJ4\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.97:13.60:14.71) (11.77:14.59:15.78))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (7.93:9.83:10.63) (7.49:9.29:10.05))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIIN69Q\[52\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.42:11.69:12.64) (8.89:11.02:11.92))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIC8V3\[32\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.18:12.62:13.65) (9.61:11.91:12.88))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNISSU2D5\[55\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.22:10.19:11.02) (7.87:9.75:10.55))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.41:5.46:5.91) (4.22:5.23:5.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.22:15.15:16.39) (13.02:16.15:17.46))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[71\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (29.71:36.83:39.83) (27.85:34.53:37.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.52:26.69:28.86) (22.58:27.99:30.27))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[54\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.83:3.50:3.79))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (22.44:27.82:30.09) (21.19:26.28:28.42))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (12.96:16.07:17.38) (12.64:15.68:16.96))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.59:25.53:27.61) (19.46:24.13:26.09))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.05:16.19:17.50) (14.10:17.49:18.91))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_buffer_0\/read_cmd_RNO_2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.69:10.78:11.66) (8.22:10.19:11.02))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (4.15:5.15:5.57) (3.83:4.75:5.13))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (10.40:12.89:13.95) (9.68:12.01:12.98))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[39\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.79:18.34:19.84) (14.07:17.45:18.87))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[40\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.41:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.58:35.43:38.32) (30.38:37.67:40.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE memory_controller_0\/schedule_2_RNIMS5CM3\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.71:8.32:8.99) (6.64:8.23:8.90))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (9.42:11.68:12.64) (10.15:12.58:13.61))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (8.00:9.91:10.72) (7.61:9.43:10.20))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNI6668\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.51:3.11:3.36) (2.42:3.00:3.25))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.30:2.85:3.08) (2.37:2.94:3.18))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNI57MR\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.97:4.30) (2.98:3.70:4.00))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[30\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.13:6.37:6.88) (4.92:6.10:6.60))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.46:16.69:18.05) (14.21:17.62:19.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[74\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (13.77:17.07:18.46) (13.16:16.32:17.65))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D3_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (18.80:23.31:25.21) (18.03:22.35:24.17))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (19.02:23.58:25.50) (18.24:22.61:24.46))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n7_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.13:8.85:9.57) (6.57:8.15:8.82))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.31:4.10:4.43) (3.09:3.83:4.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.54:6.87:7.43) (5.82:7.21:7.80))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.53:8.09:8.75) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.98:35.94:38.86) (30.98:38.41:41.54))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[27\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.47:11.74:12.70) (10.00:12.40:13.41))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.26:13.96:15.10) (10.58:13.12:14.19))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_2_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.63:3.92) (2.77:3.44:3.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.24:8.97:9.70) (7.47:9.26:10.01))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.21:3.98:4.31) (3.43:4.25:4.59))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.05:3.79:4.10) (2.89:3.59:3.88))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.41:10.43:11.28) (7.86:9.74:10.54))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.88:22.16:23.97) (19.12:23.71:25.64))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D3_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE memory_controller_0\/num_cycles_RNIIREP_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.21:13.90:15.03) (10.61:13.15:14.23))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (4.49:5.56:6.02) (4.12:5.10:5.52))
     (IOPATH B Y (4.54:5.70:6.37) (4.07:5.11:5.72))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.22:5.29:5.92) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNID83V2\[71\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.59:19.32:20.90) (14.81:18.36:19.86))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.80:20.83:22.53) (17.71:21.96:23.75))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIFV63I5\[38\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.05:14.94:16.16) (11.46:14.21:15.37))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (9.24:11.45:12.38) (9.69:12.01:12.99))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (10.76:13.34:14.42) (10.17:12.61:13.64))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (10.40:12.89:13.94) (9.98:12.37:13.38))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.90:11.03:11.93) (8.47:10.50:11.35))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[46\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.05:8.74:9.45) (6.51:8.07:8.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.76:13.34:14.42) (11.51:14.27:15.44))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (9.12:11.31:12.23) (8.62:10.69:11.56))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.89:4.82:5.22) (3.59:4.46:4.82))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (4.91:6.09:6.59) (4.59:5.69:6.16))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (10.53:13.05:14.12) (11.29:13.99:15.13))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/schedule_RNILJKHN3\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.29:4.08:4.41) (3.10:3.84:4.15))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.33:11.57:12.51) (10.04:12.44:13.46))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[34\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.90:20.96:22.67) (16.17:20.05:21.68))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.31:12.79:13.83) (10.84:13.45:14.54))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.26:11.48:12.42) (9.52:11.80:12.76))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.83:10.95:11.84) (8.66:10.73:11.61))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.33:16.52:17.87) (14.04:17.41:18.83))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.31:37.58:40.64) (32.65:40.48:43.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_address_traversal_0\/address_m6_0_a2_4)
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.37:3.65) (2.59:3.21:3.47))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.05:9.98:10.79) (7.70:9.54:10.32))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.32:11.55:12.50) (9.10:11.28:12.20))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.32:21.47:23.22) (16.40:20.34:22.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.82:4.73:5.12) (3.49:4.33:4.69))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.64:8.23:8.91))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.46:29.09:31.46) (25.38:31.47:34.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (8.70:10.79:11.67) (8.12:10.07:10.89))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI9CMC76\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.20:15.13:16.36) (11.32:14.04:15.18))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0UQ9L\[65\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.63:10.70:11.57) (8.26:10.24:11.07))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.87:17.19:18.59) (14.85:18.41:19.92))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[35\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.16:28.71:31.05) (24.41:30.27:32.73))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (7.16:8.88:9.60) (6.61:8.19:8.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.95:8.62:9.32) (6.39:7.92:8.57))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[53\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.30:2.85:3.08) (2.37:2.94:3.18))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (14.84:18.40:19.90) (14.06:17.43:18.85))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[53\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.10:21.20:22.93) (18.18:22.54:24.38))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[58\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (6.29:7.80:8.43) (6.52:8.08:8.74))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (15.26:18.91:20.46) (14.50:17.97:19.44))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIAR22\[43\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.49:4.33:4.69) (3.27:4.05:4.38))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNIJNAP\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.26:6.52:7.06) (5.05:6.27:6.78))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.88:9.76:10.56) (7.36:9.12:9.86))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.13:7.60:8.22) (5.91:7.32:7.92))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[21\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.06:24.88:26.90) (19.07:23.64:25.57))
     (PORT CLK (6.65:8.24:8.91) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.11:19.97:21.60) (17.78:22.04:23.84))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[40\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.86:10.98:11.87) (8.36:10.36:11.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.39:4.21:4.55) (3.68:4.56:4.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIRKM9L\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.71:4.01) (2.83:3.51:3.80))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.45:3.03:3.28) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.63:14.42:15.59) (12.29:15.24:16.48))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1_RNIQPJ53\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:3.21:3.47) (2.48:3.07:3.32))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (9.25:11.47:12.40) (9.77:12.11:13.09))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.58:8.16:8.82) (6.67:8.27:8.94))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.82:32.01:34.62) (27.88:34.56:37.38))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIMULM1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (20.95:25.98:28.10) (19.71:24.43:26.42))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.51:3.12:3.37) (2.44:3.02:3.27))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.41:2.99:3.24) (2.34:2.90:3.14))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[78\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (19.08:23.65:25.58) (18.17:22.53:24.37))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.58:6.92:7.48) (5.21:6.46:6.99))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.14:3.89:4.21) (3.38:4.19:4.53))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (3.76:4.67:5.05) (3.47:4.30:4.65))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_RNIJJSH\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.98:8.65:9.35) (6.60:8.18:8.85))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.87:8.52:9.21) (6.42:7.96:8.61))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.19) (3.40:4.21:4.55))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIV0UV2\[32\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.27:21.41:23.16) (16.52:20.48:22.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.82:10.94:11.83) (9.21:11.42:12.35))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (12.65:15.69:16.97) (12.04:14.93:16.15))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.70:10.79:11.67) (8.30:10.29:11.13))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.92:6.10:6.60) (4.60:5.70:6.16))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.69:10.78:11.66) (9.25:11.46:12.40))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI6P93I5\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.60:20.58:22.26) (15.24:18.89:20.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.31) (2.38:2.95:3.19))
     (PORT CLK (6.46:8.01:8.66) (6.55:8.12:8.79))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.02:37.22:40.25) (31.83:39.47:42.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[59\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.42:4.24:4.59) (3.16:3.92:4.24))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (17.95:22.26:24.07) (17.36:21.52:23.28))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (23.24:28.82:31.17) (24.51:30.39:32.87))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[22\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.80:27.03:29.23) (20.32:25.20:27.25))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.14:12.57:13.59) (10.83:13.43:14.52))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNICVA01\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D14_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D11_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.84:3.51:3.80))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.91:13.52:14.62) (10.20:12.65:13.68))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D7_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE memory_controller_0\/read_prev_RNIABTT)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (13.78:17.08:18.48) (14.50:17.98:19.45))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.33:4.12:4.46) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.20:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.86:40.75:44.07) (35.58:44.12:47.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.90:4.84:5.23) (3.60:4.47:4.83))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.99:12.39:13.40) (9.37:11.61:12.56))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE memory_controller_0\/schedule_2_RNIG20Q4_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (9.33:11.56:12.50) (9.93:12.32:13.32))
     (IOPATH C Y (4.77:5.99:6.69) (4.34:5.45:6.09))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE memory_controller_0\/schedule_0_RNIR80FA1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.87:14.72:15.92) (11.21:13.89:15.03))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (2.80:3.47:3.75) (2.65:3.29:3.56))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.64:15.68:16.95) (13.21:16.37:17.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[36\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.04:11.21:12.12) (8.68:10.76:11.63))
     (PORT CLK (6.29:7.80:8.44) (6.41:7.95:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.73:30.66:33.16) (26.03:32.28:34.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D2_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.52:8.09:8.75) (6.40:7.93:8.58))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.90:18.48:19.98) (16.46:20.40:22.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/min_counter_RNIAID81\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.25:8.99:9.72) (6.80:8.43:9.11))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (4.42:5.47:5.92) (4.05:5.02:5.43))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[20\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.77:29.47:31.87) (25.53:31.66:34.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIVSPV2\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.66:3.96) (2.83:3.50:3.79))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.48:11.76:12.71) (9.08:11.25:12.17))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.26:4.05:4.38) (3.55:4.40:4.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.74:4.64:5.02) (3.39:4.21:4.55))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIF81V2\[55\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (23.80:29.51:31.91) (22.47:27.86:30.13))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.07:19.92:21.55) (17.22:21.34:23.08))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[65\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (11.14:13.81:14.94) (10.56:13.09:14.16))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/write_count_RNIBOOA\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.47:17.95:19.41) (13.38:16.58:17.94))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (13.31:16.50:17.84) (12.52:15.53:16.79))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI8N02\[33\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.28:13.99:15.13) (10.74:13.32:14.41))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIDP1QN4\[32\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (14.40:17.85:19.31) (15.28:18.95:20.49))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNINIO9L\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.00:3.73:4.03) (2.85:3.53:3.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.13:21.24:22.97) (18.06:22.39:24.21))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.57:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.17:16.33:17.66) (14.16:17.55:18.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (8.47:10.50:11.35) (7.99:9.90:10.71))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (9.48:11.76:12.72) (8.74:10.84:11.72))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D11_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (14.41:17.87:19.32) (13.82:17.13:18.53))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (13.13:16.28:17.61) (12.55:15.56:16.83))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIA0P3\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:4.23:4.57) (3.19:3.95:4.27))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.25:2.79:3.02) (2.17:2.70:2.92))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.74:18.27:19.76) (16.00:19.84:21.46))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.18:17.59:19.02) (13.55:16.80:18.17))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.30:27.65:29.90) (25.04:31.04:33.57))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[52\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.61:19.36:20.93) (14.78:18.33:19.82))
     (PORT CLK (6.37:7.90:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.39:4.21:4.55) (3.72:4.61:4.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[30\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.35:40.11:43.37) (34.74:43.07:46.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[53\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.49:25.41:27.48) (19.24:23.85:25.79))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.71:9.56:10.34) (7.20:8.93:9.66))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNILM1TK\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.25:13.95:15.09) (10.58:13.12:14.19))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.17:15.09:16.32) (11.57:14.34:15.51))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.57:21.78:23.56) (18.57:23.02:24.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIBP3QN4\[40\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.61:10.67:11.54) (8.28:10.27:11.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (16.65:20.65:22.33) (17.83:22.11:23.91))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE write_address_traversal_0\/address_n5_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.46:5.53:5.98) (4.79:5.94:6.42))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (8.48:10.51:11.37) (8.13:10.09:10.91))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNISS5L\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:7.77:8.40) (6.50:8.05:8.71))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (5.50:6.82:7.38) (5.88:7.29:7.89))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.34:2.90:3.14) (2.45:3.03:3.28))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[38\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.10:15.01:16.23) (11.73:14.54:15.73))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.51:16.75:18.11) (14.36:17.80:19.25))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:4.06:4.39) (3.05:3.78:4.09))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.90:14.75:15.96) (11.29:14.00:15.14))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (7.84:9.72:10.51) (7.42:9.19:9.94))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (4.38:5.43:5.88) (4.01:4.97:5.37))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/write_count_RNIEO3QK4_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.24:13.94:15.07) (10.59:13.14:14.21))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.07:8.77:9.48) (7.23:8.97:9.70))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[18\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.85:32.05:34.67) (27.82:34.49:37.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.24) (3.61:4.48:4.85))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (9.01:11.17:12.08) (8.44:10.46:11.31))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.20:3.96:4.28) (2.98:3.70:4.00))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNI08D8Q\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (14.69:18.21:19.70) (14.10:17.48:18.90))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE read_buffer_0\/init_wait_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[22\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.35:12.83:13.87) (11.04:13.69:14.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.63:11.94:12.91) (9.01:11.17:12.08))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/busy_hold_RNID9BDU_2)
 (DELAY
  (ABSOLUTE
     (PORT A (23.66:29.33:31.72) (22.13:27.44:29.67))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (11.84:14.68:15.87) (11.24:13.93:15.06))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNIO5RR\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.25:6.50:7.03) (4.85:6.02:6.51))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (10.58:13.11:14.18) (9.86:12.22:13.21))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n9_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:4.06:4.39) (3.05:3.78:4.09))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (9.60:11.91:12.88) (9.07:11.25:12.16))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (4.07:5.05:5.46) (3.76:4.66:5.04))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.51:4.35:4.70) (3.26:4.04:4.37))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[46\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.51:8.07:8.72) (6.60:8.19:8.85))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.64:19.39:20.97) (16.68:20.67:22.36))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[35\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.26) (2.35:2.91:3.15))
     (PORT CLK (6.33:7.85:8.49) (6.45:7.99:8.64))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.74:35.64:38.54) (30.65:38.00:41.10))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[31\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.30:33.84:36.60) (29.70:36.82:39.82))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/min_counter_RNINS253_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.25:13.94:15.08) (10.70:13.27:14.35))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (9.90:12.27:13.27) (9.21:11.41:12.34))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[20\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.39:4.20:4.55) (3.15:3.90:4.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.47:9.26:10.02) (7.84:9.72:10.51))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE sram_interface_0\/read_cycle_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (10.58:13.11:14.18) (9.95:12.33:13.34))
     (IOPATH A Y (5.72:7.18:8.03) (4.14:5.20:5.81))
     (PORT B (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH B Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT C (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_RNIEL97B8\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.23:4.00:4.33) (3.00:3.72:4.02))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[49\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.66:23.13:25.01) (17.84:22.12:23.92))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.08:18.69:20.21) (16.09:19.95:21.57))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[31\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.33:6.61:7.15) (4.97:6.16:6.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.58:10.64:11.51) (7.89:9.78:10.57))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.00:13.64:14.75) (11.79:14.61:15.81))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "BUFF")
 (INSTANCE RESET_IN_L8_pad_RNIGSK6)
 (DELAY
  (ABSOLUTE
     (PORT A (31.92:39.58:42.80) (33.75:41.84:45.25))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_1_RNIQMV74\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.66:3.30:3.57) (2.82:3.49:3.78))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
     (PORT B (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE read_buffer_0\/init_wait_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE CLK_48MHZ_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (5.47:7.15:8.68) (3.85:4.98:5.91))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNI88F31\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:4.67:5.05) (3.47:4.31:4.66))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (6.06:7.51:8.13) (5.62:6.97:7.54))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.38:6.68:7.22) (5.00:6.20:6.70))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIMO03D5\[61\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.23:13.92:15.06) (10.58:13.12:14.19))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.81:12.16:13.16) (10.45:12.95:14.01))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[61\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.90:24.67:26.68) (18.80:23.31:25.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.63:26.82:29.01) (22.85:28.32:30.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.21:16.38:17.71) (13.71:17.00:18.39))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[27\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.18:13.87:15.00) (10.51:13.03:14.10))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNIG4Q7\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D20_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (25.92:32.13:34.75) (24.96:30.94:33.46))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (30.23:37.49:40.54) (29.05:36.02:38.95))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.88:9.77:10.56) (8.34:10.34:11.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIDNTC76\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.43:11.69:12.65) (8.87:11.00:11.89))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.43:7.97:8.62) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.76:41.85:45.26) (36.38:45.11:48.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/busy\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (26.11:32.37:35.01) (28.20:34.96:37.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE memory_controller_0\/read_prev_RNI8BK9J2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.61:13.16:14.23) (9.99:12.38:13.39))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (3.93:4.93:5.52) (4.30:5.41:6.04))
     (PORT S (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.41:9.18:9.93) (6.80:8.43:9.11))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.73:14.54:15.73) (10.97:13.60:14.71))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.98:4.93:5.33) (3.67:4.55:4.92))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (8.75:10.85:11.74) (8.16:10.12:10.95))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.33:4.12:4.46) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIE75UK\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.26:23.88:25.83) (18.03:22.35:24.18))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.40:27.77:30.03) (23.56:29.21:31.59))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI45V2D5\[59\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.04:9.96:10.77) (7.70:9.55:10.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.07:13.73:14.85) (10.66:13.22:14.30))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.97:14.85:16.06) (13.09:16.22:17.55))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[43\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.37:7.90:8.55) (6.60:8.19:8.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_RNIMKPG\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.84:10.96:11.86) (8.36:10.36:11.20))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE memory_controller_0\/schedule_0_RNII6FG31\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.32:11.55:12.49) (9.14:11.33:12.25))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_21)
 (DELAY
  (ABSOLUTE
     (PORT A (23.86:29.58:32.00) (25.46:31.57:34.14))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (23.00:28.52:30.84) (24.40:30.25:32.72))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIRS1TK\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.54:3.15:3.40) (2.42:3.00:3.24))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.68:19.45:21.03) (16.42:20.36:22.02))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.78:6.26) (4.37:5.41:5.86))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.33:19.01:20.56) (14.14:17.54:18.97))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (14.09:17.47:18.89) (12.93:16.03:17.34))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (13.92:17.26:18.66) (12.73:15.79:17.07))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.43:14.18:15.33) (10.85:13.45:14.55))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.42:12.92:13.98) (10.04:12.44:13.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.81:17.13:18.52) (14.59:18.09:19.56))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.39:7.92:8.57) (6.95:8.62:9.32))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (9.25:11.46:12.40) (8.77:10.88:11.77))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (11.30:14.01:15.16) (12.10:15.01:16.23))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI2FU1\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (4.56:5.65:6.11) (4.36:5.41:5.85))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[5\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.97:9.88:10.68) (8.51:10.55:11.41))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0V6JM1\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.63:4.56:5.10) (3.72:4.67:5.22))
     (PORT S (7.15:8.87:9.59) (6.69:8.29:8.97))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE memory_controller_0\/num_cycles_RNIIREP\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.96:11.10:12.01) (8.57:10.63:11.49))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (4.49:5.56:6.02) (4.12:5.10:5.52))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.92:13.53:14.64) (10.33:12.81:13.85))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.00:4.96:5.37) (4.43:5.49:5.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.24) (3.60:4.47:4.83))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.66:20.66:22.34) (15.69:19.45:21.03))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.35:10.35:11.19) (7.94:9.85:10.65))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (9.39:11.64:12.59) (8.65:10.73:11.60))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[17\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (41.88:51.93:56.16) (44.81:55.56:60.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D7_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.67:13.23:14.31) (10.23:12.68:13.71))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (16.57:20.54:22.22) (15.64:19.39:20.97))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE read_address_traversal_0\/chip_select_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (19.71:24.44:26.43) (18.94:23.48:25.40))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (27.70:34.34:37.14) (29.52:36.60:39.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.00:6.20:6.70) (5.35:6.63:7.17))
     (PORT CLK (6.47:8.03:8.68) (6.58:8.16:8.82))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.10:33.59:36.33) (29.13:36.12:39.06))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[26\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.97:9.88:10.68) (8.41:10.43:11.28))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE sram_interface_0\/srbs0_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (15.89:19.70:21.31) (15.44:19.14:20.70))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_12)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.21:4.55) (3.66:4.54:4.91))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.66:4.54:4.91) (3.92:4.86:5.26))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIEMFPK_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.36:5.40:5.84) (4.69:5.81:6.28))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (9.19:11.40:12.33) (9.76:12.10:13.08))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (11.28:13.99:15.13) (12.32:15.28:16.52))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.85:14.69:15.89) (11.30:14.01:15.15))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.63:16.90:18.28) (13.10:16.24:17.56))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.02:16.14:17.46) (12.16:15.08:16.31))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_3\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.34:10.35:11.19) (7.87:9.76:10.55))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.58:4.43:4.80) (3.35:4.15:4.49))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIIP89Q\[70\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.88:9.77:10.57) (7.45:9.23:9.99))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNIOECF3\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.87:8.52) (6.92:8.58:9.28))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (9.03:11.19:12.11) (8.62:10.69:11.56))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.90:8.55) (6.49:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.66:10.74:11.62) (8.88:11.01:11.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE sram_interface_0\/read_counter_RNIEBB41\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D15_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (27.41:33.99:36.76) (26.47:32.82:35.49))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (34.48:42.75:46.24) (33.15:41.10:44.45))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (18.04:22.36:24.18) (19.10:23.68:25.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIQKN9L\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.11:16.25:17.58) (12.26:15.20:16.44))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (28.93:35.86:38.79) (30.81:38.20:41.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (11.13:13.80:14.93) (10.47:12.98:14.03))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.40:10.41:11.26) (7.89:9.79:10.58))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIEIT4\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.51:10.55:11.41) (7.88:9.77:10.57))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A1_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.58:8.16:8.82))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.01:31.01:33.53) (26.53:32.90:35.58))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[21\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.38:10.39:11.23) (7.96:9.87:10.67))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_6)
 (DELAY
  (ABSOLUTE
     (PORT A (24.78:30.72:33.22) (25.82:32.01:34.62))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (35.56:44.08:47.68) (36.87:45.71:49.44))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[29\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.95:17.30:18.71) (13.02:16.15:17.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.84:13.44:14.54) (11.45:14.19:15.35))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIO0SC76\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.25:10.23:11.06) (7.72:9.57:10.36))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.17:6.42:6.94) (4.96:6.16:6.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.36:24.00:25.96) (20.26:25.12:27.16))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.53:3.14:3.40) (2.46:3.05:3.30))
     (PORT CLK (6.69:8.29:8.97) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.69:24.41:26.40) (21.00:26.04:28.16))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI9BUV2\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.23:10.21:11.04) (7.64:9.47:10.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.47:10.50:11.35) (8.03:9.95:10.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.35:9.11:9.85) (7.68:9.52:10.30))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIO5091\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.81:22.08:23.88) (17.11:21.21:22.94))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[21\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.56:5.65:6.11) (4.35:5.39:5.83))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.87:29.60:32.01) (25.96:32.18:34.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[74\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.30:7.81:8.44) (6.43:7.98:8.63))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.79:29.50:31.90) (24.79:30.74:33.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNISMN9L\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.67:24.39:26.37) (18.34:22.74:24.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (26.82:33.25:35.96) (28.31:35.10:37.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[31\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (4.38:5.43:5.87) (4.13:5.12:5.53))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.59:21.81:23.58) (19.09:23.67:25.60))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n15_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.75:3.41:3.68) (2.60:3.23:3.49))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (12.56:15.57:16.83) (13.17:16.33:17.66))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:5.24:5.67) (3.86:4.78:5.17))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (11.60:14.38:15.55) (11.02:13.66:14.77))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (11.86:14.71:15.91) (10.79:13.38:14.47))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.61:10.68:11.55) (7.92:9.82:10.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (10.77:13.35:14.44) (9.73:12.06:13.04))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D17_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (27.47:34.06:36.84) (26.74:33.15:35.85))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (31.39:38.92:42.09) (30.25:37.51:40.57))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/write_cycle)
 (DELAY
  (ABSOLUTE
     (PORT D (6.02:7.46:8.07) (6.40:7.94:8.58))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (17.34:21.50:23.26) (17.95:22.25:24.06))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.63) (2.55:3.16:3.41))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.92:4.86:5.25) (3.61:4.48:4.85))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/schedule_0_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (7.49:9.28:10.04) (7.92:9.82:10.62))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.11:17.49:18.92) (14.92:18.49:20.00))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[73\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (7.72:9.57:10.35) (7.37:9.14:9.88))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI97QV2\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.10:16.24:17.57) (12.37:15.33:16.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.82:14.65:15.85) (12.56:15.57:16.84))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.40:4.21:4.56) (3.18:3.94:4.26))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.87:22.16:23.96) (18.96:23.51:25.43))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/clk_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.60) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (11.53:14.30:15.46) (12.14:15.05:16.28))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.68:12.00:12.98) (9.25:11.47:12.41))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.51:20.47:22.14) (17.29:21.43:23.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIQGP3\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.43:14.17:15.33) (10.74:13.32:14.40))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[4\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (15.74:19.51:21.10) (15.30:18.97:20.51))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (21.42:26.56:28.72) (23.04:28.57:30.89))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIGC0V\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.79:3.45:3.73) (2.64:3.27:3.54))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (7.79:9.65:10.44) (7.14:8.86:9.58))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.34:10.34:11.18) (7.66:9.49:10.27))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[43\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.53:11.81:12.77) (9.05:11.22:12.13))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE read_buffer_0\/init_wait_RNI77SM\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.67:4.54:4.92) (3.40:4.22:4.56))
     (IOPATH A Y (3.27:4.10:4.59) (3.10:3.89:4.35))
     (PORT B (4.37:5.42:5.86) (4.05:5.02:5.43))
     (IOPATH B Y (3.98:5.00:5.59) (3.28:4.12:4.60))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE memory_controller_0\/schedule_1_RNIRQNO3\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.96:17.30:18.71) (13.02:16.15:17.46))
     (IOPATH A Y (4.34:6.00:6.71) (4.77:7.98:8.93))
     (PORT B (11.13:13.80:14.92) (10.16:12.60:13.63))
     (IOPATH B Y (4.09:5.71:6.38) (4.74:7.91:8.85))
     (PORT C (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH C Y (3.09:4.19:4.68) (2.89:4.17:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[17\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.91:18.48:19.99) (14.11:17.49:18.92))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (35.09:43.50:47.05) (36.91:45.77:49.50))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_SRBS0_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[23\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.28:26.38:28.53) (22.94:28.44:30.76))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.25:12.70:13.74) (9.65:11.96:12.94))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (11.51:14.27:15.43) (11.02:13.66:14.77))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[36\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.37:4.18:4.52) (3.15:3.90:4.22))
     (PORT CLK (6.35:7.88:8.52) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.87:42.00:45.42) (36.48:45.23:48.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[79\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (13.65:16.92:18.30) (12.62:15.65:16.92))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[49\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.80:29.51:31.91) (25.17:31.20:33.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:3.13:3.39) (2.68:3.32:3.59))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.91:4.85:5.24) (3.59:4.45:4.81))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIEFASG2\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.73:5.86:6.34) (4.38:5.43:5.87))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.17:5.24:5.86) (4.22:5.29:5.92))
     (PORT S (14.50:17.98:19.44) (13.56:16.82:18.19))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (33.96:42.11:45.54) (36.71:45.52:49.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.46:8.01:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.54:19.26:20.83) (16.58:20.56:22.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIERU1\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.22:12.67:13.70) (9.64:11.95:12.92))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[28\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.55))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.82:15.90:17.19) (13.76:17.06:18.46))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[78\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.81:32.00:34.61) (27.29:33.84:36.60))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE write_address_traversal_0\/address_m1_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:4.65:5.03) (3.48:4.32:4.67))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (6.13:7.60:8.21) (5.72:7.09:7.67))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE sram_interface_0\/busy_RNIS4UC)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (4.68:5.80:6.27) (4.36:5.41:5.85))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (12.52:15.52:16.79) (11.72:14.53:15.71))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNI8U1R1\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:8.27:8.94) (6.92:8.59:9.29))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (8.89:11.02:11.92) (9.18:11.38:12.31))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[32\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.96:38.39:41.52) (33.12:41.07:44.41))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/min_counter_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (4.07:5.05:5.46) (3.76:4.66:5.04))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (9.91:12.29:13.29) (10.39:12.88:13.93))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNINFFS\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.63:3.92) (2.73:3.38:3.66))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (6.24:7.73:8.36) (6.04:7.48:8.09))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.14:7.61:8.23) (5.92:7.34:7.94))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[49\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.47:12.98:14.04) (9.98:12.38:13.38))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[56\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.87:33.32:36.03) (28.75:35.65:38.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.92:6.10:6.60) (4.60:5.70:6.16))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.23:11.44:12.37) (9.48:11.76:12.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.47:32.82:35.50) (28.24:35.01:37.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNIEAH52\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.14:11.34:12.26) (9.80:12.15:13.14))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.21:6.45:6.98) (4.85:6.02:6.51))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/schedule_0_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (9.94:12.33:13.33) (10.43:12.94:13.99))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.65:14.44:15.62) (10.95:13.57:14.68))
     (PORT CLK (6.71:8.31:8.99) (6.75:8.36:9.05))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.52:37.84:40.92) (33.09:41.03:44.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[79\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.06:18.67:20.20) (15.89:19.70:21.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNIU2QD\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[61\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.73:23.23:25.12) (19.85:24.61:26.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.96:6.15:6.65) (4.60:5.70:6.16))
     (PORT CLK (6.29:7.79:8.43) (6.40:7.94:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.63:40.46:43.75) (34.70:43.02:46.53))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_1_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (20.59:25.53:27.61) (21.91:27.16:29.37))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (14.42:17.88:19.34) (15.19:18.83:20.36))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (9.49:11.76:12.72) (8.88:11.01:11.91))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:8.25:8.93) (6.38:7.91:8.56))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIVTR9L\[73\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.62:13.17:14.25) (10.09:12.51:13.53))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.29:20.20:21.84) (15.22:18.87:20.41))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.72:13.30:14.38) (11.27:13.97:15.11))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[65\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.00:14.88:16.10) (11.17:13.85:14.97))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_WE_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (30.18:37.42:40.47) (31.04:38.49:41.63))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D0_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (14.97:18.55:20.07) (14.57:18.07:19.54))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (25.10:31.12:33.66) (23.96:29.71:32.13))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.97:4.30) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.15:3.91:4.23) (3.38:4.19:4.53))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE memory_controller_0\/next_read_RNIJTK4)
 (DELAY
  (ABSOLUTE
     (PORT A (8.90:11.04:11.94) (8.46:10.49:11.34))
     (IOPATH A Y (4.56:5.72:6.40) (4.83:6.07:6.79))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.41:11.67:12.62) (8.81:10.92:11.81))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D0_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[59\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.67:3.31:3.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.38:11.63:12.58) (9.72:12.05:13.03))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[38\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.93:16.03:17.34) (12.30:15.25:16.49))
     (PORT CLK (6.44:7.99:8.64) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (36.15:44.82:48.48) (39.20:48.61:52.57))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[27\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.55:10.60:11.47) (8.18:10.15:10.97))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.25:32.54:35.20) (28.28:35.06:37.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE memory_controller_0\/read_prev_RNIJS4GP)
 (DELAY
  (ABSOLUTE
     (PORT A (11.65:14.44:15.62) (12.12:15.03:16.26))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (11.90:14.76:15.96) (11.15:13.82:14.95))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (12.76:15.82:17.11) (11.94:14.80:16.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (9.73:12.07:13.05) (9.04:11.20:12.12))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.68:8.28:8.95) (7.27:9.02:9.75))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE write_address_traversal_0\/address_m6_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.55:10.60:11.47) (8.15:10.10:10.92))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (10.46:12.97:14.02) (10.84:13.44:14.53))
     (IOPATH C Y (3.33:4.19:4.68) (2.95:3.70:4.14))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.31:7.83:8.46) (6.42:7.96:8.61))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.75:18.28:19.77) (15.78:19.56:21.15))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[5\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.88:12.25:13.24) (9.23:11.44:12.37))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.79:14.62:15.81) (10.95:13.58:14.69))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.77:14.59:15.78) (11.12:13.79:14.91))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.77:13.36:14.44) (10.14:12.57:13.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIPMPV2\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.68:15.73:17.01) (11.96:14.82:16.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.28:13.98:15.12) (11.93:14.79:15.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/chip_select\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.29) (2.37:2.94:3.18))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.23:10.20:11.03) (7.64:9.47:10.25))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.83:9.71:10.50) (7.48:9.27:10.03))
     (PORT CLK (6.38:7.90:8.55) (6.49:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.85:10.97:11.86) (9.04:11.21:12.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.51:8.07:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.95:24.74:26.75) (21.14:26.21:28.35))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNI14H24\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.08:7.54:8.16) (5.54:6.87:7.43))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.60:4.47:4.83) (3.92:4.86:5.25))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.67:3.31:3.58) (2.83:3.50:3.79))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D3_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE write_address_traversal_0\/address_m4_0_a2_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.74:3.40:3.67) (2.61:3.24:3.50))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (8.67:10.74:11.62) (8.14:10.09:10.91))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/schedule_RNIEEKA4\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.49:14.25:15.41) (11.00:13.63:14.74))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (11.75:14.57:15.76) (10.99:13.62:14.73))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (23.30:28.89:31.24) (22.42:27.79:30.06))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.93:17.27:18.68) (14.57:18.07:19.54))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[31\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.85:3.53:3.82) (2.68:3.32:3.59))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.39:27.75:30.02) (24.11:29.89:32.33))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[4\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.33:4.12:4.46) (3.11:3.85:4.17))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (9.23:11.45:12.38) (8.72:10.81:11.69))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D6_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE write_address_traversal_0\/address_m4_0_a2_3)
 (DELAY
  (ABSOLUTE
     (PORT A (3.32:4.12:4.45) (3.10:3.84:4.16))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (11.25:13.95:15.09) (10.54:13.07:14.13))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (10.47:12.98:14.03) (9.79:12.14:13.13))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[19\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.40:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.03:14.92:16.13) (12.52:15.52:16.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI6M63I5\[35\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (11.67:14.47:15.65) (10.82:13.41:14.50))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.03:8.68))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (37.04:45.93:49.67) (39.66:49.17:53.18))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[29\])
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.63:25.57:27.66) (21.68:26.88:29.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI3GCC76\[79\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.36:16.57:17.92) (12.58:15.59:16.87))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[25\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.46:15.45:16.71) (13.19:16.35:17.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.27:12.73:13.77) (11.22:13.91:15.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[36\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.94:11.09:11.99) (8.51:10.55:11.42))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.97:13.60:14.71) (11.61:14.39:15.57))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_0\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI30Q9L\[59\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.97:9.88:10.68) (7.72:9.57:10.35))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.13:13.80:14.92) (11.92:14.78:15.98))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[59\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (24.41:30.27:32.74) (22.81:28.28:30.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.83:22.10:23.90) (18.63:23.10:24.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIPKO9L\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.89:14.74:15.94) (11.17:13.85:14.98))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (24.53:30.42:32.90) (25.80:31.99:34.59))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[53\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.59:26.77:28.95) (22.53:27.93:30.21))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNII707\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.70:19.46:21.05) (15.04:18.65:20.17))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D22_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (19.93:24.71:26.72) (19.36:24.01:25.96))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (31.78:39.40:42.62) (30.38:37.66:40.73))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.53:8.09:8.75) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.98:27.26:29.48) (23.20:28.77:31.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.90:11.04:11.94) (8.44:10.46:11.31))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (12.01:14.89:16.11) (11.28:13.99:15.13))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.26:2.80:3.03) (2.32:2.88:3.11))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m19)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.55:3.16:3.41))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.07:13.73:14.85) (10.55:13.08:14.14))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.02:12.43:13.44) (9.52:11.80:12.76))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE write_address_traversal_0\/address_n17_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.75:3.41:3.68) (2.58:3.20:3.46))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.73:3.38:3.66) (2.87:3.56:3.85))
     (IOPATH B Y (4.06:5.72:6.40) (4.76:7.87:8.80))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A17_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.63:16.90:18.28) (12.98:16.09:17.40))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIPMQ9L\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.11:17.50:18.92) (13.39:16.61:17.96))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.74:13.32:14.40) (11.33:14.05:15.19))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.55:11.84:12.81) (9.08:11.26:12.18))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.92:13.53:14.64) (11.45:14.19:15.35))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_2_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.75:9.61:10.39) (8.21:10.18:11.00))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.33:9.09:9.83) (6.75:8.37:9.05))
     (PORT CLK (6.58:8.16:8.82) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.38:27.75:30.01) (23.70:29.38:31.77))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE sram_interface_0\/address_1_sqmuxa)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (5.55:6.88:7.45) (6.05:7.50:8.11))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_45)
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:4.01:4.34) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.33:4.12:4.46) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.42:11.68:12.63) (8.95:11.09:12.00))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (9.69:12.01:12.99) (9.09:11.27:12.19))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.38:27.75:30.01) (23.54:29.19:31.57))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[63\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.70:16.99:18.37) (12.84:15.92:17.22))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIQ39C76\[67\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.82:15.90:17.19) (12.11:15.02:16.24))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (7.18:8.90:9.63) (6.80:8.43:9.11))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.15:4.48) (3.12:3.87:4.18))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (8.62:10.68:11.55) (8.28:10.26:11.10))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.71:3.36:3.63) (2.55:3.16:3.41))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/init_stage_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.41:2.99:3.24))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
     (PORT B (3.13:3.88:4.20) (2.98:3.69:3.99))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.59:13.13:14.20) (10.19:12.63:13.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.03:14.91:16.13) (12.83:15.90:17.20))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A5_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (17.93:22.24:24.05) (17.35:21.51:23.26))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (23.24:28.82:31.17) (24.50:30.37:32.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (17.11:21.22:22.95) (16.51:20.47:22.13))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (24.92:30.90:33.42) (23.80:29.51:31.92))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.07:6.29:6.80) (5.46:6.77:7.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI4ES3D5\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.12:21.22:22.95) (16.06:19.92:21.54))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.37:10.37:11.22) (8.02:9.95:10.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.00:12.40:13.41) (10.86:13.47:14.56))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.62:13.16:14.23) (9.94:12.32:13.33))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (3.92:4.86:5.26) (3.66:4.54:4.91))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (12.74:15.79:17.08) (13.43:16.65:18.01))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[4\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.28:10.26:11.10) (8.07:10.01:10.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.68:16.97:18.35) (14.48:17.95:19.41))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI1VPV2\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.16:17.56:18.99) (13.11:16.25:17.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.59:13.13:14.20) (11.43:14.17:15.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D23_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIOV89Q\[76\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (15.32:19.00:20.55) (14.47:17.94:19.40))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.60) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.92:11.06:11.96) (9.10:11.28:12.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.72:3.37:3.64) (2.87:3.55:3.84))
     (IOPATH B Y (4.22:5.29:5.92) (4.17:5.24:5.86))
     (PORT S (9.07:11.25:12.16) (8.51:10.55:11.41))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.77:23.27:25.17) (20.41:25.31:27.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_1)
 (DELAY
  (ABSOLUTE
     (PORT A (10.55:13.07:14.14) (11.03:13.67:14.79))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (23.04:28.56:30.89) (23.92:29.66:32.08))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0SO9L\[47\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (22.71:28.15:30.45) (21.22:26.31:28.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.15:8.87:9.59) (7.44:9.22:9.98))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[49\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (34.58:42.87:46.36) (37.25:46.19:49.95))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[45\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.01:11.17:12.08) (8.50:10.54:11.40))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.36:11.60:12.55) (9.73:12.07:13.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D28_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIJV1QN4\[35\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.37:15.33:16.58) (11.77:14.59:15.78))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.44:11.71:12.66) (10.16:12.60:13.63))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH A Y (3.93:4.93:5.52) (4.23:5.31:5.93))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.51:4.41:4.93) (3.87:4.86:5.44))
     (PORT S (12.30:15.24:16.49) (11.80:14.63:15.82))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[5\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.86:5.25) (3.61:4.48:4.85))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.81:14.65:15.84) (11.13:13.80:14.92))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[57\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.34:25.22:27.28) (19.06:23.63:25.55))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (24.40:30.26:32.72) (25.70:31.86:34.46))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.24) (3.60:4.47:4.83))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (13.95:17.29:18.70) (13.08:16.22:17.54))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (11.68:14.48:15.66) (10.81:13.40:14.49))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (10.03:12.43:13.45) (9.43:11.69:12.64))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIEMFPK_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:8.23:8.90) (7.03:8.72:9.43))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (10.55:13.08:14.15) (11.26:13.96:15.10))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (11.28:13.99:15.13) (12.34:15.30:16.54))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[69\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.43) (2.46:3.05:3.30))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.21:26.30:28.45) (20.43:25.33:27.40))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.43:22.85:24.71) (19.21:23.82:25.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[45\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.98:8.63) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.86:9.75:10.54) (8.27:10.25:11.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.27:12.74:13.77) (9.73:12.06:13.04))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE write_address_traversal_0\/address_n9_0)
 (DELAY
  (ABSOLUTE
     (PORT A (10.19:12.63:13.66) (9.47:11.75:12.70))
     (IOPATH A Y (4.09:5.71:6.38) (4.76:7.91:8.85))
     (PORT B (4.45:5.52:5.96) (4.16:5.16:5.58))
     (IOPATH B Y (4.29:7.73:8.65) (4.08:5.31:5.93))
     (PORT C (7.86:9.75:10.54) (7.39:9.17:9.91))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/schedule_RNIHLK3J1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.95:8.62:9.33) (6.66:8.26:8.93))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A11_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIH4AR\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.14:13.82:14.94) (10.60:13.14:14.21))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[28\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (14.30:17.73:19.18) (13.59:16.85:18.22))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/next_write_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (11.11:13.78:14.90) (11.79:14.62:15.82))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (10.81:13.40:14.49) (10.11:12.53:13.55))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIMFDA3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.45:12.95:14.01) (9.99:12.38:13.39))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.37:9.14:9.88) (7.83:9.71:10.50))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.86:15.94:17.24) (13.62:16.88:18.26))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (9.57:11.86:12.83) (9.22:11.44:12.37))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (4.67:5.78:6.26) (4.37:5.41:5.86))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.75:13.33:14.41) (9.98:12.38:13.38))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (4.38:5.43:5.87) (4.13:5.12:5.53))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.52:4.37:4.73) (3.25:4.03:4.36))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:6.64:7.18) (4.96:6.15:6.65))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (10.86:13.47:14.56) (10.21:12.65:13.69))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (6.70:8.31:8.98) (6.17:7.66:8.28))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A16_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[36\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (14.38:17.83:19.28) (13.50:16.74:18.10))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.66:10.73:11.61) (9.22:11.43:12.36))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[20\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.02:28.54:30.86) (24.34:30.18:32.64))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE read_address_traversal_0\/address_n4_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (5.55:6.89:7.45) (5.97:7.40:8.00))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.11:3.86:4.17) (2.91:3.61:3.91))
     (IOPATH B Y (4.29:7.73:8.65) (4.08:5.31:5.93))
     (PORT C (2.71:3.36:3.63) (2.56:3.18:3.44))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.02:11.18:12.09) (8.50:10.54:11.40))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m15)
 (DELAY
  (ABSOLUTE
     (PORT A (8.13:10.08:10.91) (7.77:9.63:10.42))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.50:14.26:15.42) (10.94:13.56:14.67))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[30\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.01:16.12:17.44) (13.93:17.27:18.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.20:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.92:30.90:33.41) (26.91:33.36:36.08))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNII6BR\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (24.09:29.86:32.30) (22.59:28.01:30.29))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIMGN9L\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.90:4.84:5.23) (3.59:4.45:4.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.99:7.42:8.03) (6.27:7.77:8.41))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_9\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.77:9.63:10.41) (7.45:9.24:9.99))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.25:13.95:15.09) (10.48:12.99:14.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.46:19.16:20.73) (14.43:17.89:19.34))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI33SV2\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.44:14.18:15.34) (10.99:13.63:14.74))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.76:8.39:9.07) (7.10:8.80:9.51))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D9_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIRKDA3\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.62:16.88:18.26) (12.93:16.03:17.33))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.30:16.50:17.84) (13.86:17.18:18.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2A")
 (INSTANCE memory_controller_0\/cmd_out12_0_I_6)
 (DELAY
  (ABSOLUTE
     (PORT A (3.71:4.60:4.97) (3.41:4.23:4.57))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (10.80:13.39:14.48) (10.27:12.73:13.77))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[40\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.60:14.38:15.56) (11.18:13.87:15.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.94:24.72:26.73) (20.85:25.85:27.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/write_count_RNIVVCV\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.49:3.78) (2.67:3.31:3.58))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (10.80:13.39:14.49) (10.17:12.60:13.63))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (11.59:14.37:15.54) (10.84:13.44:14.54))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[49\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.98:14.85:16.06) (11.23:13.92:15.06))
     (PORT CLK (6.41:7.95:8.60) (6.51:8.08:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.79:29.50:31.90) (25.66:31.82:34.41))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[63\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.63:10.70:11.58) (9.16:11.35:12.28))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[23\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.66:16.93:18.31) (14.48:17.95:19.41))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (8.90:11.04:11.94) (8.08:10.02:10.84))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.77:10.87:11.76) (8.28:10.27:11.11))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.14:8.86:9.58) (6.83:8.47:9.16))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIT49OC5\[43\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.52:15.52:16.78) (11.90:14.75:15.96))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.54:13.07:14.14) (9.93:12.31:13.32))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.48:14.23:15.40) (12.25:15.19:16.42))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D10_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (11.11:13.78:14.90) (10.79:13.37:14.46))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (18.69:23.18:25.07) (17.76:22.02:23.82))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[37\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.60:11.90:12.87) (8.98:11.14:12.04))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.15:12.59:13.61) (10.82:13.42:14.51))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI8JS1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[21\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.52:20.49:22.16) (17.41:21.58:23.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.48:3.76) (2.65:3.29:3.56))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (3.92:4.86:5.25) (3.61:4.48:4.85))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (7.51:9.31:10.06) (7.97:9.88:10.68))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.98:14.86:16.07) (11.27:13.98:15.11))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (7.82:9.70:10.49) (7.32:9.07:9.81))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.78:10.89:11.78) (8.35:10.36:11.20))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (9.30:11.53:12.47) (8.78:10.88:11.77))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A14_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIJMMC76\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.84:10.96:11.85) (8.54:10.58:11.45))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.09:14.99:16.21) (11.44:14.18:15.33))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/write_count_RNIEO3QK4_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.81:9.69:10.48) (8.17:10.13:10.96))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIPORV2\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.96:14.83:16.04) (11.46:14.21:15.36))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.68:10.76:11.64) (9.08:11.26:12.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_3)
 (DELAY
  (ABSOLUTE
     (PORT A (8.79:10.89:11.78) (8.35:10.36:11.20))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (14.20:17.60:19.04) (13.39:16.61:17.96))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIMT89Q\[74\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (17.28:21.43:23.18) (16.36:20.28:21.94))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.26:7.77:8.40) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (37.39:46.36:50.13) (40.40:50.09:54.18))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE write_address_traversal_0\/address_n3_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:3.17:3.43) (2.72:3.37:3.64))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (3.32:4.11:4.45) (3.09:3.83:4.15))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNI2344\[38\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.94:16.05:17.36) (12.31:15.26:16.50))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.50:3.09:3.35) (2.41:2.99:3.23))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.42:5.47:5.92) (4.13:5.12:5.53))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.31:14.02:15.16) (11.89:14.74:15.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI7JE176\[41\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OAI1")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_RNIHOJOU)
 (DELAY
  (ABSOLUTE
     (PORT A (7.94:9.85:10.65) (8.53:10.58:11.44))
     (IOPATH A Y (2.98:3.74:4.18) (3.19:4.01:4.48))
     (PORT B (8.45:10.48:11.33) (8.96:11.11:12.02))
     (IOPATH B Y (2.88:3.62:4.04) (3.78:4.75:5.31))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.47:5.61:6.28) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:9.93:10.74) (7.51:9.31:10.07))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.49:9.29:10.05) (7.02:8.70:9.41))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.34:4.14:4.47) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0P0")
 (INSTANCE sram_interface_0\/oe\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT PRE (17.92:22.22:24.03) (18.84:23.36:25.27))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNINO1TK\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.22:17.63:19.07) (13.18:16.35:17.68))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.82:12.18:13.17) (9.31:11.54:12.48))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.54:26.70:28.88) (22.77:28.23:30.53))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.43:31.53:34.10) (27.43:34.01:36.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNID7AI\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.63:3.92) (2.73:3.38:3.66))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (9.59:11.89:12.86) (9.05:11.22:12.14))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE read_buffer_0\/init_wait_RNI39CB7\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.86:6.03:6.52) (4.51:5.60:6.05))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (8.88:11.01:11.91) (9.34:11.57:12.52))
     (IOPATH B Y (4.23:5.31:5.93) (4.04:5.07:5.67))
     (PORT C (10.33:12.81:13.85) (9.78:12.12:13.11))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE memory_controller_0\/write_count_RNIL5S31\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.14:16.29:17.62) (12.24:15.17:16.41))
     (IOPATH A Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT B (14.16:17.55:18.98) (13.22:16.39:17.73))
     (IOPATH B Y (5.91:7.43:8.31) (4.04:5.07:5.67))
     (PORT C (2.69:3.34:3.61) (2.53:3.13:3.39))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIC62V2\[61\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.76:9.62:10.41) (7.45:9.23:9.99))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.49:20.45:22.12) (15.65:19.40:20.98))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.74:19.51:21.10) (16.38:20.31:21.97))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.70:9.54:10.32) (7.13:8.83:9.55))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.23:32.52:35.17) (28.02:34.73:37.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_RNIHOJOU_0)
 (DELAY
  (ABSOLUTE
     (PORT A (9.27:11.49:12.43) (9.64:11.95:12.92))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (13.74:17.04:18.43) (14.38:17.83:19.28))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (15.81:19.61:21.20) (15.15:18.78:20.31))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[30\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.23:11.45:12.38) (8.74:10.83:11.72))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.73:14.54:15.73) (12.42:15.40:16.65))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.06:12.47:13.49) (9.64:11.96:12.93))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIU7TC76\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.86:14.70:15.90) (11.00:13.64:14.75))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.45:4.27:4.62) (3.22:4.00:4.32))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.88:22.17:23.97) (18.95:23.49:25.41))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A10_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.83:13.43:14.53) (10.47:12.98:14.04))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIEMFPK_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.15:16.30:17.63) (13.89:17.22:18.62))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (6.33:7.85:8.49) (6.46:8.01:8.66))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[29\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.66:29.33:31.72) (25.44:31.55:34.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[25\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.15:13.82:14.95) (10.46:12.97:14.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.04:13.69:14.81) (11.62:14.40:15.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/schedule_RNIEEKA4_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.92:9.82:10.62) (8.31:10.31:11.15))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (2.70:3.35:3.62) (2.55:3.17:3.43))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (8.74:10.83:11.72) (8.27:10.25:11.09))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[5\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.71:8.32:9.00) (6.77:8.40:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.22:7.71:8.34) (6.45:8.00:8.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.68:21.92:23.70) (16.21:20.10:21.74))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.37:22.78:24.63) (19.59:24.29:26.27))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIU2OC76\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.32:11.55:12.49) (8.70:10.78:11.66))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[25\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (28.55:35.40:38.29) (30.74:38.12:41.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[23\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.43) (2.46:3.05:3.30))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.18:21.29:23.03) (16.41:20.34:22.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.17:26.25:28.39) (22.46:27.84:30.11))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNIETQF\[32\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.35:7.88:8.52) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.90:19.71:21.32) (17.14:21.25:22.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNILGO9L\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.40:9.17:9.92) (6.82:8.45:9.14))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.44:5.50:5.95) (4.26:5.28:5.71))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (23.53:29.17:31.55) (24.56:30.45:32.93))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_20)
 (DELAY
  (ABSOLUTE
     (PORT A (23.13:28.67:31.01) (24.50:30.37:32.85))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (18.82:23.33:25.23) (19.81:24.56:26.57))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.45:3.04:3.29) (2.35:2.91:3.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.40:11.65:12.60) (8.81:10.92:11.81))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.38:4.18:4.53) (3.16:3.91:4.23))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.19:2.72:2.94) (2.27:2.81:3.04))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIN3CC76\[75\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.25:13.95:15.08) (10.45:12.96:14.02))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[19\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.80:13.39:14.48) (10.20:12.65:13.68))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.58:8.16:8.82))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.87:15.96:17.26) (13.57:16.83:18.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.49:4.32:4.68) (3.21:3.99:4.31))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[20\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.30:30.13:32.59) (26.08:32.33:34.97))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A6_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE memory_controller_0\/read_prev_RNIITLDH2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (5.72:7.18:8.03) (4.14:5.20:5.81))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT C (2.83:3.51:3.79) (2.65:3.29:3.56))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.71:8.32:9.00) (6.77:8.40:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.70:18.23:19.71) (15.52:19.24:20.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/cmd_out\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:2.87:3.11) (2.39:2.97:3.21))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (11.08:13.74:14.86) (10.56:13.10:14.17))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.19:2.72:2.94) (2.27:2.81:3.04))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIJ8CR\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (19.00:23.56:25.48) (17.58:21.80:23.58))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE memory_controller_0\/schedule_RNID80841\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.70:7.06:7.64) (5.40:6.70:7.25))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (7.68:9.52:10.30) (7.23:8.96:9.69))
     (IOPATH B Y (4.54:5.70:6.37) (4.07:5.11:5.72))
     (PORT C (9.41:11.67:12.62) (8.92:11.06:11.96))
     (IOPATH C Y (4.77:5.99:6.69) (4.34:5.45:6.09))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[44\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.57:9.39:10.15) (6.97:8.64:9.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.39:4.21:4.55) (3.68:4.56:4.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[40\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.82:39.45:42.66) (33.90:42.03:45.45))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIR3B176\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.52:14.28:15.45) (10.67:13.24:14.31))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.25:15.19:16.43) (11.44:14.19:15.34))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_46)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIB0CR\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (15.10:18.72:20.25) (14.32:17.76:19.21))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D27_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE read_buffer_0\/read_cmd_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (13.38:16.59:17.94) (12.27:15.21:16.45))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.23:5.31:5.93) (4.04:5.07:5.67))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.88:6.13:6.85) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE write_address_traversal_0\/address_n12_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (8.24:10.22:11.05) (7.84:9.73:10.52))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.54:4.39:4.75) (3.27:4.05:4.38))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.66:3.96) (2.83:3.50:3.79))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.53:13.06:14.13) (10.02:12.42:13.44))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.36:11.60:12.55) (9.87:12.24:13.23))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_9\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.75:13.33:14.42) (10.13:12.56:13.58))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (22.57:27.98:30.26) (21.40:26.53:28.70))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.01:16.13:17.44) (12.16:15.08:16.31))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_44)
 (DELAY
  (ABSOLUTE
     (PORT A (6.94:8.60:9.30) (6.53:8.10:8.76))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (9.08:11.26:12.17) (8.40:10.41:11.26))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNISVS4\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:2.88:3.11) (2.26:2.80:3.03))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (9.56:11.86:12.82) (9.11:11.29:12.21))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.17:16.33:17.66) (12.38:15.35:16.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.44:7.98:8.63) (6.32:7.84:8.48))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.08:22.42:24.25) (19.20:23.81:25.75))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[46\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.85:19.65:21.26) (16.50:20.46:22.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOHDIM1\[53\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.63:4.56:5.10) (3.72:4.67:5.22))
     (PORT S (7.72:9.57:10.35) (7.35:9.11:9.85))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.13:3.88:4.20) (2.99:3.70:4.00))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (11.64:14.43:15.60) (10.91:13.52:14.63))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (7.47:9.26:10.02) (6.91:8.56:9.26))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE write_address_traversal_0\/address_m6_0_a2_6)
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:9.75:10.55) (7.24:8.98:9.71))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.91:9.80:10.60) (7.32:9.07:9.81))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/busy_hold_RNID9BDU_3)
 (DELAY
  (ABSOLUTE
     (PORT A (12.19:15.11:16.34) (13.09:16.22:17.55))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_RNI11S96\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:8.12:8.78) (6.20:7.68:8.31))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (7.75:9.61:10.40) (7.26:9.00:9.74))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOPJ3D5\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.37:10.38:11.22) (7.98:9.90:10.70))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.78:15.84:17.14) (13.52:16.76:18.13))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.51:3.12:3.37) (2.44:3.02:3.27))
     (PORT CLK (6.45:8.00:8.65) (6.57:8.15:8.81))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.78:10.89:11.78) (9.23:11.45:12.38))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.25:38.75:41.90) (33.53:41.58:44.96))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[26\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.58:20.56:22.24) (15.48:19.19:20.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.78:22.04:23.84) (18.71:23.20:25.09))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.33:27.68:29.94) (24.13:29.91:32.35))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[36\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.55:29.20:31.58) (25.06:31.07:33.60))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.14:8.81) (6.66:8.25:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.57:27.98:30.26) (23.67:29.35:31.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[49\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.89:14.74:15.94) (11.10:13.76:14.88))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE memory_controller_0\/schedule_1_RNIEHI9U\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.89:13.50:14.60) (11.73:14.54:15.73))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (11.74:14.55:15.74) (10.75:13.33:14.41))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (17.66:21.89:23.67) (16.67:20.66:22.35))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[19\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.37:4.18:4.52) (3.15:3.90:4.22))
     (PORT CLK (6.40:7.93:8.58) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.30:28.89:31.24) (25.41:31.51:34.08))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.04:3.76:4.07) (2.86:3.55:3.84))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.30:7.81:8.44) (6.70:8.31:8.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_1\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.48:10.51:11.37) (7.88:9.77:10.57))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (5.66:7.01:7.58) (5.34:6.62:7.16))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_address_traversal_0\/address12_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:4.10:4.43) (3.09:3.83:4.14))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (11.45:14.20:15.36) (10.44:12.95:14.00))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.58:5.68:6.15) (4.91:6.09:6.59))
     (IOPATH C Y (3.33:4.19:4.68) (2.95:3.70:4.14))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[64\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.77:3.44:3.72) (2.91:3.60:3.90))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (14.20:17.60:19.04) (13.57:16.83:18.20))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[53\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.17:23.76:25.70) (18.23:22.60:24.44))
     (PORT CLK (6.37:7.90:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.90:19.71:21.32) (17.33:21.49:23.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[47\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.61:25.55:27.64) (19.33:23.97:25.92))
     (PORT CLK (6.41:7.95:8.60) (6.51:8.08:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.32:23.95:25.90) (20.86:25.86:27.97))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[39\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:14.88:16.10) (11.37:14.10:15.25))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.29:28.87:31.22) (24.33:30.17:32.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[29\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.10:16.24:17.56) (13.65:16.93:18.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.28:10.26:11.10) (7.80:9.68:10.46))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[67\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.20:18.84:20.38) (15.93:19.75:21.36))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[42\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.86:8.51:9.20) (6.48:8.03:8.69))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.80:20.83:22.52) (17.74:21.99:23.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0P0")
 (INSTANCE sram_interface_0\/srbs0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT PRE (15.66:19.41:20.99) (16.56:20.53:22.21))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[59\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.94:13.56:14.67) (11.57:14.34:15.51))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.78:9.65:10.44) (7.18:8.90:9.62))
     (PORT CLK (6.41:7.95:8.60) (6.51:8.08:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (37.03:45.92:49.66) (39.45:48.91:52.89))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.32:4.11:4.45) (3.10:3.84:4.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.28:7.79:8.42) (6.87:8.51:9.21))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[55\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.66:3.96) (2.83:3.50:3.79))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.38:22.78:24.64) (17.59:21.80:23.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.49:24.16:26.13) (20.64:25.59:27.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[39\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.42:4.24:4.58) (3.17:3.93:4.26))
     (PORT CLK (6.36:7.88:8.52) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.19:41.15:44.50) (35.90:44.51:48.13))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[28\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.98:23.53:25.45) (20.11:24.93:26.96))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (16.31:20.22:21.86) (15.75:19.53:21.12))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (22.25:27.59:29.83) (21.29:26.39:28.54))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.80:4.71:5.10) (4.20:5.21:5.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE memory_controller_0\/schedule_2_RNIBC2P5\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.24:8.98:9.71) (6.87:8.51:9.21))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (12.17:15.09:16.32) (11.31:14.02:15.16))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (3.46:4.29:4.64) (3.23:4.01:4.33))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.91:3.60:3.90) (2.76:3.42:3.70))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[63\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (11.71:14.52:15.70) (12.60:15.63:16.90))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[41\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.56:14.33:15.50) (10.95:13.58:14.69))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.91:14.77:15.98) (12.43:15.41:16.66))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/schedule72_NE_15)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.34:2.90:3.14))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[55\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.72:17.01:18.40) (14.68:18.20:19.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.62) (2.55:3.17:3.43))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.68:5.80:6.28) (4.33:5.37:5.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.62:10.69:11.56) (9.19:11.40:12.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[71\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.08:3.33) (2.40:2.98:3.22))
     (PORT CLK (6.34:7.86:8.50) (6.46:8.01:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.77:9.63:10.41) (8.20:10.16:10.99))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2_3\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.79:13.38:14.47) (11.40:14.14:15.29))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (9.36:11.61:12.55) (9.90:12.27:13.27))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/chip_select)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.61:16.87:18.24) (14.26:17.69:19.13))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI01V2D5\[57\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.26:10.25:11.08) (7.91:9.81:10.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.44:14.18:15.33) (10.78:13.37:14.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.09:17.47:18.90) (14.95:18.54:20.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIBJA176\[33\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.04:13.68:14.80) (10.54:13.06:14.13))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[7\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.96:3.67:3.96) (2.78:3.44:3.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.40:15.38:16.63) (11.46:14.20:15.36))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (41.39:51.32:55.51) (44.25:54.86:59.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[33\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.32:22.71:24.57) (19.25:23.86:25.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XAI1A")
 (INSTANCE memory_controller_0\/schedule72_NE_2)
 (DELAY
  (ABSOLUTE
     (PORT A (12.05:14.94:16.16) (11.50:14.25:15.42))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (7.69:9.54:10.31) (7.21:8.94:9.66))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIU8S1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (9.59:11.89:12.86) (9.23:11.44:12.37))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[24\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.29) (2.37:2.94:3.18))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.05:11.23:12.14) (8.54:10.59:11.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.19:11.39:12.32) (9.68:12.00:12.98))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[71\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.40:20.33:21.99) (15.46:19.17:20.73))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (24.59:30.48:32.97) (26.01:32.25:34.88))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0P0")
 (INSTANCE sram_interface_0\/srbs2\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT PRE (11.58:14.35:15.52) (11.98:14.86:16.07))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[65\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.49:22.92:24.79) (17.35:21.51:23.27))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.45:15.44:16.70) (13.02:16.15:17.46))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[68\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (12.33:15.29:16.54) (11.54:14.31:15.48))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.70:26.90:29.10) (23.19:28.75:31.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n6_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.65:9.49:10.26) (7.02:8.71:9.41))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[66\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.46:31.56:34.13) (26.59:32.97:35.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[4\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.28:21.42:23.17) (18.56:23.01:24.88))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.92:6.40) (4.47:5.55:6.00))
     (PORT CLK (6.39:7.92:8.57) (6.50:8.06:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.14:39.85:43.10) (34.59:42.89:46.39))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[18\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (11.09:13.75:14.87) (10.45:12.96:14.01))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.19:16.36:17.69) (12.36:15.32:16.57))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.24:25.09:27.13) (21.46:26.60:28.77))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.40:7.93:8.58) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.46:16.69:18.05) (14.32:17.76:19.21))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/schedule_1_RNI7NHP2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:10.28:11.12) (8.00:9.92:10.73))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.55:3.17:3.43) (2.70:3.35:3.62))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.94:9.84:10.64) (7.46:9.25:10.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.93:6.12:6.61) (5.15:6.38:6.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/init_wait_RNIHHSM\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.71:5.83:6.31) (4.35:5.40:5.83))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (7.90:9.79:10.59) (7.50:9.30:10.06))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIA4T3\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.01:11.17:12.08) (8.54:10.59:11.45))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.39:4.20:4.55) (3.15:3.90:4.22))
     (PORT CLK (6.67:8.27:8.94) (6.74:8.35:9.03))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.55:32.92:35.60) (28.95:35.90:38.82))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI9HRC76\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.50:15.49:16.76) (11.56:14.34:15.51))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D5_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/srbs0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.39:4.21:4.55) (3.65:4.53:4.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n13_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.93:9.83:10.63) (7.22:8.95:9.68))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.67:3.31:3.58) (2.83:3.51:3.79))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIE4DR\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.98:9.89:10.69) (7.50:9.30:10.06))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE reset_pulse_0\/CLK_OUT_48MHZ)
 (DELAY
  (ABSOLUTE
     (PORT A (38.04:47.16:51.01) (40.16:49.79:53.84))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (30.49:37.80:40.88) (31.54:39.10:42.29))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.99:21.06:22.78) (17.64:21.87:23.65))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[38\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.15:12.58:13.61) (10.67:13.23:14.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.39:15.36:16.62) (11.59:14.37:15.55))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.12:8.83:9.55) (7.42:9.20:9.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNINKPV2\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.17:11.37:12.30) (8.48:10.51:11.37))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.02:22.34:24.16) (19.08:23.66:25.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNII9EO2\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.02) (3.22:3.99:4.31))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (5.19:6.44:6.97) (4.88:6.06:6.55))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (18.42:22.84:24.70) (17.47:21.65:23.42))
     (PORT CLK (6.41:7.94:8.59) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (23.09:28.63:30.96) (24.33:30.16:32.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI54S9L\[79\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.00:9.92:10.73) (7.62:9.45:10.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.74:21.99:23.78) (18.63:23.09:24.97))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[34\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.66:15.69:16.97) (12.18:15.10:16.33))
     (PORT CLK (6.72:8.33:9.01) (6.78:8.40:9.09))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.04:18.64:20.16) (16.13:20.00:21.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.44:9.12) (6.83:8.46:9.15))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (34.03:42.20:45.64) (36.46:45.21:48.89))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_buffer_0\/init_wait_RNO_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.81:4.72:5.11) (3.49:4.33:4.68))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (8.83:10.94:11.83) (8.36:10.36:11.21))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.26:5.28:5.71) (3.90:4.84:5.23))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_OE_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.26:33.80:36.56) (29.91:37.08:40.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.92:6.40) (4.47:5.55:6.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.36:19.04:20.59) (16.57:20.55:22.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_1_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.82:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.15:3.90:4.22) (3.41:4.22:4.57))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_CE_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (33.10:41.03:44.38) (31.97:39.63:42.86))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A12_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D12_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.31:16.51:17.85) (12.91:16.01:17.31))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (17.52:21.72:23.49) (16.69:20.70:22.39))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[33\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.79:13.38:14.47) (10.40:12.89:13.94))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.08:11.26:12.18) (9.30:11.53:12.47))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A15_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (15.14:18.77:20.30) (14.59:18.09:19.57))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.82:12.17:13.16) (9.20:11.41:12.34))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.52:18.00:19.47) (13.95:17.30:18.71))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.77:13.36:14.44) (10.14:12.57:13.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/srbs2\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.39:4.21:4.55) (3.65:4.53:4.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIMRO43\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.05:8.75:9.46) (7.71:9.56:10.34))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (6.51:8.07:8.72) (7.05:8.74:9.45))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[26\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.37:4.18:4.52) (3.15:3.90:4.22))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.99:23.55:25.46) (20.05:24.86:26.88))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.58:8.16:8.82) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.95:27.21:29.43) (23.21:28.77:31.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIE82V2\[63\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.96:11.11:12.01) (8.70:10.78:11.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.54:25.47:27.55) (19.29:23.92:25.86))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.74:19.51:21.10) (16.38:20.31:21.97))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/cmd_out\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.89:13.50:14.60) (10.36:12.84:13.89))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.02:17.39:18.81) (14.73:18.26:19.75))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIPV79Q\[68\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.30:12.77:13.81) (9.87:12.23:13.23))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIJRRC76\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.26:12.72:13.75) (9.61:11.92:12.89))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A13_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (12.67:15.70:16.98) (12.17:15.09:16.32))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.66:8.26:8.94) (6.15:7.63:8.25))
     (PORT CLK (6.51:8.08:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.95:24.74:26.75) (21.38:26.51:28.67))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.62) (2.53:3.13:3.39))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[69\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.28:7.78:8.42) (6.40:7.93:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.57:11.86:12.83) (10.11:12.54:13.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[65\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.75:19.53:21.12) (14.73:18.26:19.75))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.04:19.88:21.50) (16.82:20.85:22.55))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[37\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.16:11.36:12.29) (8.70:10.79:11.67))
     (PORT CLK (6.40:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.39:29.00:31.36) (24.76:30.69:33.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.84:27.08:29.29) (23.46:29.09:31.46))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.61:8.19:8.86) (6.69:8.30:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.16:27.48:29.72) (23.71:29.40:31.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[42\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:17.06:18.45) (13.08:16.22:17.55))
     (PORT CLK (6.37:7.89:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.49:15.48:16.74) (13.22:16.39:17.73))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0P0")
 (INSTANCE sram_interface_0\/we\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT PRE (15.36:19.05:20.60) (15.99:19.82:21.44))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (11.45:14.19:15.35) (12.20:15.12:16.36))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D20_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D13_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[65\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.72:17.01:18.40) (14.68:18.20:19.68))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIHMG911\[34\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.63:14.42:15.60) (10.97:13.61:14.71))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.49:9.29:10.05) (7.26:9.00:9.74))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.07:12.49:13.51) (11.04:13.68:14.80))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNITOO9L\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.76:22.02:23.81) (16.90:20.96:22.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.83:14.66:15.86) (12.50:15.50:16.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.01:27.29:29.51) (24.03:29.79:32.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.74:18.27:19.76) (13.65:16.93:18.31))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.70:9.55:10.33) (8.06:9.99:10.81))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIJ01D76\[31\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.09:12.50:13.52) (9.26:11.48:12.42))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.33:9.09:9.83) (6.75:8.37:9.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.40:12.89:13.94) (9.79:12.13:13.12))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI7EP3D5\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.87:8.52:9.21) (6.74:8.36:9.04))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.92:6.10:6.60) (4.60:5.70:6.16))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.53:3.13:3.39) (2.70:3.35:3.62))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D18_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[36\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.09:21.19:22.92) (16.16:20.03:21.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.82:24.57:26.57) (20.85:25.85:27.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/schedule_2_RNIG20Q4\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (9.60:11.90:12.87) (9.02:11.19:12.10))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[28\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.37:4.18:4.52) (3.15:3.90:4.22))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.50:27.89:30.17) (24.12:29.90:32.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_11)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (11.56:14.33:15.50) (10.74:13.31:14.40))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (11.20:13.89:15.02) (10.50:13.02:14.08))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A4_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (12.62:15.65:16.93) (12.11:15.02:16.24))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[20\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.71:9.56:10.34) (7.29:9.04:9.78))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/schedule_1_RNI9U1CM\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (12.11:15.01:16.24) (11.33:14.05:15.19))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (15.65:19.40:20.98) (16.42:20.36:22.02))
     (IOPATH C Y (3.96:4.98:5.56) (3.85:4.84:5.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIFA3V2\[73\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.72:20.73:22.42) (15.95:19.78:21.39))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.37:16.57:17.92) (14.25:17.66:19.10))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI99SV2\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.51:18.00:19.46) (13.97:17.32:18.73))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.65:15.68:16.96) (13.43:16.65:18.01))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIU08N\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:6.60:7.14) (4.92:6.10:6.59))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.76:30.70:33.20) (26.18:32.46:35.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIFU2D76\[47\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.97:12.36:13.37) (9.12:11.31:12.23))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.15:13.82:14.95) (10.51:13.04:14.10))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIAT81\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A5_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (9.18:11.39:12.31) (8.87:10.99:11.89))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNILEM9L\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.61:15.63:16.91) (12.05:14.93:16.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.14:16.30:17.63) (14.01:17.37:18.78))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE geig_data_handling_0\/min_counter_RNI5P6K\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.87:6.04:6.54) (4.45:5.51:5.96))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (6.47:8.03:8.68) (6.09:7.56:8.17))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.26:6.53:7.06) (5.03:6.23:6.74))
     (PORT CLK (6.41:7.95:8.60) (6.51:8.08:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.63:40.46:43.75) (34.70:43.02:46.53))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[59\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.98:8.63) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.92:23.46:25.37) (20.43:25.33:27.39))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.08:28.61:30.94) (24.87:30.83:33.35))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE write_address_traversal_0\/address_m1_0_a2_2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.98:13.61:14.72) (10.50:13.02:14.09))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.54:4.39:4.75) (3.31:4.11:4.44))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI0J93I5\[42\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.30:2.85:3.08) (2.37:2.94:3.18))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (9.29:11.52:12.46) (8.76:10.86:11.75))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNI410K11\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[38\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.79:28.26:30.56) (24.31:30.14:32.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[41\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.24:18.89:20.43) (15.75:19.53:21.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D26_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE RESET_IN_L8_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.27:0.35:0.39) (0.25:0.32:0.36))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (3.37:4.18:4.52) (3.14:3.90:4.21))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (11.57:14.34:15.51) (12.30:15.25:16.50))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/read_counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.35:6.63:7.17) (5.00:6.20:6.70))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (33.53:41.57:44.96) (35.33:43.81:47.38))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE sram_interface_0\/busy_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.97:4.30) (2.99:3.71:4.01))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI36L3D5\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.86:13.47:14.56) (10.25:12.70:13.74))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.12:12.55:13.57) (9.70:12.02:13.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.79:12.14:13.13) (10.25:12.71:13.75))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[67\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.42:15.40:16.66) (13.27:16.45:17.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.46:8.01:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.56:23.01:24.89) (19.52:24.21:26.18))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.79:28.26:30.56) (24.05:29.82:32.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[40\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.27:7.78:8.41) (6.50:8.06:8.72))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (13.13:16.28:17.61) (12.59:15.61:16.88))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIEN8C76\[63\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.40:16.62:17.97) (12.67:15.71:16.99))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[44\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.41:7.94:8.59) (6.52:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.32:22.71:24.56) (19.44:24.11:26.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.96:4.28) (2.98:3.70:4.00))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[71\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.20:20.08:21.72) (17.17:21.29:23.02))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIIC2V2\[67\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.79:9.65:10.44) (7.38:9.15:9.89))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.66:25.61:27.70) (21.76:26.98:29.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNI3SFD2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.76:8.39:9.07) (7.34:9.11:9.85))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (7.95:9.86:10.66) (8.42:10.44:11.29))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A4_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE sram_interface_0\/write_cycle_RNIMVIL)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/next_read\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.68:3.33:3.60) (2.60:3.22:3.48))
     (PORT CLK (6.69:8.29:8.97) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.61:26.79:28.98) (22.63:28.05:30.34))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[29\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.19:13.88:15.01) (10.63:13.18:14.25))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (26.85:33.29:36.00) (28.16:34.91:37.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.36:6.64:7.18) (5.72:7.09:7.67))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (5.91:7.32:7.92) (6.33:7.85:8.49))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[35\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.72:14.54:15.72) (10.98:13.62:14.73))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI4OIV36\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.81:8.44:9.13) (6.22:7.71:8.34))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (11.63:14.42:15.60) (10.86:13.47:14.56))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[17\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:4.24:4.58) (3.20:3.96:4.29))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.82:13.41:14.51) (10.34:12.83:13.87))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.21:20.10:21.73) (17.26:21.40:23.15))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.86:9.75:10.55) (7.49:9.29:10.05))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (8.14:10.09:10.91) (8.45:10.48:11.34))
     (IOPATH B Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT C (4.86:6.03:6.52) (4.46:5.54:5.99))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/write_count_RNIR1LP3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (6.77:8.39:9.07) (7.01:8.70:9.41))
     (IOPATH B Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT C (16.03:19.88:21.50) (16.94:21.00:22.71))
     (IOPATH C Y (3.96:4.98:5.56) (3.85:4.84:5.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[42\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.45:10.47:11.33) (8.03:9.96:10.77))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (26.08:32.33:34.97) (27.52:34.12:36.90))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNINUP3D5\[29\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.14:8.85:9.58) (6.66:8.26:8.93))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.07:11.25:12.16) (9.62:11.92:12.89))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[17\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.61:8.19:8.86) (6.69:8.30:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.21:22.58:24.42) (19.19:23.79:25.73))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNI5UVR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.24) (3.60:4.46:4.82))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (3.21:3.99:4.31) (2.98:3.70:4.00))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.03:22.35:24.17) (18.82:23.34:25.24))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.44:7.99:8.64) (6.54:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.53:29.18:31.56) (24.51:30.39:32.87))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/un1_write_count_4_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (3.71:4.60:4.97) (3.42:4.24:4.58))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (12.56:15.58:16.85) (11.85:14.69:15.89))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (12.39:15.36:16.61) (11.57:14.34:15.51))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.52:19.24:20.80) (14.89:18.46:19.97))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.17:22.52:24.36) (19.29:23.91:25.86))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNICNS1\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (8.10:10.05:10.87) (7.49:9.29:10.05))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIHA1V2\[57\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.81:15.89:17.18) (12.39:15.36:16.61))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.51:14.27:15.43) (12.10:15.00:16.22))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.54:18.03:19.50) (13.73:17.03:18.42))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_0)
 (DELAY
  (ABSOLUTE
     (PORT A (33.23:41.21:44.56) (35.47:43.98:47.56))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (31.34:38.86:42.02) (32.56:40.37:43.66))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.20:30.01:32.45) (22.85:28.33:30.63))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.33:10.32:11.17) (8.84:10.96:11.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m37)
 (DELAY
  (ABSOLUTE
     (PORT A (9.23:11.44:12.38) (8.84:10.96:11.85))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.82:13.42:14.51) (10.19:12.64:13.67))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A6_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (12.78:15.84:17.14) (12.29:15.24:16.48))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[56\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.22:15.15:16.39) (11.68:14.48:15.66))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIGTV2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.70:7.07:7.65) (5.29:6.56:7.10))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.06:9.99:10.81) (7.68:9.52:10.30))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (10.93:13.56:14.66) (9.97:12.36:13.37))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/schedule_1_RNIGLHAJ4_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.74:10.84:11.72) (9.09:11.27:12.19))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (7.55:9.36:10.12) (7.33:9.08:9.82))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[76\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.84:3.52:3.80))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (11.50:14.26:15.42) (10.95:13.58:14.69))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[42\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.20:8.93:9.65) (6.65:8.25:8.92))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.87:9.76:10.56) (8.26:10.24:11.07))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.89:11.02:11.92) (8.43:10.46:11.31))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE write_address_traversal_0\/address_n13_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.27:4.10:4.59) (3.10:3.89:4.35))
     (PORT B (6.94:8.60:9.30) (6.54:8.11:8.77))
     (IOPATH B Y (3.98:5.00:5.59) (3.28:4.12:4.60))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE write_address_traversal_0\/chip_select_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.38:3.66) (2.87:3.56:3.85))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.86:3.54:3.83) (2.70:3.35:3.62))
     (IOPATH B Y (4.29:7.73:8.65) (4.08:5.31:5.93))
     (PORT C (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNIQTFD3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:4.43:4.79) (3.33:4.13:4.46))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (9.91:12.29:13.29) (9.25:11.47:12.41))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (3.64:4.51:4.88) (3.44:4.27:4.62))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNITQPV2\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.77:4.08) (2.91:3.61:3.90))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.98:22.29:24.11) (17.15:21.26:22.99))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.17:8.88:9.61) (7.54:9.34:10.10))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIJ14QN4\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.45:17.92:19.38) (13.42:16.63:17.99))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (13.00:16.12:17.44) (14.02:17.39:18.80))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.64:8.23:8.91))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.20:15.12:16.35) (12.62:15.65:16.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNI3CLIR1\[34\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (10.31:12.78:13.83) (10.93:13.56:14.66))
     (IOPATH B Y (4.22:5.29:5.92) (4.17:5.24:5.86))
     (PORT S (11.59:14.37:15.54) (11.25:13.94:15.08))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.53:3.13:3.39) (2.69:3.34:3.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/min_counter_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (11.92:14.78:15.99) (12.84:15.93:17.22))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.31:21.46:23.21) (18.30:22.68:24.53))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[19\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.63:21.86:23.64) (16.25:20.15:21.79))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (38.96:48.31:52.24) (40.88:50.68:54.81))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIK312\[39\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.45:4.28:4.63) (3.22:3.99:4.32))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.29:7.80:8.44) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (39.32:48.75:52.73) (42.26:52.40:56.67))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[27\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.36:4.17:4.51) (3.14:3.89:4.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.49:11.77:12.72) (10.26:12.72:13.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNIF80S\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.39:6.68:7.23) (5.27:6.53:7.06))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_RNIK24AV5\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.67:3.31:3.58) (2.83:3.50:3.79))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[55\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.52:13.04:14.10) (9.84:12.20:13.19))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[28\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.13:15.04:16.26) (11.30:14.01:15.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.71:15.76:17.04) (13.79:17.10:18.49))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_buffer_0\/init_wait_RNO_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.24:5.26:5.69) (3.94:4.88:5.28))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (3.47:4.31:4.66) (3.71:4.59:4.97))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (7.95:9.86:10.67) (7.47:9.26:10.02))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[24\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.40:25.30:27.36) (21.50:26.66:28.83))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE memory_controller_0\/read_prev_RNI2PH1P2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.98:8.65:9.36) (7.45:9.24:9.99))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (11.38:14.11:15.26) (10.69:13.26:14.34))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.76:3.43:3.70) (2.88:3.58:3.87))
     (IOPATH C Y (4.87:6.11:6.83) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI15003\[42\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.69:10.77:11.65) (8.22:10.19:11.02))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.70:15.75:17.03) (13.50:16.74:18.10))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIROPV2\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.09:8.79:9.51) (6.57:8.14:8.80))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.21:18.86:20.39) (14.38:17.83:19.29))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.19:13.88:15.01) (11.84:14.68:15.87))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[42\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.83:25.83:27.93) (22.00:27.28:29.50))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE write_address_traversal_0\/address_n8_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.99:4.31) (2.99:3.71:4.01))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.67:3.31:3.58) (2.82:3.49:3.78))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI5VDA3\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.45:4.27:4.62) (3.22:4.00:4.32))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.98:19.82:21.43) (16.80:20.83:22.52))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.62:3.92) (2.77:3.44:3.72))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.88:3.58:3.87) (2.76:3.43:3.70))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.83:17.15:18.55) (12.95:16.06:17.37))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/min_counter_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (12.12:15.03:16.25) (12.71:15.76:17.04))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.29) (2.37:2.94:3.18))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.83:9.71:10.50) (7.48:9.28:10.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.73:19.50:21.09) (16.55:20.52:22.20))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D17_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.60:13.14:14.21) (10.12:12.55:13.58))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.92:4.86:5.26) (3.66:4.54:4.91))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_45)
 (DELAY
  (ABSOLUTE
     (PORT A (7.47:9.26:10.02) (7.01:8.69:9.39))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (5.05:6.26:6.77) (4.63:5.74:6.21))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.91:4.85:5.24) (3.61:4.48:4.85))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (13.63:16.89:18.27) (14.60:18.11:19.58))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (29.16:36.15:39.09) (30.51:37.82:40.90))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[4\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.20:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.37:22.78:24.64) (19.58:24.27:26.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:9.81:10.61) (7.56:9.37:10.14))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.09:10.03:10.85) (7.71:9.56:10.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.29:7.80:8.44) (6.88:8.53:9.22))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.15:10.10:10.93) (7.45:9.24:9.99))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.22:15.15:16.38) (13.17:16.33:17.67))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (40.79:50.57:54.69) (44.30:54.93:59.40))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI38OC76\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.36:15.33:16.58) (11.79:14.62:15.81))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/busy_hold_RNID9BDU)
 (DELAY
  (ABSOLUTE
     (PORT A (28.19:34.95:37.79) (26.26:32.56:35.22))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (14.82:18.37:19.87) (15.97:19.81:21.42))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (16.07:19.92:21.55) (15.04:18.64:20.16))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_3)
 (DELAY
  (ABSOLUTE
     (PORT A (35.18:43.61:47.17) (37.15:46.06:49.81))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (28.63:35.50:38.39) (29.69:36.81:39.81))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI8AK3D5\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.77:12.11:13.10) (9.25:11.47:12.40))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.54:14.31:15.48) (10.82:13.41:14.50))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.03:16.15:17.47) (13.65:16.92:18.30))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/next_write\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.51:3.12:3.37) (2.44:3.02:3.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.38:16.59:17.95) (12.87:15.96:17.26))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.42:12.91:13.97) (10.92:13.54:14.64))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[43\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.49:4.33:4.69) (3.27:4.05:4.38))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.21:13.89:15.03) (10.36:12.85:13.89))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.59:15.61:16.88) (13.34:16.54:17.89))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.15:18.78:20.31) (16.39:20.32:21.97))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[28\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (2.53:3.13:3.39) (2.70:3.35:3.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.71:30.64:33.13) (26.51:32.87:35.55))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:8.55:9.25) (6.53:8.10:8.76))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.13:8.84:9.56) (6.63:8.22:8.89))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.59:6.93:7.50) (5.16:6.40:6.92))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D8_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (15.96:19.78:21.39) (15.40:19.10:20.65))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (20.35:25.24:27.29) (19.41:24.07:26.03))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIS1O3D5\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.93:8.59:9.29) (6.66:8.26:8.93))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.75:13.32:14.41) (11.53:14.29:15.45))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (12.32:15.28:16.52) (11.51:14.27:15.43))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.06:9.99:10.81) (7.59:9.41:10.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (10.61:13.15:14.22) (10.14:12.57:13.60))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.65:28.08:30.37) (23.80:29.50:31.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (35.14:43.56:47.11) (37.34:46.29:50.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE read_buffer_0\/init_stage_RNIGIQ81\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.14:12.58:13.60) (10.83:13.43:14.53))
     (IOPATH A Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT B (13.33:16.52:17.87) (12.87:15.95:17.25))
     (IOPATH B Y (5.72:7.18:8.03) (4.14:5.20:5.81))
     (PORT C (6.86:8.50:9.20) (6.34:7.86:8.50))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIJE3V2\[77\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.83:13.43:14.52) (10.21:12.66:13.69))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.40:17.85:19.30) (13.71:16.99:18.38))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.88:17.21:18.61) (14.62:18.13:19.60))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.72:8.33:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.01:27.29:29.51) (24.03:29.79:32.22))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/ce\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (15.61:19.36:20.94) (16.46:20.40:22.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[1\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (16.55:20.52:22.19) (17.57:21.78:23.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI8DOC76\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.63:14.42:15.60) (10.86:13.47:14.56))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE write_address_traversal_0\/address_n4_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.83:3.51:3.79))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (6.85:8.49:9.18) (6.46:8.01:8.66))
     (IOPATH B Y (4.29:7.73:8.65) (4.08:5.31:5.93))
     (PORT C (8.67:10.75:11.62) (8.10:10.04:10.86))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2_0\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.72:19.50:21.08) (16.55:20.52:22.19))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (17.75:22.01:23.80) (18.86:23.38:25.29))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/min_counter_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (3.34:4.15:4.48) (3.11:3.85:4.17))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[67\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (14.30:17.73:19.17) (13.33:16.53:17.87))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.25:4.03:4.36) (3.01:3.74:4.04))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.92:4.86:5.26) (3.66:4.54:4.91))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.52:6.85:7.40) (5.16:6.39:6.91))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.46:41.49:44.87) (35.81:44.40:48.02))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (9.50:11.78:12.74) (10.22:12.67:13.71))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (11.46:14.20:15.36) (10.69:13.25:14.33))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/chip_select\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.45:7.99:8.64) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.51:40.31:43.59) (34.37:42.62:46.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_46)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[51\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.59:9.41:10.18) (7.10:8.80:9.52))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.67:23.15:25.03) (19.83:24.59:26.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/schedule72_NE_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (12.70:15.74:17.02) (13.49:16.72:18.08))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNINT5C76\[57\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.49:15.49:16.75) (11.75:14.56:15.75))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[39\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.47:20.43:22.09) (15.74:19.52:21.11))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.28:16.47:17.81) (14.00:17.36:18.77))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A3_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.04:16.16:17.48) (12.46:15.44:16.70))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.73:5.87:6.34) (4.42:5.48:5.93))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.15:2.67:2.89) (2.25:2.79:3.02))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNIS8I7\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE write_address_traversal_0\/address_n2_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.51:10.55:11.41) (7.98:9.89:10.69))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.67:18.19:19.67) (13.95:17.30:18.71))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.58:18.08:19.56) (15.24:18.90:20.44))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.33:7.85:8.49) (6.46:8.01:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.88:24.64:26.65) (21.44:26.58:28.75))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIPJR3\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.50:4.34:4.69) (3.17:3.93:4.25))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.28:6.55:7.08) (4.92:6.10:6.60))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D7_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIEV22\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (12.55:15.56:16.82) (12.04:14.93:16.14))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNI7U2M7\[28\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE memory_controller_0\/schedule_1_RNIRQNO3_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.36:11.61:12.56) (9.80:12.15:13.14))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (10.58:13.12:14.19) (11.41:14.14:15.30))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (13.49:16.72:18.09) (12.81:15.88:17.18))
     (IOPATH C Y (4.22:5.29:5.92) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[22\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.08:11.26:12.17) (8.61:10.67:11.54))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (29.19:36.20:39.15) (30.53:37.86:40.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[77\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (25.90:32.11:34.73) (24.35:30.19:32.65))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.81:28.28:30.59) (24.11:29.89:32.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI4AJ1D5\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:8.85:9.57) (6.77:8.40:9.08))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.82:18.37:19.87) (13.82:17.14:18.53))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.77:13.35:14.44) (11.32:14.04:15.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.34:10.35:11.19) (7.85:9.74:10.53))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[23\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.69:12.01:12.99) (10.12:12.55:13.57))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.58:13.11:14.18) (9.93:12.32:13.32))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.84))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.49:25.41:27.48) (22.07:27.36:29.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIB34UK\[33\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.06:24.87:26.90) (19.17:23.77:25.70))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (24.61:30.51:33.00) (25.87:32.07:34.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI8D33D5\[79\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.48:12.99:14.05) (9.98:12.38:13.39))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.29:10.28:11.12) (8.67:10.75:11.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIVP7P\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.49:14.24:15.41) (10.85:13.46:14.55))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[61\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.84:17.16:18.55) (12.83:15.91:17.20))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.58:15.59:16.86) (13.12:16.27:17.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.50:3.79) (2.71:3.36:3.63))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.01:11.17:12.08) (8.21:10.18:11.01))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_SRBS0_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (37.71:46.75:50.56) (38.79:48.09:52.01))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[29\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.64:15.67:16.95) (12.09:14.99:16.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.81:13.41:14.50) (11.41:14.15:15.30))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.30:22.69:24.54) (19.39:24.04:26.00))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIE2BR\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (16.65:20.64:22.33) (15.74:19.52:21.11))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[2\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.81:29.52:31.93) (25.69:31.85:34.44))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI31QV2\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.56:21.77:23.54) (16.56:20.53:22.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.69:16.97:18.36) (14.53:18.02:19.49))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A14_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (7.69:9.53:10.31) (7.31:9.07:9.81))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_1_RNIVOFU_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:4.01:4.33) (3.01:3.73:4.03))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (6.07:7.52:8.14) (5.65:7.01:7.58))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[24\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.06:24.87:26.90) (18.96:23.50:25.42))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.30:27.65:29.90) (25.03:31.03:33.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI4AO3D5\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.33:12.81:13.86) (9.50:11.78:12.74))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.52:13.04:14.11) (11.06:13.71:14.83))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.84:4.15) (3.28:4.07:4.40))
     (IOPATH A Y (4.09:5.71:6.38) (4.76:7.91:8.85))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI4FS1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.02:13.66:14.77) (10.48:13.00:14.06))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[37\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (9.44:11.71:12.66) (8.76:10.86:11.74))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.99:19.83:21.44) (14.84:18.40:19.90))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.74:18.27:19.76) (15.70:19.47:21.06))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[34\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.17:8.89:9.62) (6.57:8.15:8.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.72:8.33:9.01) (7.02:8.70:9.41))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A15_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.34:2.90:3.14))
     (PORT CLK (6.45:7.99:8.64) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (39.92:49.49:53.52) (42.71:52.95:57.27))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE geig_data_handling_0\/shift_reg_RNITSB33\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (11.34:14.07:15.21) (11.93:14.79:15.99))
     (IOPATH C Y (4.87:6.11:6.83) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A7_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[39\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.26:11.49:12.42) (8.79:10.89:11.78))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.51:15.51:16.77) (11.87:14.71:15.91))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[47\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.33:9.09:9.83) (6.91:8.57:9.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.44:11.70:12.65) (8.97:11.13:12.03))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.50:4.87) (3.37:4.18:4.52))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.40:9.17:9.92) (6.86:8.50:9.20))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.55:15.56:16.83) (13.19:16.35:17.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_4)
 (DELAY
  (ABSOLUTE
     (PORT A (12.91:16.01:17.31) (11.89:14.74:15.95))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (9.44:11.71:12.66) (9.10:11.29:12.21))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (10.68:13.24:14.32) (9.80:12.15:13.14))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.28:4.07:4.40) (3.08:3.82:4.13))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.26:4.04:4.36) (2.96:3.67:3.97))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/write_count_RNIUM3MP\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[29\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.20:18.85:20.38) (14.05:17.42:18.84))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.20:25.04:27.08) (21.67:26.86:29.05))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A2_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIMIP9L\[25\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.68:5.80:6.28) (4.36:5.41:5.85))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.67:20.67:22.36) (15.42:19.11:20.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (20.00:24.79:26.81) (21.02:26.06:28.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[47\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (35.97:44.59:48.23) (38.40:47.61:51.50))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE memory_controller_0\/read_prev)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (11.91:14.76:15.97) (12.41:15.39:16.64))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.83:14.67:15.87) (11.23:13.93:15.06))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIHN79Q\[60\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.87:15.96:17.26) (12.13:15.03:16.26))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D10_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.84:18.40:19.90) (14.15:17.54:18.97))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.58:4.43:4.80) (3.95:4.90:5.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_17)
 (DELAY
  (ABSOLUTE
     (PORT A (20.06:24.87:26.90) (21.40:26.54:28.70))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (18.42:22.84:24.70) (19.67:24.39:26.38))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_13)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.21:4.55) (3.71:4.60:4.98))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.66:4.54:4.91) (3.92:4.86:5.26))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/read_prev_RNIJS4GP_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:3.32:3.59) (2.83:3.50:3.79))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (10.84:13.44:14.54) (11.39:14.13:15.28))
     (IOPATH C Y (3.33:4.19:4.68) (2.95:3.70:4.14))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.14:8.81) (6.66:8.25:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.97:19.80:21.41) (16.74:20.75:22.44))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (4.31:5.99:6.69) (4.92:6.31:7.05))
     (PORT B (3.95:4.89:5.29) (3.65:4.52:4.89))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (11.12:13.79:14.91) (11.76:14.58:15.76))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIF2AR\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (9.49:11.76:12.72) (9.28:11.50:12.44))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[39\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.96:17.31:18.72) (13.38:16.59:17.95))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.26:16.45:17.79) (13.96:17.31:18.72))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE sram_interface_0\/read_cycle_RNIEBB41)
 (DELAY
  (ABSOLUTE
     (PORT A (12.36:15.32:16.57) (11.56:14.34:15.51))
     (IOPATH A Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT B (3.34:4.14:4.47) (3.10:3.84:4.15))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (2.53:3.13:3.39) (2.67:3.31:3.58))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/num_cycles_RNIPU481\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.49:5.56:6.02) (4.12:5.10:5.52))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.44:10.46:11.31) (8.02:9.95:10.76))
     (IOPATH B Y (3.87:4.86:5.44) (3.51:4.41:4.93))
     (PORT S (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.46:5.53:5.98) (4.83:5.98:6.47))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (3.39:4.20:4.55) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE read_buffer_0\/init_wait_RNO_3\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.24:13.94:15.07) (10.58:13.12:14.18))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (6.41:7.94:8.59) (6.64:8.23:8.91))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (4.29:5.32:5.75) (3.96:4.91:5.31))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[47\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.15:29.94:32.39) (25.78:31.96:34.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[50\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.02:8.67) (6.55:8.13:8.79))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.30:32.61:35.27) (28.18:34.94:37.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_42)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.16:8.88:9.60) (6.67:8.27:8.94))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D25_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/write_count\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.66:19.42:21.00) (16.82:20.86:22.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.11:32.37:35.01) (28.20:34.96:37.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[76\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.28:26.38:28.53) (22.14:27.45:29.69))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/cmd_out_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.09:11.27:12.19) (8.58:10.64:11.51))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (5.90:7.32:7.91) (6.07:7.53:8.14))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.41:31.50:34.07) (26.33:32.65:35.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[24\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.28:26.38:28.53) (22.95:28.46:30.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_7)
 (DELAY
  (ABSOLUTE
     (PORT A (12.14:15.05:16.27) (11.64:14.43:15.61))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (15.74:19.51:21.10) (14.88:18.45:19.95))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNINGM9L\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.19:25.03:27.07) (18.87:23.39:25.30))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.40:14.14:15.29) (11.91:14.77:15.97))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/schedule_2_RNIB5J1P\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.09:18.71:20.23) (15.81:19.60:21.19))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (10.15:12.59:13.61) (10.79:13.37:14.46))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (9.30:11.53:12.47) (8.72:10.81:11.69))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/next_read\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:3.29:3.55) (2.57:3.18:3.44))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.36:11.60:12.55) (8.87:10.99:11.89))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.26:2.80:3.03) (2.34:2.90:3.14))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.21:13.90:15.03) (10.59:13.13:14.20))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.96:11.11:12.01) (9.14:11.33:12.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[23\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:8.99))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.18:39.90:43.16) (34.36:42.60:46.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE memory_controller_0\/schedule_RNIC74UT\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.77:3.44:3.72) (2.92:3.62:3.92))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (9.21:11.42:12.35) (8.68:10.77:11.65))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (2.19:2.72:2.94) (2.27:2.81:3.04))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[75\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.41:4.23:4.58) (3.16:3.92:4.24))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.71:10.79:11.67) (8.16:10.11:10.94))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIKG0V\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.72:3.37:3.64) (2.55:3.17:3.43))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.56:25.49:27.57) (22.39:27.76:30.02))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[26\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.90:12.27:13.27) (9.36:11.61:12.56))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (18.14:22.49:24.32) (19.21:23.82:25.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[77\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.72:31.89:34.49) (27.62:34.25:37.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/clk_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (4.95:6.13:6.63) (4.61:5.72:6.18))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.33:4.12:4.46) (3.10:3.84:4.15))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH C Y (3.09:4.19:4.68) (2.89:4.17:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D31_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D16_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m31)
 (DELAY
  (ABSOLUTE
     (PORT A (12.21:15.14:16.37) (11.37:14.10:15.25))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.25:13.95:15.08) (10.75:13.33:14.42))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_address_traversal_0\/address_n3_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.63) (2.54:3.16:3.41))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.40:4.22:4.56) (3.21:3.98:4.30))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.12:13.79:14.92) (10.58:13.11:14.18))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI53QV2\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.42:4.24:4.58) (3.20:3.96:4.29))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.28:4.06:4.39) (3.56:4.41:4.77))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D2_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (25.58:31.72:34.30) (24.91:30.89:33.41))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (20.17:25.01:27.05) (19.36:24.00:25.95))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[24\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.90:8.56:9.25) (6.74:8.36:9.04))
     (PORT CLK (6.71:8.31:8.99) (6.75:8.36:9.05))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.55:32.92:35.60) (29.18:36.18:39.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[45\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.86:12.22:13.22) (9.36:11.60:12.54))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[51\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.84:27.08:29.29) (21.14:26.22:28.35))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.24:21.38:23.12) (18.03:22.35:24.17))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE memory_controller_0\/geig_buffer\[44\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (20.12:24.94:26.97) (21.74:26.95:29.15))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[3\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.57:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.77:22.03:23.83) (18.89:23.42:25.33))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[33\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.93:42.07:45.50) (36.25:44.94:48.61))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AXOI3")
 (INSTANCE read_buffer_0\/init_wait_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.44:15.42:16.68) (11.71:14.52:15.70))
     (IOPATH A Y (4.15:5.21:5.83) (5.73:7.19:8.04))
     (PORT B (3.41:4.23:4.57) (3.19:3.95:4.27))
     (IOPATH B Y (4.10:5.32:5.95) (4.63:7.93:8.86))
     (PORT C (3.27:4.05:4.38) (3.02:3.75:4.05))
     (IOPATH C Y (3.09:4.19:4.68) (2.89:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[33\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.98:8.63) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.47:32.82:35.50) (28.97:35.92:38.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[45\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.42:19.12:20.68) (16.00:19.84:21.46))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.41:9.18:9.93) (6.86:8.50:9.20))
     (PORT CLK (6.43:7.97:8.62) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.46:16.68:18.04) (14.20:17.60:19.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/read_cycle)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (32.65:40.48:43.78) (34.48:42.75:46.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[52\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.19:30.00:32.44) (26.17:32.44:35.09))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.57:26.75:28.92) (23.08:28.62:30.95))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D31_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.43:12.93:13.99) (10.03:12.44:13.45))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (14.74:18.27:19.76) (14.12:17.50:18.93))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE write_address_traversal_0\/address_n1_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.46:9.24:10.00) (7.02:8.70:9.41))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (4.89:6.07:6.56) (4.52:5.61:6.06))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.96:12.35:13.35) (9.26:11.48:12.41))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE read_buffer_0\/init_wait_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:3.32:3.59) (2.53:3.13:3.39))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.67:23.15:25.04) (17.75:22.01:23.81))
     (PORT CLK (6.55:8.13:8.79) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.44:20.39:22.05) (17.36:21.52:23.27))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[17\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (13.10:16.24:17.57) (12.83:15.91:17.20))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.17:25.01:27.05) (19.46:24.13:26.09))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.31:9.06:9.80) (7.82:9.69:10.48))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[75\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.02:17.38:18.80) (13.42:16.64:18.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.17:16.33:17.66) (13.66:16.94:18.32))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE memory_controller_0\/num_cycles_RNIQD23L1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (7.79:9.65:10.44) (8.23:10.20:11.03))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (23.32:28.91:31.27) (24.77:30.71:33.21))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.19:10.15:10.98) (7.77:9.63:10.41))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.00:12.39:13.40) (9.44:11.70:12.66))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[17\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (19.88:24.65:26.66) (19.24:23.85:25.80))
     (PORT CLK (6.41:7.94:8.59) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (21.52:26.68:28.85) (22.65:28.08:30.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.91:6.39) (4.29:5.31:5.75))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.58:8.16:8.82) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.20:22.57:24.41) (19.17:23.76:25.70))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI05DSR1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.25:7.75:8.38) (6.33:7.84:8.48))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (9.25:11.47:12.41) (8.73:10.82:11.70))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[65\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (11.45:14.19:15.35) (12.03:14.92:16.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[40\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.65:9.49:10.26) (7.21:8.94:9.67))
     (PORT CLK (6.44:7.99:8.64) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.38:33.95:36.71) (29.43:36.49:39.46))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[27\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (36.17:44.85:48.50) (39.13:48.52:52.47))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[19\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.96:24.74:26.76) (21.57:26.74:28.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.60:3.22:3.49) (2.50:3.10:3.35))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.54:20.50:22.18) (15.67:19.43:21.01))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.77:8.39:9.08) (6.94:8.61:9.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[43\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.01:16.14:17.45) (12.19:15.11:16.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.35:2.91:3.15) (2.47:3.06:3.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.01:11.17:12.08) (9.58:11.87:12.84))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.39:4.20:4.55) (3.14:3.89:4.21))
     (IOPATH B Y (4.29:7.73:8.65) (4.08:5.31:5.93))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.43:10.45:11.31) (7.90:9.80:10.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_WE_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIGV02\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.38:2.95:3.20) (2.32:2.88:3.11))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.58:14.36:15.53) (10.90:13.52:14.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE read_buffer_0\/init_wait_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.34:3.61) (2.53:3.13:3.39))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (4.65:5.77:6.24) (4.26:5.28:5.71))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.66:3.30:3.57))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.15:12.59:13.61) (9.39:11.64:12.59))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.83:12.19:13.18) (9.15:11.34:12.27))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.56:4.41:4.77) (3.34:4.14:4.48))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A17_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.28:26.38:28.53) (22.95:28.46:30.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIKKU2D5\[51\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.64:5.76:6.23) (4.47:5.54:5.99))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.25:13.95:15.09) (12.09:14.99:16.21))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/geig_counts\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.70:9.54:10.32) (7.13:8.83:9.55))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.18:20.06:21.70) (15.07:18.68:20.20))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A7_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (11.37:14.10:15.25) (10.82:13.42:14.51))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIC55UK\[43\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.77:24.51:26.50) (18.86:23.38:25.28))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/read_prev_RNI24V0L3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.34:2.90:3.14))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (2.43:3.02:3.26) (2.35:2.91:3.15))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_2_RNIL7811\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.30:10.29:11.13) (8.00:9.92:10.72))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (8.86:10.98:11.88) (8.18:10.14:10.97))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNII8P3\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.75:15.80:17.09) (12.00:14.88:16.10))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_2_RNIV87\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:4.05:4.38) (2.96:3.67:3.97))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIH94UK\[39\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.17:11.37:12.30) (8.70:10.79:11.66))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (16.37:20.29:21.95) (17.19:21.32:23.05))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIOS23D5\[71\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.03:6.24:6.75) (4.85:6.02:6.51))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.19:13.87:15.00) (12.03:14.91:16.13))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI8EO3D5\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.84:13.44:14.53) (10.35:12.83:13.88))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.45:12.95:14.01) (11.18:13.86:14.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:3.29:3.56) (2.81:3.48:3.76))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (10.69:13.25:14.33) (11.45:14.19:15.35))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE read_buffer_0\/init_wait_RNILLA21\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.89:13.50:14.60) (10.43:12.93:13.99))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (8.41:10.43:11.28) (8.04:9.96:10.77))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (10.86:13.46:14.56) (10.06:12.47:13.49))
     (IOPATH C Y (4.34:5.45:6.09) (4.77:5.99:6.69))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[53\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.89:22.18:23.99) (19.18:23.77:25.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIRQRV2\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.48:4.31:4.66) (3.24:4.02:4.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.26:4.05:4.38) (3.55:4.40:4.76))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/busy_hold_RNI5JJE_0)
 (DELAY
  (ABSOLUTE
     (PORT A (22.14:27.44:29.68) (20.76:25.74:27.84))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (12.06:14.95:16.16) (11.34:14.06:15.20))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/schedule_1_RNIVOFU_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.15:16.31:17.64) (12.25:15.19:16.42))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.78:13.37:14.46) (9.96:12.34:13.35))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_1_RNI9EF1P\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.85:18.42:19.92) (13.93:17.27:18.67))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.56:16.81:18.18) (14.36:17.80:19.26))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (2.32:2.88:3.11) (2.26:2.80:3.03))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.53:8.09:8.75) (6.61:8.20:8.87))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (36.03:44.68:48.32) (38.58:47.83:51.73))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIMGT3\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.91:8.57:9.27) (6.75:8.37:9.05))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_SRBS2_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIT0003\[40\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.80:17.11:18.51) (12.94:16.04:17.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.60:16.86:18.24) (14.31:17.74:19.18))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_address_traversal_0\/address_m1_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.32:7.84:8.48) (5.80:7.19:7.78))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.33:4.12:4.46) (3.11:3.85:4.17))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.84:3.52:3.80) (2.67:3.31:3.58))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/write_count_RNIANOA\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.46:10.49:11.34) (8.06:9.99:10.81))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.85:9.73:10.53) (7.43:9.21:9.96))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/min_counter\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.54:8.11:8.77) (6.63:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (39.67:49.18:53.19) (42.32:52.47:56.75))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.92:8.58:9.28) (6.38:7.91:8.56))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.18:13.87:15.00) (10.53:13.06:14.12))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.90:4.84:5.23) (3.60:4.47:4.83))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.91:4.85:5.24) (3.59:4.46:4.82))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.20:3.97:4.30) (2.98:3.70:4.00))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE read_buffer_0\/init_wait_RNICCA21\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.24:5.25:5.68) (3.86:4.78:5.17))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (8.06:10.00:10.81) (7.66:9.50:10.28))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_11)
 (DELAY
  (ABSOLUTE
     (PORT A (18.83:23.34:25.24) (19.99:24.78:26.80))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (18.27:22.65:24.50) (19.47:24.13:26.10))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.26) (2.35:2.91:3.15))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.29:33.83:36.59) (28.79:35.69:38.60))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE memory_controller_0\/next_write_RNI2G2D)
 (DELAY
  (ABSOLUTE
     (PORT A (28.47:35.30:38.18) (27.95:34.65:37.48))
     (IOPATH A Y (4.56:5.72:6.40) (4.83:6.07:6.79))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.51:8.07:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.72:17.02:18.40) (14.23:17.65:19.08))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIQMP9L\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.67:3.31:3.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.45:6.76:7.31) (5.86:7.27:7.86))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI20R9L\[67\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.58:13.12:14.19) (10.09:12.51:13.53))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.24:5.26:5.69) (3.89:4.82:5.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.43:19.13:20.69) (16.13:20.00:21.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[29\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.10:41.03:44.38) (35.58:44.11:47.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.95:11.10:12.01) (8.45:10.47:11.33))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:4.01:4.34) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.30:4.09:4.42) (3.07:3.81:4.12))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.88:3.58:3.87) (2.76:3.43:3.70))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.72:12.05:13.03) (10.30:12.77:13.81))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.41:5.47:5.91) (4.16:5.16:5.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.74:17.04:18.43) (14.92:18.49:20.00))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[17\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.10:15.00:16.22) (11.39:14.12:15.27))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/busy\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.59:8.17:8.84) (7.02:8.70:9.41))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIG132\[46\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.89:13.50:14.60) (9.95:12.34:13.35))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.77:4.08) (2.91:3.61:3.90))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.95:27.22:29.44) (21.15:26.23:28.36))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.28:27.63:29.88) (23.62:29.28:31.67))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIORMC76\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.80:15.86:17.16) (11.93:14.80:16.00))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_buffer_0\/init_stage_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.94:4.88:5.28) (4.25:5.27:5.70))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (17.03:21.11:22.83) (16.34:20.26:21.91))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (13.22:16.39:17.72) (12.44:15.42:16.68))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE read_address_traversal_0\/address_n5_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.15:7.63:8.25) (6.67:8.27:8.94))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (7.84:9.72:10.51) (7.32:9.08:9.82))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[43\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:11.49:12.43) (8.77:10.87:11.76))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.67:23.15:25.03) (19.83:24.59:26.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[5\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.57:16.82:18.19) (13.20:16.36:17.70))
     (PORT CLK (6.41:7.94:8.59) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (21.67:26.87:29.06) (22.76:28.21:30.51))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.51:15.51:16.77) (11.64:14.43:15.61))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE read_buffer_0\/init_wait_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:3.14:3.40) (2.46:3.05:3.30))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (3.00:3.71:4.02) (2.79:3.46:3.74))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE memory_controller_0\/read_prev_RNID1Q96)
 (DELAY
  (ABSOLUTE
     (PORT A (11.44:14.19:15.34) (10.76:13.34:14.43))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (2.65:3.29:3.56) (2.80:3.47:3.75))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (12.06:14.95:16.17) (11.45:14.20:15.35))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.45:15.44:16.70) (11.72:14.53:15.72))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[57\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.72:20.73:22.42) (17.85:22.13:23.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.69:8.30:8.97) (6.29:7.79:8.43))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (7.71:9.56:10.34) (7.11:8.81:9.53))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/mag_prev_RNIOUHO6\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (4.36:5.41:5.85) (4.68:5.80:6.28))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/busy_hold\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.50:3.09:3.35) (2.41:2.99:3.23))
     (PORT CLK (6.31:7.82:8.46) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.49:32.85:35.53) (27.78:34.44:37.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.07:26.13:28.26) (19.83:24.59:26.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.88:27.13:29.34) (22.91:28.41:30.72))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE sram_interface_0\/read_counter_RNI71K8\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.62:10.68:11.55) (8.21:10.17:11.00))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.28:10.27:11.11) (7.83:9.71:10.50))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIMR69Q\[56\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.26:12.72:13.76) (9.62:11.92:12.89))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI79UV2\[36\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.61:18.11:19.59) (13.77:17.07:18.46))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.27:17.70:19.14) (15.25:18.90:20.44))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.77:4.08) (2.91:3.61:3.90))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (17.69:21.93:23.72) (16.87:20.92:22.63))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.50:13.02:14.08) (11.20:13.89:15.02))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[9\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.49:40.28:43.57) (34.73:43.06:46.57))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.31:9.06:9.80) (7.01:8.69:9.40))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.93:3.64:3.93) (2.76:3.42:3.70))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[23\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.22:13.92:15.05) (10.74:13.32:14.41))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.77:8.39:9.08) (6.95:8.62:9.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[65\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.62:18.12:19.60) (15.38:19.07:20.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIPTNC76\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.05:13.70:14.82) (10.41:12.91:13.96))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.96:4.28) (2.98:3.70:4.00))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE memory_controller_0\/schedule_2_RNI8QNNT\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:8.23:8.90) (6.55:8.12:8.78))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.44:4.26:4.61) (3.21:3.98:4.30))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.40:7.93:8.58) (6.50:8.06:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.52:25.44:27.52) (21.77:27.00:29.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[51\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.33:20.25:21.90) (17.17:21.29:23.02))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[38\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.91:4.85:5.25) (3.60:4.46:4.83))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.64:11.95:12.93) (10.14:12.57:13.59))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[34\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.49:15.49:16.75) (13.21:16.38:17.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.40:4.21:4.56) (3.18:3.94:4.26))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.49:14.25:15.41) (10.75:13.33:14.42))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.89:11.02:11.92) (9.41:11.66:12.62))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE read_address_traversal_0\/address_n2_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.65:5.76:6.23) (4.31:5.34:5.77))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (7.28:9.02:9.76) (6.64:8.23:8.90))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[61\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.31:27.66:29.92) (24.18:29.97:32.42))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_2_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (9.86:12.23:13.23) (9.38:11.63:12.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.15:3.90:4.22) (3.39:4.21:4.55))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/counter_RNITBM91\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:3.99:4.31) (2.98:3.70:4.00))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.54:5.70:6.37) (4.07:5.11:5.72))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.77:5.99:6.69) (4.34:5.45:6.09))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (4.70:5.83:6.30) (4.41:5.47:5.91))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.37:9.14:9.89) (6.83:8.46:9.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIVURV2\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.81:12.17:13.16) (9.44:11.71:12.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.93:14.79:15.99) (11.37:14.09:15.24))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.70:8.31:8.99) (7.03:8.72:9.43))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNI0364\[47\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.86:18.42:19.92) (13.88:17.21:18.61))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.43:3.02:3.26) (2.35:2.91:3.15))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.89:13.51:14.61) (10.43:12.93:13.98))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.85:13.46:14.55) (11.61:14.39:15.56))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE sram_interface_0\/write_counter_RNIAMJ92\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:4.01:4.34) (3.00:3.72:4.02))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (8.22:10.19:11.03) (7.85:9.73:10.52))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE memory_controller_0\/schedule_1_RNIVR7F\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.47:9.26:10.02) (6.91:8.56:9.26))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (6.89:8.54:9.23) (6.50:8.06:8.72))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (3.37:4.18:4.52) (3.14:3.89:4.21))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.69:8.30:8.97) (6.75:8.37:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.61:30.51:32.99) (26.69:33.09:35.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (12.14:15.05:16.28) (11.35:14.08:15.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.32:2.88:3.11) (2.26:2.80:3.03))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_18)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.21:4.55) (3.66:4.54:4.91))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.66:4.54:4.91) (3.92:4.86:5.26))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE read_buffer_0\/init_wait_RNO_1\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.65:5.77:6.24) (4.26:5.28:5.71))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.54:9.35:10.11) (7.93:9.83:10.63))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[3\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.53:10.57:11.43) (7.92:9.82:10.62))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[11\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.48:3.07:3.32) (2.39:2.96:3.21))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.80:12.15:13.14) (9.27:11.50:12.44))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.32:12.79:13.83) (9.72:12.05:13.03))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (7.73:9.59:10.37) (7.33:9.08:9.82))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[32\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.00:12.39:13.40) (10.98:13.61:14.72))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.22:15.16:16.39) (11.43:14.17:15.33))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[37\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.55:37.88:40.97) (32.67:40.51:43.81))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A0_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (19.95:24.74:26.75) (19.33:23.96:25.92))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIBU9R\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.91:4.85:5.25) (3.64:4.51:4.88))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[45\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.55:16.80:18.17) (12.97:16.08:17.39))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.04:22.36:24.19) (19.36:24.00:25.96))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.96:11.11:12.01) (9.14:11.33:12.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI0BS1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.17:2.70:2.92))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.64:4.52:4.88) (3.39:4.20:4.54))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A0_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "OR3C")
 (INSTANCE read_address_traversal_0\/address_n12_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (8.11:10.05:10.87) (7.70:9.55:10.32))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (10.88:13.49:14.59) (10.32:12.80:13.84))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (6.20:7.69:8.31) (5.79:7.18:7.77))
     (IOPATH C Y (4.07:5.11:5.72) (4.23:5.31:5.93))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/num_cycles\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.50:25.42:27.49) (21.33:26.44:28.60))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m27)
 (DELAY
  (ABSOLUTE
     (PORT A (11.33:14.05:15.19) (10.63:13.18:14.26))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (12.75:15.81:17.09) (12.04:14.92:16.14))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.03:3.28) (2.36:2.93:3.17))
     (PORT CLK (6.46:8.01:8.66) (6.55:8.12:8.79))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (43.30:53.68:58.05) (46.48:57.62:62.32))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_38)
 (DELAY
  (ABSOLUTE
     (PORT A (5.81:7.20:7.79) (5.52:6.84:7.40))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[41\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.45:3.04:3.29) (2.35:2.91:3.15))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[16\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.32:19.00:20.55) (14.58:18.08:19.55))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.67:15.71:16.99) (13.33:16.53:17.88))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[14\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.91:11.05:11.95) (8.52:10.57:11.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D24_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (27.77:34.43:37.24) (27.06:33.55:36.28))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (27.25:33.79:36.54) (26.27:32.56:35.22))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNICR02\[35\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.23:13.92:15.06) (10.51:13.04:14.10))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A3_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.17:17.56:19.00) (13.37:16.58:17.93))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.83:13.42:14.52) (10.30:12.76:13.80))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.74:10.83:11.72) (8.08:10.01:10.83))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/mag_buffer_RNI6I5N95\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.48:8.04:8.69) (6.36:7.89:8.53))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (16.57:20.54:22.22) (17.69:21.93:23.72))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNIBF003\[47\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.45:11.71:12.67) (9.06:11.24:12.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.60:10.66:11.53) (9.07:11.25:12.17))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_4)
 (DELAY
  (ABSOLUTE
     (PORT A (29.78:36.92:39.93) (31.59:39.17:42.36))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (28.47:35.29:38.17) (29.51:36.59:39.57))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE read_address_traversal_0\/address_n11_0)
 (DELAY
  (ABSOLUTE
     (PORT A (9.31:11.54:12.48) (8.79:10.90:11.79))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (11.66:14.45:15.63) (10.90:13.51:14.61))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.74:3.39:3.67) (2.59:3.21:3.47))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_buffer_0\/read_cmd_RNI11Q4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:3.99:4.31) (2.98:3.70:4.00))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:3.29:3.56) (2.83:3.51:3.79))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (7.76:9.62:10.41) (8.30:10.29:11.13))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.58:8.16:8.82))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (11.27:13.98:15.11) (11.78:14.61:15.80))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIN54QN4\[46\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.46:12.97:14.03) (9.95:12.34:13.34))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.26:9.00:9.73) (7.68:9.52:10.30))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE memory_controller_0\/schedule_RNIUOFJP\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.93:7.50) (5.38:6.67:7.21))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[41\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.61:6.95:7.52) (5.50:6.82:7.37))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.68:23.16:25.04) (17.96:22.27:24.09))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.44:12.95:14.00) (10.90:13.51:14.61))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[18\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (10.77:13.35:14.44) (10.14:12.57:13.59))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.16:32.44:35.08) (27.71:34.36:37.16))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE read_buffer_0\/read_cmd_RNO_3)
 (DELAY
  (ABSOLUTE
     (PORT A (4.15:5.15:5.57) (3.83:4.75:5.13))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (19.83:24.58:26.59) (18.71:23.20:25.09))
     (IOPATH B Y (3.63:4.56:5.10) (3.72:4.67:5.22))
     (PORT S (3.67:4.55:4.92) (3.99:4.94:5.34))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/schedule72_4)
 (DELAY
  (ABSOLUTE
     (PORT A (8.12:10.07:10.89) (7.70:9.55:10.33))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (20.01:24.81:26.83) (18.87:23.39:25.30))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE memory_controller_0\/read_prev_RNI50BN5)
 (DELAY
  (ABSOLUTE
     (PORT A (11.48:14.24:15.40) (10.75:13.33:14.42))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH B Y (3.93:4.93:5.52) (4.30:5.41:6.04))
     (PORT S (6.54:8.11:8.77) (6.17:7.65:8.27))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[4\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.54:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.01:32.25:34.87) (27.14:33.65:36.39))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE read_address_traversal_0\/address\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.55:4.40:4.76) (3.29:4.07:4.41))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.70:3.35:3.62) (2.55:3.17:3.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE read_address_traversal_0\/address_n14_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.62) (2.55:3.17:3.43))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.83:3.51:3.79) (2.67:3.31:3.58))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[4\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (37.25:46.18:49.94) (40.00:49.59:53.64))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (13.16:16.31:17.64) (12.65:15.68:16.96))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.47:24.14:26.11) (18.51:22.95:24.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.69:15.73:17.01) (13.39:16.60:17.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.54:13.07:14.13) (9.97:12.36:13.37))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.43:14.18:15.33) (10.64:13.20:14.27))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.77:13.36:14.44) (10.14:12.57:13.60))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D4_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[53\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (20.96:25.98:28.10) (19.87:24.64:26.65))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.08:18.69:20.21) (16.08:19.93:21.56))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[28\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.60:3.90) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.60:10.66:11.53) (8.35:10.35:11.19))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.67:14.46:15.64) (12.27:15.21:16.45))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[67\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.27:7.77:8.41) (6.40:7.94:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.49:16.73:18.09) (14.16:17.55:18.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[57\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.49:40.28:43.56) (34.86:43.22:46.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.67:9.51:10.29) (7.02:8.71:9.42))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[21\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.15:29.95:32.39) (25.62:31.76:34.35))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE memory_controller_0\/address_out_1_sqmuxa_RNI92SP)
 (DELAY
  (ABSOLUTE
     (PORT A (22.95:28.45:30.77) (21.54:26.70:28.88))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (19.50:24.18:26.15) (18.52:22.97:24.84))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (2.26:2.80:3.03) (2.34:2.90:3.14))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[33\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.67:16.95:18.33) (13.05:16.18:17.49))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.55))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.40:11.66:12.61) (9.81:12.17:13.16))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[28\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.85:3.53:3.82) (2.68:3.32:3.59))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.02:26.07:28.19) (22.76:28.22:30.52))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.19) (3.40:4.21:4.55))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.80:3.47:3.75) (2.65:3.29:3.56))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI4933D5\[77\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.95:12.34:13.34) (9.53:11.82:12.78))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.89:14.74:15.94) (12.85:15.93:17.23))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.59:13.13:14.20) (10.02:12.42:13.43))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.07:12.49:13.51) (9.45:11.72:12.67))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (9.27:11.49:12.43) (8.83:10.95:11.84))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.25:2.79:3.02) (2.17:2.70:2.92))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.07:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (18.45:22.87:24.73) (19.42:24.08:26.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/geig_buffer_RNI7B003\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.48:16.72:18.08) (14.23:17.65:19.09))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (13.90:17.23:18.63) (13.10:16.25:17.57))
     (IOPATH B Y (3.87:4.86:5.44) (3.51:4.41:4.93))
     (PORT S (12.57:15.58:16.85) (13.37:16.58:17.93))
     (IOPATH S Y (3.05:4.06:4.54) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.27:15.21:16.45) (11.37:14.09:15.24))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[39\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.99:19.82:21.44) (16.88:20.92:22.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[15\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.81:15.88:17.17) (12.03:14.91:16.12))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (7.27:9.02:9.75) (6.68:8.28:8.95))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.55))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.70:15.75:17.03) (13.32:16.51:17.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.95:19.78:21.39) (14.95:18.54:20.05))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.72:12.06:13.04) (10.25:12.71:13.75))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNIEA5SG2\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.22:5.29:5.92) (4.17:5.24:5.86))
     (PORT S (12.96:16.06:17.37) (12.24:15.17:16.41))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_5)
 (DELAY
  (ABSOLUTE
     (PORT A (20.72:25.69:27.78) (21.48:26.63:28.80))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (37.58:46.59:50.39) (39.11:48.49:52.45))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (29.38:36.43:39.40) (31.28:38.79:41.95))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIF74UK\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (23.16:28.71:31.05) (21.96:27.22:29.44))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.58:13.11:14.18) (11.35:14.08:15.22))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[39\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.60:11.90:12.87) (10.13:12.56:13.59))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_9\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.43:19.13:20.69) (14.63:18.14:19.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (24.79:30.73:33.24) (23.47:29.10:31.47))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.81:4.72:5.11) (3.49:4.33:4.69))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE memory_controller_0\/schedule_1_RNIII20R\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT B (11.84:14.68:15.88) (12.58:15.60:16.87))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (11.25:13.95:15.08) (10.48:13.00:14.06))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[21\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNIIG14\[34\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.83:12.19:13.19) (9.48:11.75:12.71))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.78:9.65:10.44) (7.33:9.08:9.82))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (8.48:10.51:11.37) (8.13:10.09:10.91))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIK36V\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.39:9.16:9.91) (7.74:9.59:10.37))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (6.50:8.05:8.71) (6.87:8.52:9.21))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[33\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (7.04:8.73:9.44) (6.79:8.41:9.10))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.10:15.00:16.22) (12.78:15.85:17.14))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D0_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (6.75:8.37:9.05) (6.27:7.77:8.41))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.47:11.75:12.70) (9.27:11.49:12.42))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.58:4.43:4.80) (3.95:4.90:5.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[69\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.39:15.37:16.62) (13.22:16.39:17.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_41)
 (DELAY
  (ABSOLUTE
     (PORT A (8.48:10.51:11.36) (8.07:10.00:10.82))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.91:4.85:5.24) (3.61:4.48:4.85))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.42:5.47:5.92) (4.13:5.12:5.53))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (16.00:19.83:21.45) (15.55:19.28:20.85))
     (PORT CLK (6.41:7.94:8.59) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (23.70:29.38:31.78) (25.03:31.03:33.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET)
 (DELAY
  (ABSOLUTE
     (PORT A (35.58:44.11:47.71) (37.64:46.67:50.47))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (21.12:26.19:28.32) (22.12:27.43:29.66))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.40:19.09:20.65) (14.44:17.90:19.36))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (24.60:30.49:32.98) (25.77:31.95:34.55))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[7\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.29:7.80:8.44) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (39.32:48.75:52.73) (42.24:52.37:56.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIG4BR\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.24) (2.34:2.90:3.14))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (22.28:27.62:29.87) (20.93:25.95:28.06))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/mag_prev_RNI9H7IO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.49:17.96:19.42) (15.33:19.01:20.56))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (7.47:9.26:10.01) (7.25:8.99:9.72))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[73\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.84:32.04:34.65) (27.41:33.98:36.75))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/cmd_out\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.86:7.27:7.86) (6.28:7.78:8.42))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (11.16:13.83:14.96) (10.73:13.31:14.39))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.21:17.61:19.05) (15.17:18.81:20.35))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_A11_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (14.34:17.78:19.23) (13.51:16.75:18.11))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.97:11.12:12.02) (8.50:10.53:11.39))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.78:27.01:29.21) (22.91:28.41:30.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[20\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.92:6.40) (4.51:5.59:6.05))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (11.96:14.83:16.04) (11.46:14.21:15.36))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.50:24.18:26.15) (20.62:25.57:27.65))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D15_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH B Y (4.22:5.29:5.92) (4.17:5.24:5.86))
     (PORT S (15.75:19.52:21.12) (14.86:18.42:19.92))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:4.25:4.59) (3.20:3.97:4.29))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.52:11.81:12.77) (9.12:11.30:12.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.53:19.26:20.83) (16.58:20.55:22.23))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE memory_controller_0\/data_buffer\[34\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.86:8.50:9.20) (6.90:8.56:9.26))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (19.82:24.58:26.58) (20.94:25.96:28.07))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_SRBS3_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (33.35:41.35:44.72) (34.23:42.44:45.90))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/min_counter_RNIC07K\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.86:9.74:10.54) (7.22:8.95:9.68))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (4.07:5.05:5.46) (3.76:4.66:5.04))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[59\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.96:18.55:20.06) (14.01:17.37:18.79))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[39\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:4.24:4.58) (3.18:3.95:4.27))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.74:10.84:11.72) (8.28:10.26:11.10))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.93:16.04:17.34) (13.79:17.10:18.49))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/write_count_RNI7DS0Q_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.63:13.18:14.25) (11.35:14.08:15.22))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (11.20:13.89:15.02) (10.58:13.11:14.18))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (11.11:13.78:14.90) (10.61:13.15:14.23))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[43\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.65:25.60:27.68) (22.25:27.58:29.83))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2_2\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.66:21.89:23.68) (18.58:23.04:24.92))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (8.23:10.21:11.04) (8.77:10.88:11.77))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE write_address_traversal_0\/address_m6_0_a2_4)
 (DELAY
  (ABSOLUTE
     (PORT A (2.75:3.41:3.69) (2.63:3.26:3.53))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (5.14:6.37:6.89) (4.83:5.99:6.48))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.29:7.80:8.43) (5.87:7.28:7.87))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[8\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.45:7.99:8.64) (6.54:8.11:8.77))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.68:34.32:37.11) (29.23:36.24:39.19))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO_1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.91:4.85:5.24) (3.60:4.47:4.83))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.25:8.98:9.72) (7.66:9.50:10.27))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.64:8.23:8.91))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.19:26.27:28.41) (22.82:28.30:30.60))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:3.13:3.39) (2.69:3.34:3.61))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (9.96:12.35:13.35) (9.26:11.48:12.41))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (9.12:11.31:12.23) (8.43:10.46:11.31))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.83:10.94:11.83) (8.36:10.37:11.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.49:15.49:16.75) (13.37:16.58:17.93))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNIAUAR\[20\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (14.98:18.57:20.09) (14.29:17.72:19.16))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[79\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (14.91:18.49:20.00) (13.83:17.15:18.55))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[15\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.91:8.56) (6.49:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.01:26.04:28.17) (22.60:28.01:30.30))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D9_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (14.54:18.03:19.50) (13.83:17.15:18.54))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (15.45:19.15:20.71) (14.79:18.34:19.83))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE memory_controller_0\/write_count_RNI7DS0Q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.37:10.38:11.22) (8.86:10.98:11.88))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (11.80:14.63:15.82) (11.02:13.66:14.78))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (9.38:11.63:12.58) (9.20:11.41:12.34))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIBQIK1\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.86:5.26) (3.64:4.51:4.88))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE geig_data_handling_0\/min_counter_RNI97AU\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.15:4.48) (3.10:3.84:4.15))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (12.68:15.73:17.01) (11.82:14.65:15.85))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (4.42:5.47:5.92) (4.05:5.02:5.43))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[21\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.96:3.68:3.97) (2.81:3.48:3.76))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.64:21.87:23.66) (18.82:23.33:25.23))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[60\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.36:37.64:40.70) (32.92:40.81:44.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/address_out\[14\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (26.43:32.77:35.45) (27.98:34.69:37.51))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[37\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.59:11.89:12.86) (9.10:11.28:12.20))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIS18Q2_4\[24\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.27:17.70:19.14) (15.01:18.60:20.12))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (6.84:8.48:9.17) (7.08:8.78:9.50))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/weVAL_0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.83:3.50:3.79) (2.67:3.31:3.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.64:15.67:16.95) (13.48:16.71:18.07))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[6\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.40:19.09:20.65) (14.44:17.90:19.36))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (21.57:26.75:28.93) (22.60:28.02:30.30))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.84:3.53:3.81) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.48:11.76:12.72) (8.96:11.11:12.02))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_A9_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (9.61:12.59:15.28) (13.31:17.19:20.43))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (9.61:23.24:27.62) (12.95:25.69:30.54))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[66\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.84:3.52:3.80))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (16.51:20.46:22.13) (15.73:19.50:21.09))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[22\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.81:14.64:15.83) (11.26:13.95:15.09))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/data_buffer_RNIBAKRG2\[53\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (2.30:2.85:3.08) (2.37:2.94:3.18))
     (IOPATH B Y (4.17:5.24:5.86) (4.22:5.29:5.92))
     (PORT S (12.92:16.01:17.32) (12.03:14.92:16.13))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI8H8C76\[61\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.08:8.77:9.49) (6.77:8.40:9.08))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.58:8.16:8.82) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.56:25.49:27.57) (21.66:26.86:29.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m35)
 (DELAY
  (ABSOLUTE
     (PORT A (12.39:15.37:16.62) (11.55:14.32:15.49))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.44:12.95:14.00) (10.16:12.60:13.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[38\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.89:8.54:9.24) (6.38:7.91:8.55))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (29.07:36.04:38.98) (31.23:38.72:41.88))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[63\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.85:3.53:3.82) (2.67:3.31:3.58))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.55:13.08:14.15) (11.29:13.99:15.13))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (4.38:5.43:5.87) (4.13:5.12:5.53))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (5.40:6.70:7.24) (5.27:6.53:7.06))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/clk_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (11.56:14.34:15.51) (10.86:13.47:14.56))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (8.60:10.66:11.53) (8.18:10.14:10.97))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH C Y (3.09:4.19:4.68) (2.89:4.17:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (11.67:14.47:15.65) (11.38:14.11:15.26))
     (PORT CLK (6.28:7.79:8.43) (6.40:7.94:8.58))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (14.77:18.32:19.81) (15.59:19.33:20.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE memory_controller_0\/write_count_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (10.05:12.47:13.48) (9.53:11.82:12.78))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/mag_prev_RNI9H7IO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.41:10.42:11.27) (7.76:9.62:10.40))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.69:12.02:13.00) (10.15:12.58:13.61))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[42\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.39:4.20:4.55) (3.15:3.90:4.22))
     (PORT CLK (6.35:7.88:8.52) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (31.04:38.49:41.62) (33.37:41.37:44.74))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE write_address_traversal_0\/address_m6_0_a2_5)
 (DELAY
  (ABSOLUTE
     (PORT A (11.05:13.70:14.82) (10.28:12.74:13.78))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (9.84:12.20:13.19) (9.39:11.64:12.58))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.73:10.82:11.70) (9.13:11.32:12.25))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_address_traversal_0\/address\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.27:7.77:8.40) (6.40:7.94:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.96:13.59:14.70) (11.36:14.09:15.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (6.95:8.62:9.32) (6.33:7.85:8.49))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (7.19:8.91:9.64) (6.78:8.41:9.09))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[62\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.79:18.34:19.83) (15.48:19.19:20.75))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[23\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.30:21.45:23.20) (16.60:20.59:22.27))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[10\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (14.99:18.58:20.10) (14.57:18.06:19.53))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.53:26.70:28.87) (20.61:25.55:27.64))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.41:12.91:13.96) (10.98:13.61:14.72))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.60:8.19:8.85) (6.68:8.28:8.96))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (23.61:29.28:31.66) (25.50:31.61:34.19))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[37\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.00:9.92:10.73) (8.39:10.40:11.25))
     (IOPATH B Y (4.22:5.29:5.92) (4.17:5.24:5.86))
     (PORT S (11.34:14.07:15.21) (10.68:13.24:14.32))
     (IOPATH S Y (2.33:3.83:4.28) (2.37:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (4.87:6.04:6.54) (4.39:5.44:5.88))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (4.31:5.34:5.77) (3.94:4.89:5.28))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_prev\[43\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.48:4.32:4.67) (3.26:4.04:4.37))
     (PORT CLK (6.44:7.99:8.64) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.06:31.07:33.60) (27.03:33.51:36.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_buffer_0\/read_cmd_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.76:4.66:5.04) (4.08:5.06:5.47))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (17.65:21.88:23.66) (16.89:20.94:22.65))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (11.93:14.79:15.99) (11.20:13.89:15.02))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE D1_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[22\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.57:8.15:8.81) (6.66:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.54:16.78:18.15) (14.26:17.67:19.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/mag_prev_RNIMSJM1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:8.09:8.75) (6.41:7.95:8.60))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[23\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.49:25.41:27.48) (19.26:23.88:25.83))
     (PORT CLK (6.65:8.24:8.91) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (3.80:4.71:5.10) (4.09:5.07:5.49))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.58:8.16:8.82) (6.66:8.26:8.93))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.96:17.30:18.71) (14.48:17.95:19.42))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/read_cmd\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.44:7.99:8.64) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.88:22.17:23.97) (18.85:23.38:25.28))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNILEDA3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.33:12.80:13.85) (9.77:12.11:13.10))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (18.34:22.74:24.59) (17.27:21.41:23.15))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.39:15.36:16.61) (13.15:16.30:17.63))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_2\[23\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.76:3.42:3.70))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (5.73:7.11:7.69) (5.60:6.95:7.51))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[57\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.69:18.21:19.70) (13.56:16.82:18.19))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[29\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.83:15.91:17.20) (12.27:15.21:16.45))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.40:7.93:8.58) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.25:20.15:21.79) (17.43:21.61:23.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[31\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (12.43:15.41:16.66) (11.80:14.63:15.83))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI6913D5\[69\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (15.08:18.70:20.22) (14.38:17.83:19.28))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.70:12.03:13.01) (10.32:12.79:13.83))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_out\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.32:21.48:23.23) (18.27:22.65:24.49))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE geig_data_handling_0\/un2_min_counter_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.91:6.39) (4.29:5.31:5.75))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.98:9.89:10.70) (7.47:9.26:10.01))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.41:5.46:5.91) (4.04:5.01:5.41))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/address\[5\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (13.53:16.78:18.14) (12.96:16.06:17.37))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (21.25:26.35:28.50) (20.34:25.22:27.28))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.48:16.72:18.08) (14.31:17.74:19.19))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[24\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.62:8.21:8.88) (6.70:8.31:8.98))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.38:20.30:21.96) (17.68:21.91:23.70))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNIEN6F\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.78:4.69:5.07) (3.47:4.31:4.66))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.91:4.85:5.25) (3.65:4.52:4.89))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.32:4.11:4.45) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_9)
 (DELAY
  (ABSOLUTE
     (PORT A (28.06:34.79:37.63) (29.75:36.88:39.89))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (32.19:39.91:43.17) (33.52:41.55:44.94))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE read_buffer_0\/init_wait\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.49:8.04:8.70) (6.59:8.17:8.83))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.65:19.40:20.98) (16.51:20.47:22.14))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[29\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.70:20.71:22.40) (15.49:19.21:20.77))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.60:21.83:23.60) (18.97:23.52:25.44))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[26\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.16:29.95:32.40) (25.44:31.55:34.12))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.51:8.08:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (17.14:21.25:22.98) (18.23:22.61:24.45))
     (IOPATH PRE Q (2.01:2.52:2.82) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE memory_controller_0\/mag_buffer_RNI3B9OC5\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.10:12.52:13.54) (9.53:11.82:12.78))
     (IOPATH A Y (3.67:4.62:5.16) (3.61:4.53:5.07))
     (PORT B (14.56:18.05:19.52) (13.58:16.84:18.22))
     (IOPATH B Y (3.51:4.41:4.93) (3.87:4.86:5.44))
     (PORT S (15.11:18.74:20.26) (16.28:20.18:21.83))
     (IOPATH S Y (3.05:4.06:4.54) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[26\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.46:11.73:12.69) (8.89:11.03:11.92))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.19) (3.40:4.21:4.55))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.13:10.07:10.90) (7.42:9.20:9.95))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[9\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.19:3.45) (2.47:3.07:3.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.17:7.65:8.27) (5.98:7.41:8.02))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.57:11.86:12.83) (10.30:12.77:13.81))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[51\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.89:17.23:18.63) (13.41:16.63:17.99))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.39:24.04:26.00) (20.40:25.30:27.36))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[19\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.67:13.23:14.31) (10.16:12.60:13.63))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (27.03:33.51:36.24) (28.59:35.44:38.33))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D30_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (11.49:14.24:15.40) (10.87:13.48:14.58))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (14.46:17.93:19.39) (13.91:17.25:18.65))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.71:12.04:13.02) (9.30:11.53:12.47))
     (PORT CLK (6.29:7.80:8.44) (6.42:7.95:8.60))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.55:13.08:14.15) (11.12:13.79:14.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO_0\[22\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE sram_interface_0\/read_counter_RNIBB101\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (5.72:7.18:8.03) (4.14:5.20:5.81))
     (PORT B (9.31:11.55:12.49) (8.89:11.02:11.92))
     (IOPATH B Y (6.25:7.84:8.77) (4.65:5.84:6.52))
     (PORT C (6.71:8.32:9.00) (6.17:7.65:8.27))
     (IOPATH C Y (3.33:4.19:4.68) (3.09:3.88:4.34))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE write_address_traversal_0\/address_n6_0_o2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:4.05:4.38) (2.97:3.68:3.98))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (7.78:9.65:10.44) (7.20:8.93:9.66))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (7.00:8.68:9.39) (7.38:9.15:9.90))
     (IOPATH C Y (4.07:5.11:5.72) (4.23:5.31:5.93))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.55:4.40:4.76) (3.30:4.09:4.42))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (5.33:6.61:7.15) (4.94:6.12:6.62))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (8.13:10.08:10.90) (7.73:9.58:10.36))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIP3T3D5\[47\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.17:16.33:17.66) (12.44:15.43:16.69))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.77:13.35:14.44) (9.73:12.06:13.04))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.37:7.89:8.54) (6.92:8.59:9.28))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (8.99:11.15:12.06) (8.52:10.56:11.43))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (7.85:9.73:10.52) (7.24:8.98:9.71))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE timestamp_0\/TIMESTAMP_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.68:13.24:14.32) (10.00:12.39:13.40))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (5.95:7.38:7.98) (5.54:6.86:7.42))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_CE_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.69:3.33:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.39:7.92:8.56) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.45:16.68:18.04) (14.31:17.75:19.19))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/busy_hold_RNID9BDU_1)
 (DELAY
  (ABSOLUTE
     (PORT A (29.86:37.03:40.04) (27.85:34.53:37.34))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (9.20:11.40:12.33) (9.68:12.01:12.98))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (13.33:16.53:17.87) (12.54:15.54:16.81))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_SRBS3_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[4\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.31:7.82:8.45) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (36.95:45.81:49.54) (39.66:49.17:53.18))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[19\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.49:11.76:12.72) (9.15:11.35:12.27))
     (PORT CLK (6.80:8.43:9.12) (6.84:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.45:16.68:18.04) (14.85:18.42:19.92))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI47MC76\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.49:11.77:12.73) (9.02:11.19:12.10))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/geig_counts\[12\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.47:8.03:8.68) (6.57:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.25:17.67:19.11) (15.09:18.71:20.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/geig_buffer_RNIFT3QN4\[42\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.03:9.95:10.76) (7.42:9.20:9.94))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.89:13.50:14.60) (11.57:14.35:15.51))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNI3CB176\[39\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.26:12.72:13.76) (9.72:12.04:13.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (6.55:8.12:8.78) (6.16:7.64:8.26))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.70:9.55:10.32) (7.22:8.96:9.69))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.25:10.23:11.07) (7.81:9.68:10.47))
     (PORT CLK (6.63:8.22:8.89) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.66:25.61:27.70) (21.86:27.10:29.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/mag_prev_RNID2CR\[26\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (16.82:20.86:22.56) (16.01:19.85:21.47))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE write_address_traversal_0\/address_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.32:4.12:4.45) (3.10:3.84:4.16))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE read_buffer_0\/init_wait_RNIDRQH\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.94:4.88:5.28) (4.25:5.27:5.70))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (4.30:5.33:5.77) (4.02:4.99:5.39))
     (IOPATH B Y (5.73:7.19:8.04) (4.14:5.20:5.81))
     (PORT C (11.47:14.22:15.38) (10.74:13.32:14.40))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_address_traversal_0\/address_m6_0_a2_6)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:10.28:11.12) (7.93:9.83:10.63))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (8.39:10.40:11.25) (7.92:9.83:10.63))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.60:9.42:10.19) (6.96:8.63:9.33))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE memory_controller_0\/schedule_1_RNI8MNUT\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (7.85:9.73:10.52) (7.52:9.32:10.08))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_prev\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.92:4.86:5.26) (3.59:4.45:4.81))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.35:12.84:13.88) (10.86:13.46:14.56))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI57UV2\[35\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (5.10:6.32:6.83) (4.85:6.02:6.51))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.17:17.56:18.99) (15.12:18.74:20.27))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/dout\[10\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (35.69:44.26:47.86) (38.62:47.88:51.78))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (22.36:27.73:29.99) (21.49:26.64:28.81))
     (PORT CLK (6.41:7.94:8.59) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (19.24:23.86:25.80) (20.29:25.16:27.21))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m23)
 (DELAY
  (ABSOLUTE
     (PORT A (8.85:10.97:11.86) (8.38:10.39:11.24))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (10.96:13.58:14.69) (10.42:12.91:13.97))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[21\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.49:4.33:4.68) (3.24:4.02:4.34))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (31.69:39.29:42.49) (33.63:41.69:45.09))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_out\[4\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.74:3.39:3.67) (2.89:3.58:3.87))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.85:10.98:11.87) (9.38:11.63:12.58))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNI6N22\[41\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.38:14.11:15.26) (10.79:13.38:14.47))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[30\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.65:10.72:11.60) (8.17:10.13:10.95))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.17:11.37:12.30) (8.71:10.80:11.69))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (23.09:28.63:30.96) (24.12:29.90:32.34))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[57\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.55:8.12:8.78) (6.63:8.22:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (18.78:23.28:25.18) (20.06:24.88:26.90))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[6\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.70:8.30:8.98) (6.76:8.38:9.06))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.86:25.86:27.97) (21.89:27.14:29.35))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE memory_controller_0\/m21)
 (DELAY
  (ABSOLUTE
     (PORT A (14.49:17.96:19.42) (13.41:16.63:17.98))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (14.40:17.86:19.31) (13.56:16.81:18.18))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_10)
 (DELAY
  (ABSOLUTE
     (PORT A (6.29:7.80:8.44) (6.56:8.13:8.79))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (7.85:9.73:10.52) (8.23:10.20:11.03))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[51\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.98:14.85:16.06) (11.30:14.01:15.15))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[77\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.67:8.26:8.94) (7.19:8.91:9.64))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.86:6.03:6.52) (4.56:5.65:6.11))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.80:9.67:10.45) (8.21:10.18:11.01))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIR48DD5\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.36:14.08:15.23) (10.68:13.24:14.32))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.61:13.16:14.23) (10.16:12.59:13.62))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.56:11.85:12.82) (10.12:12.55:13.57))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[18\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.10:26.16:28.29) (22.45:27.84:30.10))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/dout\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.84:3.53:3.81) (2.68:3.32:3.59))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (19.61:24.31:26.29) (20.83:25.83:27.93))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_2_RNIOMCOV5\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[79\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (26.05:32.30:34.93) (24.57:30.47:32.95))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (22.64:28.07:30.35) (23.84:29.56:31.97))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN0C0")
 (INSTANCE sram_interface_0\/address\[11\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (15.42:19.12:20.68) (14.83:18.39:19.89))
     (PORT CLK (6.46:8.01:8.66) (6.55:8.12:8.79))
     (IOPATH CLK Q (3.34:4.20:4.70) (4.15:5.21:5.83))
     (PORT CLR (19.07:23.64:25.56) (20.35:25.22:27.28))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (negedge CLK) (4.52:5.68:6.35))
     (SETUP (negedge D) (negedge CLK) (4.52:5.68:6.35))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (negedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (negedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[17\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.56:3.85) (2.73:3.38:3.66))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.41:4.23:4.57) (3.18:3.95:4.27))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (28.08:34.81:37.65) (29.41:36.47:39.44))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE sram_interface_0\/we_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:4.00:4.33) (3.00:3.72:4.02))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (8.66:10.74:11.61) (8.24:10.22:11.05))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[47\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.56:19.30:20.87) (16.60:20.58:22.26))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE geig_data_handling_0\/geig_counts_RNI2B6F\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.75:4.65:5.03) (3.47:4.30:4.65))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.91:4.85:5.24) (3.60:4.47:4.83))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.34:4.14:4.47) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE read_address_traversal_0\/address_n2_0_o2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (3.27:4.10:4.59) (3.10:3.89:4.35))
     (PORT B (2.84:3.52:3.81) (2.69:3.34:3.61))
     (IOPATH B Y (3.98:5.00:5.59) (3.28:4.12:4.60))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[4\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.93:22.23:24.05) (16.74:20.76:22.45))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data\[41\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.87:14.71:15.91) (11.41:14.15:15.30))
     (PORT CLK (6.37:7.90:8.54) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.44:12.94:13.99) (11.22:13.91:15.05))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE write_address_traversal_0\/address\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.94:8.61:9.31) (6.38:7.91:8.55))
     (PORT CLK (6.39:7.92:8.56) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.95:24.74:26.75) (21.13:26.19:28.33))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNIC6V02\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:3.16:3.41) (2.71:3.36:3.63))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/schedule_1_RNIGLHAJ4_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.10:16.24:17.56) (13.76:17.06:18.45))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (17.91:22.21:24.02) (16.90:20.96:22.67))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sram_test_sim_0\/mag_data_1\[29\])
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.55))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.97:24.76:26.77) (21.14:26.21:28.35))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.55:3.84) (2.73:3.39:3.67))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.87:3.55:3.84) (2.72:3.37:3.64))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/num_cycles\[0\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.49:5.56:6.02) (4.12:5.10:5.52))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.85:4.78:5.17) (3.53:4.38:4.74))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.83:8.46:9.15) (6.57:8.15:8.81))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE memory_controller_0\/geig_prev_RNIGRS1\[19\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.38:4.19:4.53) (3.16:3.92:4.24))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[16\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.75:8.37:9.05) (6.80:8.43:9.12))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.12:21.23:22.95) (18.26:22.64:24.49))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[45\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.27:10.25:11.09) (7.85:9.74:10.53))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.36:11.60:12.54) (9.92:12.30:13.31))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_SRBS2_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (32.57:40.39:43.68) (33.43:41.45:44.82))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer\[55\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (19.06:23.64:25.56) (18.28:22.66:24.51))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.30:18.97:20.51) (16.18:20.06:21.69))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE write_address_traversal_0\/address\[13\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.83:4.74:5.13) (3.52:4.36:4.72))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (4.54:5.63:6.09) (4.21:5.22:5.64))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.89:8.54:9.23) (6.53:8.09:8.75))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE timestamp_0\/TIMESTAMP\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.83:8.47:9.16) (6.87:8.52:9.22))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.81:27.03:29.24) (23.23:28.80:31.15))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[50\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.83:3.50:3.79))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (11.41:14.15:15.30) (10.80:13.39:14.48))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter_RNIHQFF\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.55:3.16:3.41))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[12\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (16.81:20.85:22.54) (15.82:19.61:21.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.96:13.59:14.70) (11.70:14.50:15.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (7.64:9.47:10.24) (7.15:8.87:9.59))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (5.00:6.20:6.70) (5.38:6.68:7.22))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (5.27:6.54:7.07) (4.85:6.02:6.51))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[2\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.81) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (17.12:21.22:22.95) (16.05:19.90:21.52))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[70\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.84:3.52:3.80))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (14.67:18.19:19.67) (14.10:17.48:18.90))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI0AS3D5\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.06:17.43:18.85) (12.97:16.08:17.39))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (8.66:10.73:11.61) (8.30:10.29:11.13))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.83:10.95:11.84) (9.43:11.69:12.64))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/mag_buffer\[73\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.81:8.44:9.13) (6.85:8.49:9.18))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.98:24.77:26.79) (21.08:26.14:28.27))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D14_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (15.65:19.40:20.98) (14.96:18.55:20.06))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (11.16:13.84:14.97) (10.80:13.39:14.48))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE read_address_traversal_0\/address_n1_0_x2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.00:7.44:8.05) (5.55:6.88:7.44))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (4.58:5.68:6.14) (4.30:5.33:5.76))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIER0D76\[30\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.16:8.88:9.60) (6.64:8.23:8.90))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.92:13.54:14.64) (10.33:12.81:13.85))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[61\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.93) (2.78:3.45:3.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.71:13.28:14.36) (10.27:12.74:13.77))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (11.96:14.83:16.04) (12.36:15.32:16.57))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE memory_controller_0\/geig_prev_RNI8TV6\[44\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.79:12.13:13.12) (9.27:11.49:12.43))
     (IOPATH A Y (3.29:4.73:5.28) (3.82:5.00:5.59))
     (PORT B (2.43:3.02:3.26) (2.35:2.91:3.15))
     (IOPATH B Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT C (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH C Y (2.18:2.74:3.07) (3.11:3.91:4.37))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIN3F176\[45\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (10.97:13.60:14.71) (10.26:12.72:13.76))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SRAM_D8_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/schedule_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.40:7.93:8.58) (6.50:8.06:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.79:15.85:17.15) (13.65:16.93:18.31))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[0\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.62:8.21:8.88) (6.69:8.29:8.97))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.41:16.62:17.98) (14.20:17.60:19.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE read_buffer_0\/init_wait_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.98:12.37:13.38) (9.44:11.71:12.66))
     (IOPATH A Y (4.22:5.29:5.92) (4.07:5.11:5.72))
     (PORT B (3.20:3.97:4.29) (3.39:4.20:4.54))
     (IOPATH B Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT C (4.41:5.47:5.91) (4.08:5.06:5.47))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[35\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.64:8.24:8.91) (6.71:8.32:9.00))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (15.45:19.15:20.71) (16.56:20.53:22.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_2_RNI5L8E\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.51:3.80) (2.69:3.33:3.61))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.81:3.48:3.76) (2.65:3.29:3.56))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (13.56:16.81:18.18) (12.57:15.58:16.85))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/schedule_2_RNI2KBF\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.89:3.58:3.87) (2.74:3.39:3.67))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.50:9.30:10.06) (7.03:8.71:9.42))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1_0_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.67:3.31:3.58) (2.83:3.50:3.79))
     (PORT CLK (6.33:7.85:8.49) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.50:26.65:28.82) (22.56:27.97:30.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/geig_prev_RNI2KCL\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.15:2.67:2.89) (2.25:2.79:3.02))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (6.31:7.83:8.46) (6.64:8.24:8.91))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SRAM_D1_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (20.79:25.78:27.88) (20.11:24.93:26.96))
     (IOPATH D DOUT (4.14:5.20:5.81) (4.18:5.25:5.87))
     (PORT E (22.40:27.78:30.04) (21.47:26.62:28.79))
     (IOPATH E EOUT (2.97:3.73:4.17) (3.07:3.85:4.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE sram_interface_0\/srbs2_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (15.89:19.70:21.31) (15.44:19.14:20.70))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (3.27:4.10:4.59) (4.10:5.16:5.76))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer\[8\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.92:4.86:5.26) (3.59:4.45:4.81))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.78:10.88:11.77) (9.26:11.48:12.42))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_10HZ_0\/un5_counter_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:7.33:7.93) (5.41:6.71:7.25))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.29:4.08:4.41) (3.08:3.82:4.13))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (9.00:11.15:12.06) (8.48:10.52:11.37))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[52\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.68:3.32:3.59) (2.85:3.53:3.82))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (7.32:9.08:9.82) (6.99:8.67:9.37))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE read_buffer_0\/init_wait_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.79:5.94:6.42) (4.48:5.55:6.00))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (4.38:5.43:5.88) (4.01:4.97:5.37))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (12.32:15.28:16.52) (11.40:14.14:15.29))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE read_buffer_0\/read_cmd4_i_a3_15_13)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.17:2.70:2.92))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.19:3.95:4.27) (2.97:3.69:3.99))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[40\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.38:7.91:8.55) (6.50:8.05:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (20.78:25.76:27.86) (21.80:27.03:29.23))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE memory_controller_0\/data_buffer_RNO\[72\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.85:3.53:3.82))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (15.07:18.68:20.20) (14.01:17.37:18.79))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[13\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.61:8.19:8.86) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.22:21.35:23.09) (18.49:22.93:24.80))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE reset_pulse_0\/RESET_15)
 (DELAY
  (ABSOLUTE
     (PORT A (24.70:30.62:33.11) (26.36:32.68:35.34))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (18.82:23.33:25.23) (19.81:24.56:26.57))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI7AL3D5\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.70:9.54:10.32) (7.38:9.15:9.90))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (13.56:16.81:18.18) (12.87:15.95:17.25))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.03:11.20:12.11) (9.76:12.10:13.09))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[36\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.52:8.09:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (17.76:22.02:23.81) (18.61:23.07:24.95))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer_RNIT36C76\[59\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (14.90:18.48:19.98) (14.13:17.52:18.94))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE read_address_traversal_0\/address_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.45:4.28:4.63) (3.20:3.96:4.29))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_100KHZ_0\/un5_counter_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.34:4.14:4.47) (3.11:3.85:4.17))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE memory_controller_0\/un1_write_count_4_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (10.12:12.55:13.57) (9.61:11.91:12.88))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.27:4.05:4.38) (3.06:3.79:4.10))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE memory_controller_0\/schedule_2_RNIDA28V\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.86:9.75:10.54) (8.23:10.20:11.03))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (12.92:16.02:17.33) (11.82:14.66:15.85))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE memory_controller_0\/schedule_1_RNIRTF93\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.16:10.12:10.95) (8.65:10.73:11.60))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (15.85:19.65:21.25) (14.62:18.13:19.61))
     (IOPATH B Y (4.54:5.70:6.37) (4.07:5.11:5.72))
     (PORT C (9.08:11.26:12.17) (9.65:11.96:12.93))
     (IOPATH C Y (4.22:5.29:5.92) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE memory_controller_0\/schedule72_NE_13)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (2.95:3.70:4.14) (3.33:4.19:4.68))
     (PORT B (2.36:2.93:3.17) (2.45:3.03:3.28))
     (IOPATH B Y (3.85:4.84:5.41) (3.96:4.98:5.56))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.07:5.11:5.72) (4.22:5.29:5.92))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.70:8.31:8.99) (6.77:8.39:9.08))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (8.96:11.11:12.01) (9.14:11.33:12.25))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE timestamp_0\/TIMESTAMP_RNIE8N1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.14:13.81:14.93) (10.12:12.55:13.58))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/data_buffer\[1\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (5.59:6.94:7.50) (5.11:6.33:6.85))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE geig_data_handling_0\/G_DATA_STACK_1\[25\]\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (9.76:12.10:13.09) (9.14:11.33:12.25))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.59:9.41:10.18) (8.01:9.93:10.74))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE geig_data_handling_0\/geig_counts_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.89:4.21) (3.37:4.18:4.52))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (3.34:4.14:4.47) (3.12:3.87:4.18))
     (IOPATH B Y (3.29:4.74:5.30) (3.82:4.99:5.58))
     (PORT C (7.13:8.84:9.56) (7.72:9.57:10.35))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNIKEN9L\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (14.87:18.43:19.93) (14.08:17.45:18.88))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.69:13.25:14.33) (11.48:14.23:15.39))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/geig_buffer_RNI77SV2\[27\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.55:15.56:16.83) (12.04:14.92:16.14))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (3.36:4.17:4.51) (3.14:3.89:4.21))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.77:12.11:13.10) (10.10:12.52:13.55))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE memory_controller_0\/schedule_1_RNIEHI9U_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.97:9.88:10.69) (7.63:9.45:10.23))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (7.00:8.68:9.38) (6.72:8.33:9.01))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (12.27:15.21:16.45) (11.48:14.24:15.40))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/address_out_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.31:10.30:11.14) (7.87:9.75:10.55))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (10.11:12.53:13.55) (9.56:11.86:12.82))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (8.98:11.13:12.04) (8.28:10.26:11.10))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE clock_div_1MHZ_10HZ_0\/counter\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.95:8.62:9.32) (6.39:7.92:8.57))
     (PORT CLK (6.51:8.08:8.73) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.40:16.62:17.97) (14.06:17.43:18.85))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE sram_interface_0\/ce\/U0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.38:6.68:7.22) (5.04:6.24:6.75))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.39:4.21:4.55) (3.70:4.59:4.96))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE memory_controller_0\/mag_buffer_RNI42R9L\[69\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.24:11.45:12.39) (8.78:10.89:11.78))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.23:5.24:5.67) (3.89:4.82:5.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (15.57:19.30:20.87) (16.52:20.48:22.15))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/geig_buffer\[21\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.48:8.03:8.69) (6.56:8.14:8.80))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (30.37:37.65:40.72) (32.66:40.49:43.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE memory_controller_0\/data_buffer\[55\]\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.98:8.63) (6.53:8.09:8.75))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.29:15.23:16.47) (13.19:16.36:17.69))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (RECOVERY (posedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.98:3.43:3.43))
 )
 )
)
