============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  02:44:36 pm
  Module:                 async_fifo
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (16718 ps) Late External Delay Assertion at pin empty
          Group: rd_clk
     Startpoint: (R) sync_wr_ptr_1_reg[0]/CK
          Clock: (R) rd_clk
       Endpoint: (R) empty
          Clock: (R) rd_clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=   17900                  
      Launch Clock:-       0                  
         Data Path:-    1182                  
             Slack:=   16718                  

Exceptions/Constraints:
  output_delay             2000            constraints_top.sdc_line_15 

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  sync_wr_ptr_1_reg[0]/CK              -       -     R     (arrival)     21    -     0     0       0    (-,-) 
  sync_wr_ptr_1_reg[0]/Q               -       CK->Q R     DFFRHQX1       1  0.2    18   230     230    (-,-) 
  g887__5107/Y                         -       A->Y  F     XNOR2X1        1  0.4    28   172     401    (-,-) 
  g886__2398/Y                         -       B->Y  R     XNOR2X1        2  0.4    26   162     563    (-,-) 
  get_cnt_164_25:sub00192_g100__1705/Y -       B->Y  R     OR2X1          2  1.2    38    78     641    (-,-) 
  get_cnt_164_25:sub00192_g97__3680/CO -       A->CO R     ADDFX1         1  0.4    34   199     840    (-,-) 
  get_cnt_164_25:sub00192_g96__6783/Y  -       B->Y  F     XOR2XL         2  0.4    34   139     979    (-,-) 
  g976__8428/Y                         -       B->Y  F     OR3XL          2  0.6    44   168    1147    (-,-) 
  g862/Y                               -       A->Y  R     INVXL          1  0.0    14    35    1182    (-,-) 
  empty                                <<<     -     R     (port)         -    -     -     0    1182    (-,-) 
#-------------------------------------------------------------------------------------------------------------

