Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 20:35:03 2024
| Host         : DESKTOP-1U5LP56 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    64          
TIMING-20  Warning           Non-clocked latch               32          
TIMING-23  Warning           Combinational loop found        64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2657)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7996)
5. checking no_input_delay (5)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (64)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2657)
---------------------------
 There are 2527 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: a0/counter_arr_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: clk_div_inst/clkdiv_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7996)
---------------------------------------------------
 There are 7996 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (64)
----------------------
 There are 64 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8029          inf        0.000                      0                 8029           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8029 Endpoints
Min Delay          8029 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.595ns  (logic 5.909ns (40.488%)  route 8.686ns (59.512%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.151    14.595    g0/score0[0]_i_1_n_0
    SLICE_X5Y57          FDCE                                         r  g0/score0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.595ns  (logic 5.909ns (40.488%)  route 8.686ns (59.512%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.151    14.595    g0/score0[0]_i_1_n_0
    SLICE_X5Y57          FDCE                                         r  g0/score0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.595ns  (logic 5.909ns (40.488%)  route 8.686ns (59.512%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.151    14.595    g0/score0[0]_i_1_n_0
    SLICE_X5Y57          FDCE                                         r  g0/score0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.595ns  (logic 5.909ns (40.488%)  route 8.686ns (59.512%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.151    14.595    g0/score0[0]_i_1_n_0
    SLICE_X5Y57          FDCE                                         r  g0/score0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.509ns  (logic 5.909ns (40.726%)  route 8.600ns (59.274%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.065    14.509    g0/score0[0]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  g0/score0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.509ns  (logic 5.909ns (40.726%)  route 8.600ns (59.274%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.065    14.509    g0/score0[0]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  g0/score0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.509ns  (logic 5.909ns (40.726%)  route 8.600ns (59.274%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.065    14.509    g0/score0[0]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  g0/score0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.509ns  (logic 5.909ns (40.726%)  route 8.600ns (59.274%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          1.065    14.509    g0/score0[0]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  g0/score0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.420ns  (logic 5.909ns (40.978%)  route 8.511ns (59.022%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          0.976    14.420    g0/score0[0]_i_1_n_0
    SLICE_X5Y55          FDCE                                         r  g0/score0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g0/score0_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.420ns  (logic 5.909ns (40.978%)  route 8.511ns (59.022%))
  Logic Levels:           37  (CARRY4=18 FDRE=1 LUT2=16 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  kb/a_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  kb/a_reg/Q
                         net (fo=24, routed)          1.258     1.481    kb/debugled_OBUF[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  kb/miss0_i_26/O
                         net (fo=1, routed)           0.000     1.524    kb/miss0_i_26_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.742 r  kb/miss0_reg_i_18/O[1]
                         net (fo=1, routed)           0.356     2.097    kb/miss0_reg_i_18_n_6
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.123     2.220 r  kb/miss0_i_25/O
                         net (fo=1, routed)           0.000     2.220    kb/g0/key0_cnt[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     2.502 r  kb/miss0_reg_i_18/O[2]
                         net (fo=1, routed)           0.355     2.857    kb/miss0_reg_i_18_n_5
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.122     2.979 r  kb/miss0_i_24/O
                         net (fo=1, routed)           0.000     2.979    kb/g0/key0_cnt[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.157 r  kb/miss0_reg_i_18/O[3]
                         net (fo=1, routed)           0.101     3.258    kb/miss0_reg_i_18_n_4
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.120     3.378 r  kb/miss0_i_23/O
                         net (fo=1, routed)           0.000     3.378    kb/g0/key0_cnt[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.571 r  kb/miss0_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.571    kb/miss0_reg_i_18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.682 r  kb/miss0_reg_i_13/O[0]
                         net (fo=1, routed)           0.459     4.142    kb/miss0_reg_i_13_n_7
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.266 r  kb/miss0_i_22/O
                         net (fo=1, routed)           0.000     4.266    kb/g0/key0_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.484 r  kb/miss0_reg_i_13/O[1]
                         net (fo=2, routed)           0.362     4.846    kb/miss0_reg_i_13_n_6
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.123     4.969 r  kb/miss0_i_21/O
                         net (fo=1, routed)           0.000     4.969    kb/g0/key0_cnt[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.251 r  kb/miss0_reg_i_13/O[2]
                         net (fo=2, routed)           0.362     5.613    kb/miss0_reg_i_13_n_5
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.122     5.735 r  kb/miss0_i_20/O
                         net (fo=1, routed)           0.000     5.735    kb/g0/key0_cnt[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.913 r  kb/miss0_reg_i_13/O[3]
                         net (fo=2, routed)           0.107     6.020    kb/miss0_reg_i_13_n_4
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.120     6.140 r  kb/miss0_i_19/O
                         net (fo=1, routed)           0.000     6.140    kb/g0/key0_cnt[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.333 r  kb/miss0_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.333    kb/miss0_reg_i_13_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.444 r  kb/miss0_reg_i_6/O[0]
                         net (fo=2, routed)           0.108     6.553    kb/miss0_reg_i_6_n_7
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  kb/miss0_i_17/O
                         net (fo=1, routed)           0.000     6.677    kb/g0/key0_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.895 r  kb/miss0_reg_i_6/O[1]
                         net (fo=2, routed)           0.362     7.257    kb/miss0_reg_i_6_n_6
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.123     7.380 r  kb/miss0_i_16/O
                         net (fo=1, routed)           0.000     7.380    kb/g0/key0_cnt[9]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.662 r  kb/miss0_reg_i_6/O[2]
                         net (fo=2, routed)           0.362     8.024    kb/miss0_reg_i_6_n_5
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.122     8.146 r  kb/miss0_i_15/O
                         net (fo=1, routed)           0.000     8.146    kb/g0/key0_cnt[10]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     8.324 r  kb/miss0_reg_i_6/O[3]
                         net (fo=2, routed)           0.107     8.431    kb/miss0_reg_i_6_n_4
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.120     8.551 r  kb/miss0_i_14/O
                         net (fo=1, routed)           0.000     8.551    kb/g0/key0_cnt[11]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.744 r  kb/miss0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.744    kb/miss0_reg_i_6_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.855 r  kb/miss0_reg_i_5/O[0]
                         net (fo=2, routed)           0.109     8.964    kb/miss0_reg_i_5_n_7
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.088 r  kb/miss0_i_12/O
                         net (fo=1, routed)           0.000     9.088    kb/g0/key0_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.306 r  kb/miss0_reg_i_5/O[1]
                         net (fo=2, routed)           0.362     9.668    kb/miss0_reg_i_5_n_6
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.123     9.791 r  kb/miss0_i_11/O
                         net (fo=1, routed)           0.000     9.791    kb/g0/key0_cnt[13]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.073 r  kb/miss0_reg_i_5/O[2]
                         net (fo=2, routed)           0.362    10.435    kb/miss0_reg_i_5_n_5
    SLICE_X17Y43         LUT2 (Prop_lut2_I1_O)        0.122    10.557 r  kb/miss0_i_10/O
                         net (fo=1, routed)           0.000    10.557    kb/g0/key0_cnt[14]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.735 f  kb/miss0_reg_i_5/O[3]
                         net (fo=2, routed)           0.562    11.297    kb/miss0_reg_i_5_n_4
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.120    11.417 r  kb/miss0_i_4/O
                         net (fo=1, routed)           0.513    11.930    kb/miss0_i_4_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.051    11.981 f  kb/miss0_i_3/O
                         net (fo=19, routed)          1.327    13.308    g0/miss0_reg_1
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.136    13.444 r  g0/score0[0]_i_1/O
                         net (fo=32, routed)          0.976    14.420    g0/score0[0]_i_1_n_0
    SLICE_X5Y55          FDCE                                         r  g0/score0_reg[21]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g0/track2_reg[158]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track2_reg[159]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.091ns (59.464%)  route 0.062ns (40.536%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE                         0.000     0.000 r  g0/track2_reg[158]/C
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  g0/track2_reg[158]/Q
                         net (fo=2, routed)           0.062     0.153    g0/track2[158]
    SLICE_X37Y53         FDCE                                         r  g0/track2_reg[159]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track1_reg[206]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track1_reg[207]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.107ns (63.490%)  route 0.062ns (36.510%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE                         0.000     0.000 r  g0/track1_reg[206]/C
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  g0/track1_reg[206]/Q
                         net (fo=2, routed)           0.062     0.169    g0/track1[206]
    SLICE_X45Y39         FDCE                                         r  g0/track1_reg[207]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track2_reg[222]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track2_reg[223]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.107ns (63.490%)  route 0.062ns (36.510%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE                         0.000     0.000 r  g0/track2_reg[222]/C
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  g0/track2_reg[222]/Q
                         net (fo=2, routed)           0.062     0.169    g0/track2[222]
    SLICE_X41Y47         FDCE                                         r  g0/track2_reg[223]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track0_reg[402]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track0_reg[403]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.118ns (66.243%)  route 0.060ns (33.757%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDCE                         0.000     0.000 r  g0/track0_reg[402]/C
    SLICE_X22Y37         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  g0/track0_reg[402]/Q
                         net (fo=2, routed)           0.060     0.178    g0/track0[402]
    SLICE_X23Y37         FDCE                                         r  g0/track0_reg[403]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track2_reg[350]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track2_reg[351]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.091ns (48.703%)  route 0.096ns (51.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDCE                         0.000     0.000 r  g0/track2_reg[350]/C
    SLICE_X24Y50         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  g0/track2_reg[350]/Q
                         net (fo=2, routed)           0.096     0.187    g0/track2[350]
    SLICE_X25Y50         FDCE                                         r  g0/track2_reg[351]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track2_reg[111]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track2_reg[112]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.188ns  (logic 0.091ns (48.395%)  route 0.097ns (51.605%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE                         0.000     0.000 r  g0/track2_reg[111]/C
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  g0/track2_reg[111]/Q
                         net (fo=2, routed)           0.097     0.188    g0/track2[111]
    SLICE_X39Y49         FDCE                                         r  g0/track2_reg[112]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track0_reg[318]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track0_reg[319]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.091ns (48.209%)  route 0.098ns (51.791%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE                         0.000     0.000 r  g0/track0_reg[318]/C
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  g0/track0_reg[318]/Q
                         net (fo=2, routed)           0.098     0.189    g0/track0[318]
    SLICE_X23Y34         FDCE                                         r  g0/track0_reg[319]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track0_reg[71]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track0_reg[72]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.091ns (48.187%)  route 0.098ns (51.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  g0/track0_reg[71]/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  g0/track0_reg[71]/Q
                         net (fo=2, routed)           0.098     0.189    g0/track0[71]
    SLICE_X35Y34         FDCE                                         r  g0/track0_reg[72]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track0_reg[263]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track0_reg[264]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.091ns (48.157%)  route 0.098ns (51.843%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE                         0.000     0.000 r  g0/track0_reg[263]/C
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  g0/track0_reg[263]/Q
                         net (fo=2, routed)           0.098     0.189    g0/track0[263]
    SLICE_X27Y34         FDCE                                         r  g0/track0_reg[264]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g0/track3_reg[438]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g0/track3_reg[439]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.100ns (52.646%)  route 0.090ns (47.354%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDCE                         0.000     0.000 r  g0/track3_reg[438]/C
    SLICE_X17Y40         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  g0/track3_reg[438]/Q
                         net (fo=2, routed)           0.090     0.190    g0/track3[438]
    SLICE_X16Y40         FDCE                                         r  g0/track3_reg[439]/D
  -------------------------------------------------------------------    -------------------





