# RISC_V_Pipeline

This repository implements pipelined RISC-V 32I architecture using Veriolog HDL.

# Instructions used

The intructions used are in a text file - instmem.txt under Design_Files folder. It holds the machine code of the instructions.




