22:57:32 INFO  : Registering command handlers for SDK TCF services
22:57:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
22:57:34 INFO  : XSCT server has started successfully.
22:57:35 INFO  : Successfully done setting XSCT server connection channel  
22:57:35 INFO  : Successfully done setting SDK workspace  
22:57:35 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
22:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:11 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' is cancelled.
23:00:11 INFO  : Issued abort command to xsdb.
23:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:00:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:00:31 INFO  : 'fpga -state' command is executed.
23:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:31 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:00:31 INFO  : 'jtag frequency' command is executed.
23:00:31 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:31 INFO  : Context for 'APU' is selected.
23:00:31 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:31 INFO  : Context for 'APU' is selected.
23:00:31 INFO  : 'stop' command is executed.
23:00:32 INFO  : 'ps7_init' command is executed.
23:00:32 INFO  : 'ps7_post_config' command is executed.
23:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:32 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:32 INFO  : 'con' command is executed.
23:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:00:32 INFO  : Disconnected from the channel tcfchan#1.
00:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
00:09:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
00:09:58 INFO  : 'fpga -state' command is executed.
00:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:58 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
00:09:58 INFO  : 'jtag frequency' command is executed.
00:09:58 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:58 INFO  : Context for 'APU' is selected.
00:09:58 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:58 INFO  : Context for 'APU' is selected.
00:09:59 INFO  : 'stop' command is executed.
00:09:59 INFO  : 'ps7_init' command is executed.
00:09:59 INFO  : 'ps7_post_config' command is executed.
00:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:59 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:59 INFO  : 'con' command is executed.
00:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

00:09:59 INFO  : Disconnected from the channel tcfchan#2.
11:14:21 INFO  : Registering command handlers for SDK TCF services
11:14:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
11:14:23 INFO  : XSCT server has started successfully.
11:14:23 INFO  : Successfully done setting XSCT server connection channel  
11:14:24 INFO  : Successfully done setting SDK workspace  
11:14:24 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
11:14:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:32:39 INFO  : Registering command handlers for SDK TCF services
11:32:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
11:32:42 INFO  : XSCT server has started successfully.
11:32:42 INFO  : Successfully done setting XSCT server connection channel  
11:32:42 INFO  : Successfully done setting SDK workspace  
11:32:42 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
11:32:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:32:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1548347457398,  Project:1548302163741
11:32:45 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
11:32:45 INFO  : Copied contents of C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:33:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:33:26 INFO  : 
11:33:27 INFO  : Updating hardware inferred compiler options for lab_1.
11:33:27 INFO  : Clearing existing target manager status.
15:46:32 INFO  : Registering command handlers for SDK TCF services
15:46:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
15:46:42 INFO  : XSCT server has started successfully.
15:46:42 INFO  : Successfully done setting XSCT server connection channel  
15:46:42 INFO  : Successfully done setting SDK workspace  
15:46:42 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
15:46:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:50:12 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:50:21 INFO  : 'fpga -state' command is executed.
15:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:21 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:50:21 INFO  : 'jtag frequency' command is executed.
15:50:21 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:21 INFO  : Context for 'APU' is selected.
15:50:21 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:21 INFO  : Context for 'APU' is selected.
15:50:21 INFO  : 'stop' command is executed.
15:50:21 INFO  : 'ps7_init' command is executed.
15:50:21 INFO  : 'ps7_post_config' command is executed.
15:50:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:22 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:22 INFO  : 'con' command is executed.
15:50:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:50:22 INFO  : Disconnected from the channel tcfchan#1.
15:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:51:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:51:42 INFO  : 'fpga -state' command is executed.
15:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:51:42 INFO  : 'jtag frequency' command is executed.
15:51:42 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:42 INFO  : Context for 'APU' is selected.
15:51:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:42 INFO  : Context for 'APU' is selected.
15:51:42 INFO  : 'stop' command is executed.
15:51:43 INFO  : 'ps7_init' command is executed.
15:51:43 INFO  : 'ps7_post_config' command is executed.
15:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:43 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:43 INFO  : 'con' command is executed.
15:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:51:43 INFO  : Disconnected from the channel tcfchan#2.
15:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:52:17 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:52:25 INFO  : 'fpga -state' command is executed.
15:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:25 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:52:25 INFO  : 'jtag frequency' command is executed.
15:52:25 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:25 INFO  : Context for 'APU' is selected.
15:52:25 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:25 INFO  : Context for 'APU' is selected.
15:52:25 INFO  : 'stop' command is executed.
15:52:25 INFO  : 'ps7_init' command is executed.
15:52:25 INFO  : 'ps7_post_config' command is executed.
15:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:26 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:26 INFO  : 'con' command is executed.
15:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:52:26 INFO  : Disconnected from the channel tcfchan#3.
15:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:56:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:56:54 INFO  : 'fpga -state' command is executed.
15:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:55 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:56:55 INFO  : 'jtag frequency' command is executed.
15:56:55 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : 'stop' command is executed.
15:56:55 INFO  : 'ps7_init' command is executed.
15:56:55 INFO  : 'ps7_post_config' command is executed.
15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:55 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:55 INFO  : 'con' command is executed.
15:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:56:55 INFO  : Disconnected from the channel tcfchan#4.
15:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:58:18 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:58:28 INFO  : 'fpga -state' command is executed.
15:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:28 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:58:28 INFO  : 'jtag frequency' command is executed.
15:58:28 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:28 INFO  : Context for 'APU' is selected.
15:58:28 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:28 INFO  : Context for 'APU' is selected.
15:58:28 INFO  : 'stop' command is executed.
15:58:29 INFO  : 'ps7_init' command is executed.
15:58:29 INFO  : 'ps7_post_config' command is executed.
15:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:29 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:29 INFO  : 'con' command is executed.
15:58:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:58:29 INFO  : Disconnected from the channel tcfchan#5.
15:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:59:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:59:18 INFO  : 'fpga -state' command is executed.
15:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:18 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:59:18 INFO  : 'jtag frequency' command is executed.
15:59:18 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:18 INFO  : Context for 'APU' is selected.
15:59:18 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:18 INFO  : Context for 'APU' is selected.
15:59:19 INFO  : 'stop' command is executed.
15:59:19 INFO  : 'ps7_init' command is executed.
15:59:19 INFO  : 'ps7_post_config' command is executed.
15:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:19 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:19 INFO  : 'con' command is executed.
15:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:59:19 INFO  : Disconnected from the channel tcfchan#6.
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:00:03 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:00:15 INFO  : 'fpga -state' command is executed.
16:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:15 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:00:15 INFO  : 'jtag frequency' command is executed.
16:00:15 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:15 INFO  : Context for 'APU' is selected.
16:00:15 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:15 INFO  : Context for 'APU' is selected.
16:00:15 INFO  : 'stop' command is executed.
16:00:15 INFO  : 'ps7_init' command is executed.
16:00:15 INFO  : 'ps7_post_config' command is executed.
16:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:16 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:16 INFO  : 'con' command is executed.
16:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:00:16 INFO  : Disconnected from the channel tcfchan#7.
16:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:00:52 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:01:11 INFO  : 'fpga -state' command is executed.
16:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:11 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:01:11 INFO  : 'jtag frequency' command is executed.
16:01:11 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:11 INFO  : Context for 'APU' is selected.
16:01:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:11 INFO  : Context for 'APU' is selected.
16:01:11 INFO  : 'stop' command is executed.
16:01:11 INFO  : 'ps7_init' command is executed.
16:01:11 INFO  : 'ps7_post_config' command is executed.
16:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:12 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:12 INFO  : 'con' command is executed.
16:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:01:12 INFO  : Disconnected from the channel tcfchan#8.
16:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:02:29 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:02:36 INFO  : 'fpga -state' command is executed.
16:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:37 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:02:37 INFO  : 'jtag frequency' command is executed.
16:02:37 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:37 INFO  : Context for 'APU' is selected.
16:02:37 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:37 INFO  : Context for 'APU' is selected.
16:02:37 INFO  : 'stop' command is executed.
16:02:37 INFO  : 'ps7_init' command is executed.
16:02:37 INFO  : 'ps7_post_config' command is executed.
16:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:37 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:37 INFO  : 'con' command is executed.
16:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:02:37 INFO  : Disconnected from the channel tcfchan#9.
16:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:03:40 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:03:52 INFO  : 'fpga -state' command is executed.
16:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:52 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:03:52 INFO  : 'jtag frequency' command is executed.
16:03:52 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:52 INFO  : Context for 'APU' is selected.
16:03:52 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:52 INFO  : Context for 'APU' is selected.
16:03:52 INFO  : 'stop' command is executed.
16:03:53 INFO  : 'ps7_init' command is executed.
16:03:53 INFO  : 'ps7_post_config' command is executed.
16:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:53 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:53 INFO  : 'con' command is executed.
16:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:03:53 INFO  : Disconnected from the channel tcfchan#10.
16:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:06:12 INFO  : 'fpga -state' command is executed.
16:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:06:26 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:06:34 INFO  : 'fpga -state' command is executed.
16:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:06:34 INFO  : 'jtag frequency' command is executed.
16:06:34 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:34 INFO  : Context for 'APU' is selected.
16:06:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:34 INFO  : Context for 'APU' is selected.
16:06:34 INFO  : 'stop' command is executed.
16:06:34 INFO  : 'ps7_init' command is executed.
16:06:34 INFO  : 'ps7_post_config' command is executed.
16:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:34 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:34 INFO  : 'con' command is executed.
16:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:06:34 INFO  : Disconnected from the channel tcfchan#11.
16:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:07:40 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:07:48 INFO  : 'fpga -state' command is executed.
16:07:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:07:48 INFO  : 'jtag frequency' command is executed.
16:07:48 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:48 INFO  : Context for 'APU' is selected.
16:07:48 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:48 INFO  : Context for 'APU' is selected.
16:07:48 INFO  : 'stop' command is executed.
16:07:49 INFO  : 'ps7_init' command is executed.
16:07:49 INFO  : 'ps7_post_config' command is executed.
16:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:49 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:49 INFO  : 'con' command is executed.
16:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:07:49 INFO  : Disconnected from the channel tcfchan#12.
16:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:10:27 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:10:34 INFO  : 'fpga -state' command is executed.
16:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:10:34 INFO  : 'jtag frequency' command is executed.
16:10:34 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:35 INFO  : Context for 'APU' is selected.
16:10:35 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:35 INFO  : Context for 'APU' is selected.
16:10:35 INFO  : 'stop' command is executed.
16:10:36 INFO  : 'ps7_init' command is executed.
16:10:36 INFO  : 'ps7_post_config' command is executed.
16:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:39 ERROR : Memory write error at 0x100000. AP transaction timeout
16:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

16:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:10:55 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:11:08 INFO  : 'fpga -state' command is executed.
16:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:08 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:11:08 INFO  : 'jtag frequency' command is executed.
16:11:08 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:11 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  4* xc7z010
16:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
----------------End of Script----------------

16:11:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:11:35 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:11:44 INFO  : 'fpga -state' command is executed.
16:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:44 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:11:44 INFO  : 'jtag frequency' command is executed.
16:11:44 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:44 INFO  : Context for 'APU' is selected.
16:11:44 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:44 INFO  : Context for 'APU' is selected.
16:11:44 INFO  : 'stop' command is executed.
16:11:44 INFO  : 'ps7_init' command is executed.
16:11:44 INFO  : 'ps7_post_config' command is executed.
16:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:45 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:45 INFO  : 'con' command is executed.
16:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:11:45 INFO  : Disconnected from the channel tcfchan#13.
16:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:12:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:13:11 INFO  : 'fpga -state' command is executed.
16:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:11 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:13:11 INFO  : 'jtag frequency' command is executed.
16:13:11 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:11 INFO  : Context for 'APU' is selected.
16:13:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:11 INFO  : Context for 'APU' is selected.
16:13:11 INFO  : 'stop' command is executed.
16:13:11 INFO  : 'ps7_init' command is executed.
16:13:11 INFO  : 'ps7_post_config' command is executed.
16:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:12 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:12 INFO  : 'con' command is executed.
16:13:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:13:12 INFO  : Disconnected from the channel tcfchan#14.
16:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:13:44 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:13:52 INFO  : 'fpga -state' command is executed.
16:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:52 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:13:52 INFO  : 'jtag frequency' command is executed.
16:13:52 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:52 INFO  : Context for 'APU' is selected.
16:13:53 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:53 INFO  : Context for 'APU' is selected.
16:13:53 INFO  : 'stop' command is executed.
16:13:53 INFO  : 'ps7_init' command is executed.
16:13:53 INFO  : 'ps7_post_config' command is executed.
16:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:53 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:53 INFO  : 'con' command is executed.
16:13:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:13:53 INFO  : Disconnected from the channel tcfchan#15.
16:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:16:06 INFO  : 'fpga -state' command is executed.
16:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:07 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:16:07 INFO  : 'jtag frequency' command is executed.
16:16:07 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:07 INFO  : Context for 'APU' is selected.
16:16:07 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:07 INFO  : Context for 'APU' is selected.
16:16:07 INFO  : 'stop' command is executed.
16:16:08 INFO  : 'ps7_init' command is executed.
16:16:08 INFO  : 'ps7_post_config' command is executed.
16:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:09 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:09 INFO  : 'con' command is executed.
16:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:16:09 INFO  : Disconnected from the channel tcfchan#16.
16:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:17:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:17:08 INFO  : 'fpga -state' command is executed.
16:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:08 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:17:08 INFO  : 'jtag frequency' command is executed.
16:17:08 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:08 INFO  : Context for 'APU' is selected.
16:17:08 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:08 INFO  : Context for 'APU' is selected.
16:17:08 INFO  : 'stop' command is executed.
16:17:09 INFO  : 'ps7_init' command is executed.
16:17:09 INFO  : 'ps7_post_config' command is executed.
16:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:09 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:09 INFO  : 'con' command is executed.
16:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:17:09 INFO  : Disconnected from the channel tcfchan#17.
16:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:18:18 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:18:27 INFO  : 'fpga -state' command is executed.
16:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:27 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:18:27 INFO  : 'jtag frequency' command is executed.
16:18:27 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:27 INFO  : Context for 'APU' is selected.
16:18:27 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:27 INFO  : Context for 'APU' is selected.
16:18:27 INFO  : 'stop' command is executed.
16:18:27 INFO  : 'ps7_init' command is executed.
16:18:27 INFO  : 'ps7_post_config' command is executed.
16:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:27 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:27 INFO  : 'con' command is executed.
16:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:18:27 INFO  : Disconnected from the channel tcfchan#18.
16:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:19:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:19:13 INFO  : 'fpga -state' command is executed.
16:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:13 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:19:13 INFO  : 'jtag frequency' command is executed.
16:19:13 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : 'stop' command is executed.
16:19:13 INFO  : 'ps7_init' command is executed.
16:19:13 INFO  : 'ps7_post_config' command is executed.
16:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:13 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:14 INFO  : 'con' command is executed.
16:19:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:19:14 INFO  : Disconnected from the channel tcfchan#19.
16:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:19:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:19:44 INFO  : 'fpga -state' command is executed.
16:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:45 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:19:45 INFO  : 'jtag frequency' command is executed.
16:19:45 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:45 INFO  : Context for 'APU' is selected.
16:19:45 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:45 INFO  : Context for 'APU' is selected.
16:19:45 INFO  : 'stop' command is executed.
16:19:46 INFO  : 'ps7_init' command is executed.
16:19:46 INFO  : 'ps7_post_config' command is executed.
16:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:46 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:46 INFO  : 'con' command is executed.
16:19:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:19:46 INFO  : Disconnected from the channel tcfchan#20.
16:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:23:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:23:41 INFO  : 'fpga -state' command is executed.
16:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:41 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:23:41 INFO  : 'jtag frequency' command is executed.
16:23:41 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:41 INFO  : Context for 'APU' is selected.
16:23:41 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:41 INFO  : Context for 'APU' is selected.
16:23:41 INFO  : 'stop' command is executed.
16:23:42 INFO  : 'ps7_init' command is executed.
16:23:42 INFO  : 'ps7_post_config' command is executed.
16:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:42 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:42 INFO  : 'con' command is executed.
16:23:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:23:42 INFO  : Disconnected from the channel tcfchan#21.
16:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:30:32 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:30:40 INFO  : 'fpga -state' command is executed.
16:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:41 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:30:41 INFO  : 'jtag frequency' command is executed.
16:30:41 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:41 INFO  : Context for 'APU' is selected.
16:30:41 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:41 INFO  : Context for 'APU' is selected.
16:30:41 INFO  : 'stop' command is executed.
16:30:41 INFO  : 'ps7_init' command is executed.
16:30:41 INFO  : 'ps7_post_config' command is executed.
16:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : 'con' command is executed.
16:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:30:41 INFO  : Disconnected from the channel tcfchan#22.
16:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:31:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:32:05 INFO  : 'fpga -state' command is executed.
16:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:05 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:32:05 INFO  : 'jtag frequency' command is executed.
16:32:05 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:05 INFO  : Context for 'APU' is selected.
16:32:05 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:05 INFO  : Context for 'APU' is selected.
16:32:05 INFO  : 'stop' command is executed.
16:32:06 INFO  : 'ps7_init' command is executed.
16:32:06 INFO  : 'ps7_post_config' command is executed.
16:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:06 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:06 INFO  : 'con' command is executed.
16:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:32:06 INFO  : Disconnected from the channel tcfchan#23.
16:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:32:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:32:41 INFO  : 'fpga -state' command is executed.
16:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:41 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:32:41 INFO  : 'jtag frequency' command is executed.
16:32:41 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:42 INFO  : Context for 'APU' is selected.
16:32:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:42 INFO  : Context for 'APU' is selected.
16:32:42 INFO  : 'stop' command is executed.
16:32:42 INFO  : 'ps7_init' command is executed.
16:32:42 INFO  : 'ps7_post_config' command is executed.
16:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:42 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:42 INFO  : 'con' command is executed.
16:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:32:42 INFO  : Disconnected from the channel tcfchan#24.
16:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:33:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:33:45 INFO  : 'fpga -state' command is executed.
16:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:45 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:33:45 INFO  : 'jtag frequency' command is executed.
16:33:45 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:46 INFO  : Context for 'APU' is selected.
16:33:46 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:46 INFO  : Context for 'APU' is selected.
16:33:46 INFO  : 'stop' command is executed.
16:33:46 INFO  : 'ps7_init' command is executed.
16:33:46 INFO  : 'ps7_post_config' command is executed.
16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : 'con' command is executed.
16:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:33:46 INFO  : Disconnected from the channel tcfchan#25.
16:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:34:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:34:22 INFO  : 'fpga -state' command is executed.
16:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:22 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:34:22 INFO  : 'jtag frequency' command is executed.
16:34:22 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:22 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:22 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : 'stop' command is executed.
16:34:23 INFO  : 'ps7_init' command is executed.
16:34:23 INFO  : 'ps7_post_config' command is executed.
16:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:23 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:23 INFO  : 'con' command is executed.
16:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:34:23 INFO  : Disconnected from the channel tcfchan#26.
16:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:34:51 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:35:00 INFO  : 'fpga -state' command is executed.
16:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:00 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:35:00 INFO  : 'jtag frequency' command is executed.
16:35:00 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:00 INFO  : Context for 'APU' is selected.
16:35:00 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:00 INFO  : Context for 'APU' is selected.
16:35:00 INFO  : 'stop' command is executed.
16:35:01 INFO  : 'ps7_init' command is executed.
16:35:01 INFO  : 'ps7_post_config' command is executed.
16:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:01 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:01 INFO  : 'con' command is executed.
16:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:35:01 INFO  : Disconnected from the channel tcfchan#27.
16:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:35:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:36:08 INFO  : 'fpga -state' command is executed.
16:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:08 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:36:08 INFO  : 'jtag frequency' command is executed.
16:36:08 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:08 INFO  : Context for 'APU' is selected.
16:36:08 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:08 INFO  : Context for 'APU' is selected.
16:36:08 INFO  : 'stop' command is executed.
16:36:08 INFO  : 'ps7_init' command is executed.
16:36:08 INFO  : 'ps7_post_config' command is executed.
16:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:08 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:08 INFO  : 'con' command is executed.
16:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:36:08 INFO  : Disconnected from the channel tcfchan#28.
16:37:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:37:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:37:41 INFO  : 'fpga -state' command is executed.
16:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:37:42 INFO  : 'jtag frequency' command is executed.
16:37:42 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:42 INFO  : Context for 'APU' is selected.
16:37:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:42 INFO  : Context for 'APU' is selected.
16:37:42 INFO  : 'stop' command is executed.
16:37:42 INFO  : 'ps7_init' command is executed.
16:37:42 INFO  : 'ps7_post_config' command is executed.
16:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:42 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:42 INFO  : 'con' command is executed.
16:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:37:42 INFO  : Disconnected from the channel tcfchan#29.
16:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:38:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:38:53 INFO  : 'fpga -state' command is executed.
16:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:38:53 INFO  : 'jtag frequency' command is executed.
16:38:53 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:54 INFO  : Context for 'APU' is selected.
16:38:54 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:54 INFO  : Context for 'APU' is selected.
16:38:54 INFO  : 'stop' command is executed.
16:38:54 INFO  : 'ps7_init' command is executed.
16:38:54 INFO  : 'ps7_post_config' command is executed.
16:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:54 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:54 INFO  : 'con' command is executed.
16:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:38:54 INFO  : Disconnected from the channel tcfchan#30.
16:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:39:19 INFO  : 'fpga -state' command is executed.
16:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:19 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:39:19 INFO  : 'jtag frequency' command is executed.
16:39:19 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:20 INFO  : Context for 'APU' is selected.
16:39:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:20 INFO  : Context for 'APU' is selected.
16:39:20 INFO  : 'stop' command is executed.
16:39:21 INFO  : 'ps7_init' command is executed.
16:39:21 INFO  : 'ps7_post_config' command is executed.
16:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : 'con' command is executed.
16:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:39:22 INFO  : Disconnected from the channel tcfchan#31.
16:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:39:53 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:40:00 INFO  : 'fpga -state' command is executed.
16:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:00 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:40:00 INFO  : 'jtag frequency' command is executed.
16:40:00 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:00 INFO  : Context for 'APU' is selected.
16:40:01 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:01 INFO  : Context for 'APU' is selected.
16:40:01 INFO  : 'stop' command is executed.
16:40:01 INFO  : 'ps7_init' command is executed.
16:40:01 INFO  : 'ps7_post_config' command is executed.
16:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:01 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:01 INFO  : 'con' command is executed.
16:40:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:40:01 INFO  : Disconnected from the channel tcfchan#32.
16:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:41:04 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:41:12 INFO  : 'fpga -state' command is executed.
16:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:12 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:41:12 INFO  : 'jtag frequency' command is executed.
16:41:12 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:12 INFO  : Context for 'APU' is selected.
16:41:12 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:12 INFO  : Context for 'APU' is selected.
16:41:12 INFO  : 'stop' command is executed.
16:41:13 INFO  : 'ps7_init' command is executed.
16:41:13 INFO  : 'ps7_post_config' command is executed.
16:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:13 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:13 INFO  : 'con' command is executed.
16:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:41:13 INFO  : Disconnected from the channel tcfchan#33.
16:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:42:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:42:23 INFO  : 'fpga -state' command is executed.
16:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:24 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:42:24 INFO  : 'jtag frequency' command is executed.
16:42:24 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:24 INFO  : Context for 'APU' is selected.
16:42:24 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:24 INFO  : Context for 'APU' is selected.
16:42:24 INFO  : 'stop' command is executed.
16:42:24 INFO  : 'ps7_init' command is executed.
16:42:24 INFO  : 'ps7_post_config' command is executed.
16:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:24 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:24 INFO  : 'con' command is executed.
16:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:42:24 INFO  : Disconnected from the channel tcfchan#34.
16:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:43:19 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:43:27 INFO  : 'fpga -state' command is executed.
16:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:27 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:43:27 INFO  : 'jtag frequency' command is executed.
16:43:27 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:27 INFO  : Context for 'APU' is selected.
16:43:27 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:27 INFO  : Context for 'APU' is selected.
16:43:27 INFO  : 'stop' command is executed.
16:43:27 INFO  : 'ps7_init' command is executed.
16:43:27 INFO  : 'ps7_post_config' command is executed.
16:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:28 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:28 INFO  : 'con' command is executed.
16:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:43:28 INFO  : Disconnected from the channel tcfchan#35.
16:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:46:19 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:46:25 INFO  : 'fpga -state' command is executed.
16:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:25 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:46:25 INFO  : 'jtag frequency' command is executed.
16:46:25 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:25 INFO  : Context for 'APU' is selected.
16:46:26 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:26 INFO  : Context for 'APU' is selected.
16:46:26 INFO  : 'stop' command is executed.
16:46:27 INFO  : 'ps7_init' command is executed.
16:46:27 INFO  : 'ps7_post_config' command is executed.
16:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:27 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:27 INFO  : 'con' command is executed.
16:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:46:27 INFO  : Disconnected from the channel tcfchan#36.
16:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:47:24 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:47:30 INFO  : 'fpga -state' command is executed.
16:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:30 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:47:30 INFO  : 'jtag frequency' command is executed.
16:47:30 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:30 INFO  : Context for 'APU' is selected.
16:47:30 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:31 INFO  : Context for 'APU' is selected.
16:47:31 INFO  : 'stop' command is executed.
16:47:31 INFO  : 'ps7_init' command is executed.
16:47:31 INFO  : 'ps7_post_config' command is executed.
16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : 'con' command is executed.
16:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:47:32 INFO  : Disconnected from the channel tcfchan#37.
16:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:50:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:50:28 INFO  : 'fpga -state' command is executed.
16:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:28 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:50:28 INFO  : 'jtag frequency' command is executed.
16:50:28 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:28 INFO  : Context for 'APU' is selected.
16:50:28 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:50:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:28 INFO  : Context for 'APU' is selected.
16:50:28 INFO  : 'stop' command is executed.
16:50:30 INFO  : 'ps7_init' command is executed.
16:50:30 INFO  : 'ps7_post_config' command is executed.
16:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:32 ERROR : Memory write error at 0x100000. AP transaction timeout
16:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

16:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:50:43 INFO  : 'fpga -state' command is executed.
16:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:45 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:50:45 INFO  : 'jtag frequency' command is executed.
16:50:45 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:48 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  4* xc7z010
16:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
----------------End of Script----------------

16:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:50:58 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:51:04 INFO  : 'fpga -state' command is executed.
16:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:04 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:51:04 INFO  : 'jtag frequency' command is executed.
16:51:04 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:07 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  4* xc7z010
16:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
----------------End of Script----------------

16:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:51:22 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:51:28 INFO  : 'fpga -state' command is executed.
16:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:28 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:51:28 INFO  : 'jtag frequency' command is executed.
16:51:28 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:28 INFO  : Context for 'APU' is selected.
16:51:28 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:28 INFO  : Context for 'APU' is selected.
16:51:28 INFO  : 'stop' command is executed.
16:51:29 INFO  : 'ps7_init' command is executed.
16:51:29 INFO  : 'ps7_post_config' command is executed.
16:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:29 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:29 INFO  : 'con' command is executed.
16:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:51:29 INFO  : Disconnected from the channel tcfchan#38.
22:26:53 INFO  : Registering command handlers for SDK TCF services
22:26:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
22:26:56 INFO  : XSCT server has started successfully.
22:26:56 INFO  : Successfully done setting XSCT server connection channel  
22:26:56 INFO  : Successfully done setting SDK workspace  
22:26:56 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
22:26:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:32:03 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:32:21 INFO  : 'fpga -state' command is executed.
22:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:21 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:32:21 INFO  : 'jtag frequency' command is executed.
22:32:21 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:22 INFO  : Context for 'APU' is selected.
22:32:22 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:22 INFO  : Context for 'APU' is selected.
22:32:22 INFO  : 'stop' command is executed.
22:32:22 INFO  : 'ps7_init' command is executed.
22:32:22 INFO  : 'ps7_post_config' command is executed.
22:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:22 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:22 INFO  : 'con' command is executed.
22:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:32:22 INFO  : Disconnected from the channel tcfchan#1.
22:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:35:16 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:35:29 INFO  : 'fpga -state' command is executed.
22:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:29 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:35:29 INFO  : 'jtag frequency' command is executed.
22:35:29 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:29 INFO  : Context for 'APU' is selected.
22:35:29 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:29 INFO  : Context for 'APU' is selected.
22:35:29 INFO  : 'stop' command is executed.
22:35:30 INFO  : 'ps7_init' command is executed.
22:35:30 INFO  : 'ps7_post_config' command is executed.
22:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:30 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:30 INFO  : 'con' command is executed.
22:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:35:30 INFO  : Disconnected from the channel tcfchan#2.
22:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:37:12 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:37:19 INFO  : 'fpga -state' command is executed.
22:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:19 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:37:19 INFO  : 'jtag frequency' command is executed.
22:37:19 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:20 INFO  : Context for 'APU' is selected.
22:37:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:20 INFO  : Context for 'APU' is selected.
22:37:20 INFO  : 'stop' command is executed.
22:37:20 INFO  : 'ps7_init' command is executed.
22:37:20 INFO  : 'ps7_post_config' command is executed.
22:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:20 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:20 INFO  : 'con' command is executed.
22:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:37:20 INFO  : Disconnected from the channel tcfchan#3.
22:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:37:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:37:58 INFO  : 'fpga -state' command is executed.
22:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:58 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:37:58 INFO  : 'jtag frequency' command is executed.
22:37:58 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:58 INFO  : Context for 'APU' is selected.
22:37:58 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:58 INFO  : Context for 'APU' is selected.
22:37:58 INFO  : 'stop' command is executed.
22:37:58 INFO  : 'ps7_init' command is executed.
22:37:58 INFO  : 'ps7_post_config' command is executed.
22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:59 INFO  : 'con' command is executed.
22:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:37:59 INFO  : Disconnected from the channel tcfchan#4.
22:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:48:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:49:15 INFO  : 'fpga -state' command is executed.
22:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:16 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:49:16 INFO  : 'jtag frequency' command is executed.
22:49:16 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:16 INFO  : Context for 'APU' is selected.
22:49:16 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:16 INFO  : Context for 'APU' is selected.
22:49:16 INFO  : 'stop' command is executed.
22:49:16 INFO  : 'ps7_init' command is executed.
22:49:16 INFO  : 'ps7_post_config' command is executed.
22:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:16 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:16 INFO  : 'con' command is executed.
22:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:49:16 INFO  : Disconnected from the channel tcfchan#5.
22:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:52:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:53:29 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:53:36 INFO  : 'fpga -state' command is executed.
22:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:37 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:53:37 INFO  : 'jtag frequency' command is executed.
22:53:37 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:37 INFO  : Context for 'APU' is selected.
22:53:37 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:37 INFO  : Context for 'APU' is selected.
22:53:37 INFO  : 'stop' command is executed.
22:53:37 INFO  : 'ps7_init' command is executed.
22:53:37 INFO  : 'ps7_post_config' command is executed.
22:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:37 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:37 INFO  : 'con' command is executed.
22:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:53:37 INFO  : Disconnected from the channel tcfchan#6.
22:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:55:58 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:56:05 INFO  : 'fpga -state' command is executed.
22:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:05 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:56:05 INFO  : 'jtag frequency' command is executed.
22:56:05 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:05 INFO  : Context for 'APU' is selected.
22:56:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:56:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:06 INFO  : Context for 'APU' is selected.
22:56:06 INFO  : 'stop' command is executed.
22:56:06 INFO  : 'ps7_init' command is executed.
22:56:06 INFO  : 'ps7_post_config' command is executed.
22:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:06 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:06 INFO  : 'con' command is executed.
22:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:56:06 INFO  : Disconnected from the channel tcfchan#7.
22:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:58:51 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:59:00 INFO  : 'fpga -state' command is executed.
22:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:00 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:59:00 INFO  : 'jtag frequency' command is executed.
22:59:00 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:00 INFO  : Context for 'APU' is selected.
22:59:00 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:00 INFO  : Context for 'APU' is selected.
22:59:00 INFO  : 'stop' command is executed.
22:59:00 INFO  : 'ps7_init' command is executed.
22:59:00 INFO  : 'ps7_post_config' command is executed.
22:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:00 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:00 INFO  : 'con' command is executed.
22:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:59:00 INFO  : Disconnected from the channel tcfchan#8.
22:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:59:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:59:52 INFO  : 'fpga -state' command is executed.
22:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:52 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:59:52 INFO  : 'jtag frequency' command is executed.
22:59:52 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:53 INFO  : Context for 'APU' is selected.
22:59:53 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:53 INFO  : Context for 'APU' is selected.
22:59:53 INFO  : 'stop' command is executed.
22:59:54 INFO  : 'ps7_init' command is executed.
22:59:54 INFO  : 'ps7_post_config' command is executed.
22:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:54 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:54 INFO  : 'con' command is executed.
22:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:59:54 INFO  : Disconnected from the channel tcfchan#9.
23:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:00:26 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:00:33 INFO  : 'fpga -state' command is executed.
23:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:33 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:00:33 INFO  : 'jtag frequency' command is executed.
23:00:33 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:33 INFO  : Context for 'APU' is selected.
23:00:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:34 INFO  : Context for 'APU' is selected.
23:00:34 INFO  : 'stop' command is executed.
23:00:34 INFO  : 'ps7_init' command is executed.
23:00:34 INFO  : 'ps7_post_config' command is executed.
23:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:34 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:34 INFO  : 'con' command is executed.
23:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:00:34 INFO  : Disconnected from the channel tcfchan#10.
23:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:02:03 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:02:10 INFO  : 'fpga -state' command is executed.
23:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:10 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:02:10 INFO  : 'jtag frequency' command is executed.
23:02:10 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:11 INFO  : Context for 'APU' is selected.
23:02:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:11 INFO  : Context for 'APU' is selected.
23:02:11 INFO  : 'stop' command is executed.
23:02:11 INFO  : 'ps7_init' command is executed.
23:02:11 INFO  : 'ps7_post_config' command is executed.
23:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:11 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:11 INFO  : 'con' command is executed.
23:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:02:11 INFO  : Disconnected from the channel tcfchan#11.
23:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:05:16 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:05:23 INFO  : 'fpga -state' command is executed.
23:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:23 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:05:23 INFO  : 'jtag frequency' command is executed.
23:05:23 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:24 INFO  : Context for 'APU' is selected.
23:05:24 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:24 INFO  : Context for 'APU' is selected.
23:05:24 INFO  : 'stop' command is executed.
23:05:24 INFO  : 'ps7_init' command is executed.
23:05:24 INFO  : 'ps7_post_config' command is executed.
23:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : 'con' command is executed.
23:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:05:24 INFO  : Disconnected from the channel tcfchan#12.
23:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:06:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:06:11 INFO  : 'fpga -state' command is executed.
23:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:12 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:06:12 INFO  : 'jtag frequency' command is executed.
23:06:12 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:12 INFO  : Context for 'APU' is selected.
23:06:12 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:12 INFO  : Context for 'APU' is selected.
23:06:12 INFO  : 'stop' command is executed.
23:06:13 INFO  : 'ps7_init' command is executed.
23:06:13 INFO  : 'ps7_post_config' command is executed.
23:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:13 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:13 INFO  : 'con' command is executed.
23:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:06:13 INFO  : Disconnected from the channel tcfchan#13.
23:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:14:31 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:14:37 INFO  : 'fpga -state' command is executed.
23:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:37 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:14:37 INFO  : 'jtag frequency' command is executed.
23:14:37 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:38 INFO  : Context for 'APU' is selected.
23:14:38 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:38 INFO  : Context for 'APU' is selected.
23:14:38 INFO  : 'stop' command is executed.
23:14:39 INFO  : 'ps7_init' command is executed.
23:14:39 INFO  : 'ps7_post_config' command is executed.
23:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:39 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:39 INFO  : 'con' command is executed.
23:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:14:39 INFO  : Disconnected from the channel tcfchan#14.
23:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:17:42 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:17:48 INFO  : 'fpga -state' command is executed.
23:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:17:48 INFO  : 'jtag frequency' command is executed.
23:17:48 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:49 INFO  : Context for 'APU' is selected.
23:17:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:49 INFO  : Context for 'APU' is selected.
23:17:49 INFO  : 'stop' command is executed.
23:17:50 INFO  : 'ps7_init' command is executed.
23:17:50 INFO  : 'ps7_post_config' command is executed.
23:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:50 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:50 INFO  : 'con' command is executed.
23:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:17:50 INFO  : Disconnected from the channel tcfchan#15.
23:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:20:15 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:20:22 INFO  : 'fpga -state' command is executed.
23:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:22 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:20:22 INFO  : 'jtag frequency' command is executed.
23:20:22 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:22 INFO  : Context for 'APU' is selected.
23:20:23 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:23 INFO  : Context for 'APU' is selected.
23:20:23 INFO  : 'stop' command is executed.
23:20:24 INFO  : 'ps7_init' command is executed.
23:20:24 INFO  : 'ps7_post_config' command is executed.
23:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:27 ERROR : Memory write error at 0x100000. AP transaction timeout
23:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

23:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:20:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:22:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:22:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:22:12 INFO  : 'fpga -state' command is executed.
23:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:12 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:22:12 INFO  : 'jtag frequency' command is executed.
23:22:12 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:12 INFO  : Context for 'APU' is selected.
23:22:12 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:12 INFO  : Context for 'APU' is selected.
23:22:12 INFO  : 'stop' command is executed.
23:22:12 INFO  : 'ps7_init' command is executed.
23:22:12 INFO  : 'ps7_post_config' command is executed.
23:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:13 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:13 INFO  : 'con' command is executed.
23:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:22:13 INFO  : Disconnected from the channel tcfchan#16.
23:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:24:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:24:05 INFO  : 'fpga -state' command is executed.
23:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:06 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:24:06 INFO  : 'jtag frequency' command is executed.
23:24:06 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:06 INFO  : Context for 'APU' is selected.
23:24:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:06 INFO  : Context for 'APU' is selected.
23:24:06 INFO  : 'stop' command is executed.
23:24:07 INFO  : 'ps7_init' command is executed.
23:24:07 INFO  : 'ps7_post_config' command is executed.
23:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:08 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:08 INFO  : 'con' command is executed.
23:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:24:08 INFO  : Disconnected from the channel tcfchan#17.
23:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:24:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:24:56 INFO  : 'fpga -state' command is executed.
23:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:56 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:24:56 INFO  : 'jtag frequency' command is executed.
23:24:56 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:56 INFO  : Context for 'APU' is selected.
23:24:56 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:56 INFO  : Context for 'APU' is selected.
23:24:56 INFO  : 'stop' command is executed.
23:24:56 INFO  : 'ps7_init' command is executed.
23:24:56 INFO  : 'ps7_post_config' command is executed.
23:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:56 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:57 INFO  : 'con' command is executed.
23:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:24:57 INFO  : Disconnected from the channel tcfchan#18.
23:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:26:01 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:26:07 INFO  : 'fpga -state' command is executed.
23:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:07 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:26:07 INFO  : 'jtag frequency' command is executed.
23:26:07 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:07 INFO  : Context for 'APU' is selected.
23:26:08 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:08 INFO  : Context for 'APU' is selected.
23:26:08 INFO  : 'stop' command is executed.
23:26:09 INFO  : 'ps7_init' command is executed.
23:26:09 INFO  : 'ps7_post_config' command is executed.
23:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:09 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:09 INFO  : 'con' command is executed.
23:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:26:09 INFO  : Disconnected from the channel tcfchan#19.
23:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:26:55 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:27:22 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:27:27 INFO  : 'fpga -state' command is executed.
23:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:27 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:27:27 INFO  : 'jtag frequency' command is executed.
23:27:27 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:27 INFO  : Context for 'APU' is selected.
23:27:27 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:27 INFO  : Context for 'APU' is selected.
23:27:28 INFO  : 'stop' command is executed.
23:27:29 INFO  : 'ps7_init' command is executed.
23:27:29 INFO  : 'ps7_post_config' command is executed.
23:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:31 ERROR : Memory write error at 0x100000. AP transaction timeout
23:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

23:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:27:44 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:27:49 INFO  : 'fpga -state' command is executed.
23:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:49 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:27:50 INFO  : 'jtag frequency' command is executed.
23:27:50 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:50 INFO  : Context for 'APU' is selected.
23:27:50 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:50 INFO  : Context for 'APU' is selected.
23:27:50 INFO  : 'stop' command is executed.
23:27:50 INFO  : 'ps7_init' command is executed.
23:27:50 INFO  : 'ps7_post_config' command is executed.
23:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:50 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:50 INFO  : 'con' command is executed.
23:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:27:50 INFO  : Disconnected from the channel tcfchan#20.
23:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:29:26 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:29:34 INFO  : 'fpga -state' command is executed.
23:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:29:34 INFO  : 'jtag frequency' command is executed.
23:29:34 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:34 INFO  : Context for 'APU' is selected.
23:29:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:34 INFO  : Context for 'APU' is selected.
23:29:34 INFO  : 'stop' command is executed.
23:29:34 INFO  : 'ps7_init' command is executed.
23:29:34 INFO  : 'ps7_post_config' command is executed.
23:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:34 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:34 INFO  : 'con' command is executed.
23:29:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:29:34 INFO  : Disconnected from the channel tcfchan#21.
23:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:30:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:30:15 INFO  : 'fpga -state' command is executed.
23:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:15 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:30:15 INFO  : 'jtag frequency' command is executed.
23:30:15 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:15 INFO  : Context for 'APU' is selected.
23:30:15 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:15 INFO  : Context for 'APU' is selected.
23:30:15 INFO  : 'stop' command is executed.
23:30:16 INFO  : 'ps7_init' command is executed.
23:30:16 INFO  : 'ps7_post_config' command is executed.
23:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:17 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:17 INFO  : 'con' command is executed.
23:30:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:30:17 INFO  : Disconnected from the channel tcfchan#22.
23:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:30:41 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:30:47 INFO  : 'fpga -state' command is executed.
23:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:47 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:30:47 INFO  : 'jtag frequency' command is executed.
23:30:47 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:48 INFO  : Context for 'APU' is selected.
23:30:48 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:48 INFO  : Context for 'APU' is selected.
23:30:48 INFO  : 'stop' command is executed.
23:30:49 INFO  : 'ps7_init' command is executed.
23:30:49 INFO  : 'ps7_post_config' command is executed.
23:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:49 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:49 INFO  : 'con' command is executed.
23:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:30:49 INFO  : Disconnected from the channel tcfchan#23.
23:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:32:04 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:32:10 INFO  : 'fpga -state' command is executed.
23:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:10 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:32:10 INFO  : 'jtag frequency' command is executed.
23:32:10 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:11 INFO  : Context for 'APU' is selected.
23:32:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:11 INFO  : Context for 'APU' is selected.
23:32:11 INFO  : 'stop' command is executed.
23:32:12 INFO  : 'ps7_init' command is executed.
23:32:12 INFO  : 'ps7_post_config' command is executed.
23:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:12 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:12 INFO  : 'con' command is executed.
23:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:32:12 INFO  : Disconnected from the channel tcfchan#24.
23:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:33:31 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:33:38 INFO  : 'fpga -state' command is executed.
23:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:38 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:33:39 INFO  : 'jtag frequency' command is executed.
23:33:39 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:39 INFO  : Context for 'APU' is selected.
23:33:39 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:39 INFO  : Context for 'APU' is selected.
23:33:39 INFO  : 'stop' command is executed.
23:33:39 INFO  : 'ps7_init' command is executed.
23:33:39 INFO  : 'ps7_post_config' command is executed.
23:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:39 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:39 INFO  : 'con' command is executed.
23:33:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:33:39 INFO  : Disconnected from the channel tcfchan#25.
23:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:34:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:34:46 INFO  : 'fpga -state' command is executed.
23:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:46 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:34:46 INFO  : 'jtag frequency' command is executed.
23:34:46 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:46 INFO  : Context for 'APU' is selected.
23:34:46 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:46 INFO  : Context for 'APU' is selected.
23:34:46 INFO  : 'stop' command is executed.
23:34:47 INFO  : 'ps7_init' command is executed.
23:34:47 INFO  : 'ps7_post_config' command is executed.
23:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:47 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:47 INFO  : 'con' command is executed.
23:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:34:47 INFO  : Disconnected from the channel tcfchan#26.
16:42:10 INFO  : Registering command handlers for SDK TCF services
16:42:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
16:42:13 INFO  : XSCT server has started successfully.
16:42:13 INFO  : Successfully done setting XSCT server connection channel  
16:42:14 INFO  : Successfully done setting SDK workspace  
16:42:14 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
16:42:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:43:10 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:43:18 INFO  : 'fpga -state' command is executed.
16:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:18 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:43:18 INFO  : 'jtag frequency' command is executed.
16:43:18 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:18 INFO  : Context for 'APU' is selected.
16:43:19 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:19 INFO  : Context for 'APU' is selected.
16:43:19 INFO  : 'stop' command is executed.
16:43:19 INFO  : 'ps7_init' command is executed.
16:43:19 INFO  : 'ps7_post_config' command is executed.
16:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:19 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:19 INFO  : 'con' command is executed.
16:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:43:19 INFO  : Disconnected from the channel tcfchan#1.
16:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:44:10 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:44:17 INFO  : 'fpga -state' command is executed.
16:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:17 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:44:17 INFO  : 'jtag frequency' command is executed.
16:44:17 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:18 INFO  : Context for 'APU' is selected.
16:44:18 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:18 INFO  : Context for 'APU' is selected.
16:44:18 INFO  : 'stop' command is executed.
16:44:18 INFO  : 'ps7_init' command is executed.
16:44:18 INFO  : 'ps7_post_config' command is executed.
16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : 'con' command is executed.
16:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:44:18 INFO  : Disconnected from the channel tcfchan#2.
16:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:47:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:47:16 INFO  : 'fpga -state' command is executed.
16:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:17 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:47:17 INFO  : 'jtag frequency' command is executed.
16:47:17 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:17 INFO  : Context for 'APU' is selected.
16:47:17 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:17 INFO  : Context for 'APU' is selected.
16:47:17 INFO  : 'stop' command is executed.
16:47:17 INFO  : 'ps7_init' command is executed.
16:47:17 INFO  : 'ps7_post_config' command is executed.
16:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:17 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:17 INFO  : 'con' command is executed.
16:47:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:47:17 INFO  : Disconnected from the channel tcfchan#3.
16:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:51:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:51:13 INFO  : 'fpga -state' command is executed.
16:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:14 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:51:14 INFO  : 'jtag frequency' command is executed.
16:51:14 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:14 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:14 INFO  : Context for 'APU' is selected.
16:51:14 INFO  : 'stop' command is executed.
16:51:15 INFO  : 'ps7_init' command is executed.
16:51:15 INFO  : 'ps7_post_config' command is executed.
16:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:15 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:15 INFO  : 'con' command is executed.
16:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:51:15 INFO  : Disconnected from the channel tcfchan#4.
16:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:55:23 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:55:34 INFO  : 'fpga -state' command is executed.
16:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:55:34 INFO  : 'jtag frequency' command is executed.
16:55:34 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:34 INFO  : Context for 'APU' is selected.
16:55:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:34 INFO  : Context for 'APU' is selected.
16:55:34 INFO  : 'stop' command is executed.
16:55:34 INFO  : 'ps7_init' command is executed.
16:55:35 INFO  : 'ps7_post_config' command is executed.
16:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:35 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:35 INFO  : 'con' command is executed.
16:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:55:35 INFO  : Disconnected from the channel tcfchan#5.
17:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:00:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:00:48 INFO  : 'fpga -state' command is executed.
17:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:00:48 INFO  : 'jtag frequency' command is executed.
17:00:48 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:48 INFO  : Context for 'APU' is selected.
17:00:48 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:48 INFO  : Context for 'APU' is selected.
17:00:49 INFO  : 'stop' command is executed.
17:00:50 INFO  : 'ps7_init' command is executed.
17:00:50 INFO  : 'ps7_post_config' command is executed.
17:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:52 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

17:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:01:04 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:01:15 INFO  : 'fpga -state' command is executed.
17:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:16 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:01:16 INFO  : 'jtag frequency' command is executed.
17:01:16 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:16 INFO  : Context for 'APU' is selected.
17:01:16 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:16 INFO  : Context for 'APU' is selected.
17:01:16 INFO  : 'stop' command is executed.
17:01:16 INFO  : 'ps7_init' command is executed.
17:01:16 INFO  : 'ps7_post_config' command is executed.
17:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:16 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:16 INFO  : 'con' command is executed.
17:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:01:16 INFO  : Disconnected from the channel tcfchan#6.
17:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:03:40 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:03:48 INFO  : 'fpga -state' command is executed.
17:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:03:48 INFO  : 'jtag frequency' command is executed.
17:03:48 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:48 INFO  : Context for 'APU' is selected.
17:03:48 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:48 INFO  : Context for 'APU' is selected.
17:03:48 INFO  : 'stop' command is executed.
17:03:49 INFO  : 'ps7_init' command is executed.
17:03:49 INFO  : 'ps7_post_config' command is executed.
17:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:49 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:49 INFO  : 'con' command is executed.
17:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:03:49 INFO  : Disconnected from the channel tcfchan#7.
17:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:04:51 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:04:58 INFO  : 'fpga -state' command is executed.
17:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:58 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:04:58 INFO  : 'jtag frequency' command is executed.
17:04:58 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:59 INFO  : Context for 'APU' is selected.
17:04:59 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:59 INFO  : Context for 'APU' is selected.
17:04:59 INFO  : 'stop' command is executed.
17:04:59 INFO  : 'ps7_init' command is executed.
17:04:59 INFO  : 'ps7_post_config' command is executed.
17:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:59 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:59 INFO  : 'con' command is executed.
17:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:04:59 INFO  : Disconnected from the channel tcfchan#8.
17:08:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:09:02 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:09:07 INFO  : 'fpga -state' command is executed.
17:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:08 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:09:08 INFO  : 'jtag frequency' command is executed.
17:09:08 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:08 INFO  : Context for 'APU' is selected.
17:09:08 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:08 INFO  : Context for 'APU' is selected.
17:09:09 INFO  : 'stop' command is executed.
17:09:11 INFO  : 'ps7_init' command is executed.
17:09:11 INFO  : 'ps7_post_config' command is executed.
17:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:14 ERROR : Memory write error at 0x100000. AP transaction timeout
17:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

17:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:09:22 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:09:29 INFO  : 'fpga -state' command is executed.
17:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:30 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:09:30 INFO  : 'jtag frequency' command is executed.
17:09:30 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:30 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:30 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : 'stop' command is executed.
17:09:31 INFO  : 'ps7_init' command is executed.
17:09:31 INFO  : 'ps7_post_config' command is executed.
17:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:31 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:31 INFO  : 'con' command is executed.
17:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:09:31 INFO  : Disconnected from the channel tcfchan#9.
17:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:10:42 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:10:48 INFO  : 'fpga -state' command is executed.
17:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:10:48 INFO  : 'jtag frequency' command is executed.
17:10:48 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:49 INFO  : Context for 'APU' is selected.
17:10:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:49 INFO  : Context for 'APU' is selected.
17:10:50 INFO  : 'stop' command is executed.
17:10:50 INFO  : 'ps7_init' command is executed.
17:10:50 INFO  : 'ps7_post_config' command is executed.
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : 'con' command is executed.
17:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:10:50 INFO  : Disconnected from the channel tcfchan#10.
18:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:47:43 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:47:48 INFO  : 'fpga -state' command is executed.
18:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:49 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
18:47:49 INFO  : 'jtag frequency' command is executed.
18:47:49 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:49 INFO  : Context for 'APU' is selected.
18:47:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:49 INFO  : Context for 'APU' is selected.
18:47:49 INFO  : 'stop' command is executed.
18:47:50 INFO  : 'ps7_init' command is executed.
18:47:50 INFO  : 'ps7_post_config' command is executed.
18:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:51 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:51 INFO  : 'con' command is executed.
18:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

18:47:51 INFO  : Disconnected from the channel tcfchan#11.
18:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:51:15 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:51:22 INFO  : 'fpga -state' command is executed.
18:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:22 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
18:51:22 INFO  : 'jtag frequency' command is executed.
18:51:22 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:22 INFO  : Context for 'APU' is selected.
18:51:22 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:22 INFO  : Context for 'APU' is selected.
18:51:22 INFO  : 'stop' command is executed.
18:51:23 INFO  : 'ps7_init' command is executed.
18:51:23 INFO  : 'ps7_post_config' command is executed.
18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:23 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:23 INFO  : 'con' command is executed.
18:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

18:51:23 INFO  : Disconnected from the channel tcfchan#12.
19:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:00:04 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:00:27 INFO  : 'fpga -state' command is executed.
19:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:27 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:00:27 INFO  : 'jtag frequency' command is executed.
19:00:27 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:27 INFO  : Context for 'APU' is selected.
19:00:27 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:00:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:27 INFO  : Context for 'APU' is selected.
19:00:27 INFO  : 'stop' command is executed.
19:00:28 INFO  : 'ps7_init' command is executed.
19:00:28 INFO  : 'ps7_post_config' command is executed.
19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : 'con' command is executed.
19:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:00:28 INFO  : Disconnected from the channel tcfchan#13.
19:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:07:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:07:06 INFO  : 'fpga -state' command is executed.
19:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:06 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:07:06 INFO  : 'jtag frequency' command is executed.
19:07:06 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:07 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:07 INFO  : Context for 'APU' is selected.
19:07:08 INFO  : 'stop' command is executed.
19:07:09 INFO  : 'ps7_init' command is executed.
19:07:09 INFO  : 'ps7_post_config' command is executed.
19:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:11 ERROR : Memory write error at 0x100000. AP transaction timeout
19:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

19:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:07:23 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:07:29 INFO  : 'fpga -state' command is executed.
19:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:29 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:07:29 INFO  : 'jtag frequency' command is executed.
19:07:29 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:29 INFO  : Context for 'APU' is selected.
19:07:29 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:29 INFO  : Context for 'APU' is selected.
19:07:30 INFO  : 'stop' command is executed.
19:07:30 INFO  : 'ps7_init' command is executed.
19:07:30 INFO  : 'ps7_post_config' command is executed.
19:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:31 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:31 INFO  : 'con' command is executed.
19:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:07:31 INFO  : Disconnected from the channel tcfchan#14.
19:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:08:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:08:43 INFO  : 'fpga -state' command is executed.
19:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:43 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:08:43 INFO  : 'jtag frequency' command is executed.
19:08:43 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:44 INFO  : Context for 'APU' is selected.
19:08:44 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:44 INFO  : Context for 'APU' is selected.
19:08:45 INFO  : 'stop' command is executed.
19:08:46 INFO  : 'ps7_init' command is executed.
19:08:46 INFO  : 'ps7_post_config' command is executed.
19:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:49 ERROR : Memory write error at 0x100000. AP transaction timeout
19:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

19:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:09:01 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:09:09 INFO  : 'fpga -state' command is executed.
19:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:09 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:09:09 INFO  : 'jtag frequency' command is executed.
19:09:09 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:09 INFO  : Context for 'APU' is selected.
19:09:09 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:09 INFO  : Context for 'APU' is selected.
19:09:09 INFO  : 'stop' command is executed.
19:09:09 INFO  : 'ps7_init' command is executed.
19:09:09 INFO  : 'ps7_post_config' command is executed.
19:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:09 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:09 INFO  : 'con' command is executed.
19:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:09:09 INFO  : Disconnected from the channel tcfchan#15.
19:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:12:24 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:12:42 INFO  : 'fpga -state' command is executed.
19:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:12:42 INFO  : 'jtag frequency' command is executed.
19:12:42 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:43 INFO  : Context for 'APU' is selected.
19:12:43 INFO  : 'stop' command is executed.
19:12:43 INFO  : 'ps7_init' command is executed.
19:12:43 INFO  : 'ps7_post_config' command is executed.
19:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : 'con' command is executed.
19:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:12:43 INFO  : Disconnected from the channel tcfchan#16.
19:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:16:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:17:33 INFO  : 'fpga -state' command is executed.
19:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:17:34 INFO  : 'jtag frequency' command is executed.
19:17:34 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:34 INFO  : Context for 'APU' is selected.
19:17:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:34 INFO  : Context for 'APU' is selected.
19:17:34 INFO  : 'stop' command is executed.
19:17:34 INFO  : 'ps7_init' command is executed.
19:17:34 INFO  : 'ps7_post_config' command is executed.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : 'con' command is executed.
19:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:17:34 INFO  : Disconnected from the channel tcfchan#17.
19:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:19:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:19:41 INFO  : 'fpga -state' command is executed.
19:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:41 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:19:41 INFO  : 'jtag frequency' command is executed.
19:19:41 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:41 INFO  : Context for 'APU' is selected.
19:19:41 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:42 INFO  : Context for 'APU' is selected.
19:19:42 INFO  : 'stop' command is executed.
19:19:42 INFO  : 'ps7_init' command is executed.
19:19:42 INFO  : 'ps7_post_config' command is executed.
19:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:43 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:43 INFO  : 'con' command is executed.
19:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:19:43 INFO  : Disconnected from the channel tcfchan#18.
19:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:22:29 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:22:35 INFO  : 'fpga -state' command is executed.
19:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:35 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:22:35 INFO  : 'jtag frequency' command is executed.
19:22:35 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:36 INFO  : Context for 'APU' is selected.
19:22:36 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:36 INFO  : Context for 'APU' is selected.
19:22:36 INFO  : 'stop' command is executed.
19:22:37 INFO  : 'ps7_init' command is executed.
19:22:37 INFO  : 'ps7_post_config' command is executed.
19:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:37 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:37 INFO  : 'con' command is executed.
19:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:22:37 INFO  : Disconnected from the channel tcfchan#19.
19:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:22:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:23:03 INFO  : 'fpga -state' command is executed.
19:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:03 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:23:03 INFO  : 'jtag frequency' command is executed.
19:23:03 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:04 INFO  : Context for 'APU' is selected.
19:23:04 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:04 INFO  : Context for 'APU' is selected.
19:23:04 INFO  : 'stop' command is executed.
19:23:05 INFO  : 'ps7_init' command is executed.
19:23:05 INFO  : 'ps7_post_config' command is executed.
19:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:05 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:05 INFO  : 'con' command is executed.
19:23:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:23:05 INFO  : Disconnected from the channel tcfchan#20.
19:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:23:54 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:24:01 INFO  : 'fpga -state' command is executed.
19:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:01 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:24:01 INFO  : 'jtag frequency' command is executed.
19:24:01 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:02 INFO  : Context for 'APU' is selected.
19:24:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:02 INFO  : Context for 'APU' is selected.
19:24:02 INFO  : 'stop' command is executed.
19:24:02 INFO  : 'ps7_init' command is executed.
19:24:02 INFO  : 'ps7_post_config' command is executed.
19:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:02 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:02 INFO  : 'con' command is executed.
19:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:24:02 INFO  : Disconnected from the channel tcfchan#21.
19:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:32:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:32:05 INFO  : 'fpga -state' command is executed.
19:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:05 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:32:05 INFO  : 'jtag frequency' command is executed.
19:32:05 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:05 INFO  : Context for 'APU' is selected.
19:32:05 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:05 INFO  : Context for 'APU' is selected.
19:32:06 INFO  : 'stop' command is executed.
19:32:06 INFO  : 'ps7_init' command is executed.
19:32:06 INFO  : 'ps7_post_config' command is executed.
19:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:07 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:07 INFO  : 'con' command is executed.
19:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:32:07 INFO  : Disconnected from the channel tcfchan#22.
19:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:32:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:32:53 INFO  : 'fpga -state' command is executed.
19:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:32:53 INFO  : 'jtag frequency' command is executed.
19:32:53 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:53 INFO  : Context for 'APU' is selected.
19:32:53 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:53 INFO  : Context for 'APU' is selected.
19:32:54 INFO  : 'stop' command is executed.
19:32:55 INFO  : 'ps7_init' command is executed.
19:32:55 INFO  : 'ps7_post_config' command is executed.
19:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:58 ERROR : Memory write error at 0x100000. AP transaction timeout
19:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

19:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:33:06 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:33:14 INFO  : 'fpga -state' command is executed.
19:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:14 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:33:14 INFO  : 'jtag frequency' command is executed.
19:33:14 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:14 INFO  : Context for 'APU' is selected.
19:33:14 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:33:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:14 INFO  : Context for 'APU' is selected.
19:33:14 INFO  : 'stop' command is executed.
19:33:15 INFO  : 'ps7_init' command is executed.
19:33:15 INFO  : 'ps7_post_config' command is executed.
19:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:15 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:15 INFO  : 'con' command is executed.
19:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:33:15 INFO  : Disconnected from the channel tcfchan#23.
19:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:50:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:51:05 INFO  : 'fpga -state' command is executed.
19:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:05 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:51:05 INFO  : 'jtag frequency' command is executed.
19:51:05 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:06 INFO  : Context for 'APU' is selected.
19:51:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:06 INFO  : Context for 'APU' is selected.
19:51:06 INFO  : 'stop' command is executed.
19:51:06 INFO  : 'ps7_init' command is executed.
19:51:06 INFO  : 'ps7_post_config' command is executed.
19:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:06 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:06 INFO  : 'con' command is executed.
19:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:51:06 INFO  : Disconnected from the channel tcfchan#24.
19:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:51:19 INFO  : 'fpga -state' command is executed.
19:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:19 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:51:19 INFO  : 'jtag frequency' command is executed.
19:51:19 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:19 INFO  : Context for 'APU' is selected.
19:51:21 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:22 INFO  : Context for 'APU' is selected.
19:51:22 INFO  : 'stop' command is executed.
19:51:23 INFO  : 'ps7_init' command is executed.
19:51:23 INFO  : 'ps7_post_config' command is executed.
19:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:25 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:25 INFO  : 'con' command is executed.
19:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:51:25 INFO  : Disconnected from the channel tcfchan#25.
21:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:13:29 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:13:35 INFO  : 'fpga -state' command is executed.
21:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:35 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:13:35 INFO  : 'jtag frequency' command is executed.
21:13:35 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:35 INFO  : Context for 'APU' is selected.
21:13:35 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:36 INFO  : Context for 'APU' is selected.
21:13:36 INFO  : 'stop' command is executed.
21:13:37 INFO  : 'ps7_init' command is executed.
21:13:37 INFO  : 'ps7_post_config' command is executed.
21:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:40 ERROR : Memory write error at 0x100000. AP transaction timeout
21:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
----------------End of Script----------------

21:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:14:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:14:06 INFO  : 'fpga -state' command is executed.
21:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:06 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:14:06 INFO  : 'jtag frequency' command is executed.
21:14:06 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:06 INFO  : Context for 'APU' is selected.
21:14:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:06 INFO  : Context for 'APU' is selected.
21:14:06 INFO  : 'stop' command is executed.
21:14:06 INFO  : 'ps7_init' command is executed.
21:14:06 INFO  : 'ps7_post_config' command is executed.
21:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:07 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:07 INFO  : 'con' command is executed.
21:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:14:07 INFO  : Disconnected from the channel tcfchan#26.
21:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:14:51 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:14:57 INFO  : 'fpga -state' command is executed.
21:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:57 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:14:57 INFO  : 'jtag frequency' command is executed.
21:14:57 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:57 INFO  : Context for 'APU' is selected.
21:14:57 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:58 INFO  : Context for 'APU' is selected.
21:14:58 INFO  : 'stop' command is executed.
21:14:58 INFO  : 'ps7_init' command is executed.
21:14:58 INFO  : 'ps7_post_config' command is executed.
21:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:59 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:59 INFO  : 'con' command is executed.
21:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:14:59 INFO  : Disconnected from the channel tcfchan#27.
21:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:22:36 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:22:42 INFO  : 'fpga -state' command is executed.
21:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:22:42 INFO  : 'jtag frequency' command is executed.
21:22:42 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:43 INFO  : Context for 'APU' is selected.
21:22:43 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:43 INFO  : Context for 'APU' is selected.
21:22:43 INFO  : 'stop' command is executed.
21:22:44 INFO  : 'ps7_init' command is executed.
21:22:44 INFO  : 'ps7_post_config' command is executed.
21:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:44 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:44 INFO  : 'con' command is executed.
21:22:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:22:44 INFO  : Disconnected from the channel tcfchan#28.
21:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:23:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:23:15 INFO  : 'fpga -state' command is executed.
21:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:15 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:23:15 INFO  : 'jtag frequency' command is executed.
21:23:15 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:15 INFO  : Context for 'APU' is selected.
21:23:15 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:15 INFO  : Context for 'APU' is selected.
21:23:16 INFO  : 'stop' command is executed.
21:23:16 INFO  : 'ps7_init' command is executed.
21:23:16 INFO  : 'ps7_post_config' command is executed.
21:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:17 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:17 INFO  : 'con' command is executed.
21:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:23:17 INFO  : Disconnected from the channel tcfchan#29.
21:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:27:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:27:34 INFO  : 'fpga -state' command is executed.
21:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:27:34 INFO  : 'jtag frequency' command is executed.
21:27:34 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:34 INFO  : Context for 'APU' is selected.
21:27:35 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:35 INFO  : Context for 'APU' is selected.
21:27:35 INFO  : 'stop' command is executed.
21:27:36 INFO  : 'ps7_init' command is executed.
21:27:36 INFO  : 'ps7_post_config' command is executed.
21:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:36 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:36 INFO  : 'con' command is executed.
21:27:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:27:36 INFO  : Disconnected from the channel tcfchan#30.
21:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:28:30 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:28:44 INFO  : 'fpga -state' command is executed.
21:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:44 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:28:44 INFO  : 'jtag frequency' command is executed.
21:28:44 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:44 INFO  : Context for 'APU' is selected.
21:28:44 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:44 INFO  : Context for 'APU' is selected.
21:28:44 INFO  : 'stop' command is executed.
21:28:44 INFO  : 'ps7_init' command is executed.
21:28:44 INFO  : 'ps7_post_config' command is executed.
21:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:45 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:45 INFO  : 'con' command is executed.
21:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:28:45 INFO  : Disconnected from the channel tcfchan#31.
21:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:29:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:29:14 INFO  : 'fpga -state' command is executed.
21:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:14 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:29:14 INFO  : 'jtag frequency' command is executed.
21:29:14 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:15 INFO  : Context for 'APU' is selected.
21:29:15 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:15 INFO  : Context for 'APU' is selected.
21:29:16 INFO  : 'stop' command is executed.
21:29:16 INFO  : 'ps7_init' command is executed.
21:29:16 INFO  : 'ps7_post_config' command is executed.
21:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:16 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:16 INFO  : 'con' command is executed.
21:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:29:16 INFO  : Disconnected from the channel tcfchan#32.
21:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:29:49 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:29:55 INFO  : 'fpga -state' command is executed.
21:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:55 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:29:55 INFO  : 'jtag frequency' command is executed.
21:29:55 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:55 INFO  : Context for 'APU' is selected.
21:29:56 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:56 INFO  : Context for 'APU' is selected.
21:29:56 INFO  : 'stop' command is executed.
21:29:57 INFO  : 'ps7_init' command is executed.
21:29:57 INFO  : 'ps7_post_config' command is executed.
21:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:57 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:57 INFO  : 'con' command is executed.
21:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:29:57 INFO  : Disconnected from the channel tcfchan#33.
21:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:37:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:37:31 INFO  : 'fpga -state' command is executed.
21:37:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:31 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:37:31 INFO  : 'jtag frequency' command is executed.
21:37:31 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:32 INFO  : Context for 'APU' is selected.
21:37:32 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:32 INFO  : Context for 'APU' is selected.
21:37:32 INFO  : 'stop' command is executed.
21:37:33 INFO  : 'ps7_init' command is executed.
21:37:33 INFO  : 'ps7_post_config' command is executed.
21:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:33 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:34 INFO  : 'con' command is executed.
21:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:37:34 INFO  : Disconnected from the channel tcfchan#34.
21:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:39:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:40:05 INFO  : 'fpga -state' command is executed.
21:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:06 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:40:06 INFO  : 'jtag frequency' command is executed.
21:40:06 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:06 INFO  : Context for 'APU' is selected.
21:40:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:06 INFO  : Context for 'APU' is selected.
21:40:06 INFO  : 'stop' command is executed.
21:40:07 INFO  : 'ps7_init' command is executed.
21:40:07 INFO  : 'ps7_post_config' command is executed.
21:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:07 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:07 INFO  : 'con' command is executed.
21:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:40:07 INFO  : Disconnected from the channel tcfchan#35.
21:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:40:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:40:51 INFO  : 'fpga -state' command is executed.
21:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:52 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:40:52 INFO  : 'jtag frequency' command is executed.
21:40:52 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:52 INFO  : Context for 'APU' is selected.
21:40:52 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:52 INFO  : Context for 'APU' is selected.
21:40:52 INFO  : 'stop' command is executed.
21:40:53 INFO  : 'ps7_init' command is executed.
21:40:53 INFO  : 'ps7_post_config' command is executed.
21:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:54 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:54 INFO  : 'con' command is executed.
21:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:40:54 INFO  : Disconnected from the channel tcfchan#36.
21:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:41:36 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:41:43 INFO  : 'fpga -state' command is executed.
21:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:43 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:41:43 INFO  : 'jtag frequency' command is executed.
21:41:43 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:44 INFO  : Context for 'APU' is selected.
21:41:44 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:44 INFO  : Context for 'APU' is selected.
21:41:44 INFO  : 'stop' command is executed.
21:41:45 INFO  : 'ps7_init' command is executed.
21:41:45 INFO  : 'ps7_post_config' command is executed.
21:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:45 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:45 INFO  : 'con' command is executed.
21:41:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:41:45 INFO  : Disconnected from the channel tcfchan#37.
21:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:41:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:42:06 INFO  : 'fpga -state' command is executed.
21:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:06 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:42:06 INFO  : 'jtag frequency' command is executed.
21:42:06 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:06 INFO  : Context for 'APU' is selected.
21:42:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:06 INFO  : Context for 'APU' is selected.
21:42:06 INFO  : 'stop' command is executed.
21:42:06 INFO  : 'ps7_init' command is executed.
21:42:06 INFO  : 'ps7_post_config' command is executed.
21:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:07 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:07 INFO  : Memory regions updated for context APU
21:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:07 INFO  : 'con' command is executed.
21:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:42:07 INFO  : Launch script is exported to file 'C:\vivado_proj\lab_1\lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
21:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:43:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:44:02 INFO  : 'fpga -state' command is executed.
21:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:44:02 INFO  : 'jtag frequency' command is executed.
21:44:02 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:02 INFO  : Context for 'APU' is selected.
21:44:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:02 INFO  : Context for 'APU' is selected.
21:44:02 INFO  : 'stop' command is executed.
21:44:03 INFO  : 'ps7_init' command is executed.
21:44:03 INFO  : 'ps7_post_config' command is executed.
21:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:03 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:03 INFO  : 'con' command is executed.
21:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:44:03 INFO  : Disconnected from the channel tcfchan#38.
21:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:50:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:51:03 INFO  : 'fpga -state' command is executed.
21:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:04 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:51:04 INFO  : 'jtag frequency' command is executed.
21:51:04 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:04 INFO  : Context for 'APU' is selected.
21:51:04 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:04 INFO  : Context for 'APU' is selected.
21:51:04 INFO  : 'stop' command is executed.
21:51:05 INFO  : 'ps7_init' command is executed.
21:51:05 INFO  : 'ps7_post_config' command is executed.
21:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:05 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:05 INFO  : 'con' command is executed.
21:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:51:05 INFO  : Disconnected from the channel tcfchan#39.
22:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:04:43 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:04:49 INFO  : 'fpga -state' command is executed.
22:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:49 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:04:49 INFO  : 'jtag frequency' command is executed.
22:04:49 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:50 INFO  : Context for 'APU' is selected.
22:04:50 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:50 INFO  : Context for 'APU' is selected.
22:04:50 INFO  : 'stop' command is executed.
22:04:51 INFO  : 'ps7_init' command is executed.
22:04:51 INFO  : 'ps7_post_config' command is executed.
22:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:51 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:52 INFO  : 'con' command is executed.
22:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:04:52 INFO  : Disconnected from the channel tcfchan#40.
22:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:06:03 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:06:09 INFO  : 'fpga -state' command is executed.
22:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:09 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:06:09 INFO  : 'jtag frequency' command is executed.
22:06:09 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:09 INFO  : Context for 'APU' is selected.
22:06:09 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:09 INFO  : Context for 'APU' is selected.
22:06:09 INFO  : 'stop' command is executed.
22:06:09 INFO  : 'ps7_init' command is executed.
22:06:09 INFO  : 'ps7_post_config' command is executed.
22:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:10 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:10 INFO  : 'con' command is executed.
22:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:06:10 INFO  : Disconnected from the channel tcfchan#41.
22:07:50 WARN  : channel "tcfchan#38" closed
21:52:55 INFO  : Registering command handlers for SDK TCF services
21:52:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_1\lab_1.sdk\temp_xsdb_launch_script.tcl
21:52:58 INFO  : XSCT server has started successfully.
21:52:58 INFO  : Successfully done setting XSCT server connection channel  
21:52:59 INFO  : Successfully done setting SDK workspace  
21:52:59 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper.hdf.
21:52:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:54:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:54:57 INFO  : 'fpga -state' command is executed.
21:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:57 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:54:57 INFO  : 'jtag frequency' command is executed.
21:54:57 INFO  : Sourcing of 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:57 INFO  : Context for 'APU' is selected.
21:54:57 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:57 INFO  : Context for 'APU' is selected.
21:54:57 INFO  : 'stop' command is executed.
21:54:57 INFO  : 'ps7_init' command is executed.
21:54:57 INFO  : 'ps7_post_config' command is executed.
21:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:57 INFO  : The application 'C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_1/lab_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_1/lab_1.sdk/lab_1/Debug/lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:57 INFO  : 'con' command is executed.
21:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:54:57 INFO  : Disconnected from the channel tcfchan#1.
