;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB @3, 0
	DJN -1, @-20
	SLT -1, <-20
	SLT 270, 60
	MOV -1, <-20
	SLT 270, 60
	MOV -1, <-20
	SPL 0, <402
	SUB -1, <-20
	SUB -1, <-20
	ADD 210, 0
	ADD 210, 0
	SUB @121, 100
	JMZ 100, 9
	JMZ 270, 60
	SPL 0, 20
	CMP @721, 109
	ADD -1, <-20
	ADD -1, <-20
	SUB @121, 100
	SUB 0, -202
	SPL 0, <402
	SUB @121, 103
	JMN 0, -202
	SUB @-127, 100
	JMN 0, -202
	JMN 0, -202
	CMP -207, <-120
	ADD #270, <1
	ADD 210, 30
	SUB 0, 0
	ADD 270, 60
	ADD #270, <1
	ADD #270, <1
	MOV 7, <20
	ADD 270, 60
	ADD 270, 60
	SUB @3, 0
	JMN <390, #40
	JMN <390, #40
	SUB 300, 0
	SPL 700, 602
	ADD #12, @200
