Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr 14 16:36:16 2025
| Host         : DESKTOP-J4VS4UH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uartWencode_timing_summary_routed.rpt -pb uartWencode_timing_summary_routed.pb -rpx uartWencode_timing_summary_routed.rpx -warn_on_violation
| Design       : uartWencode
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.933        0.000                      0                  159        0.197        0.000                      0                  159        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.933        0.000                      0                  159        0.197        0.000                      0                  159        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.562ns (41.869%)  route 3.557ns (58.131%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.455 r  TransmitReceive/RxBaudCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    TransmitReceive/RxBaudCount_reg[12]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.674 r  TransmitReceive/RxBaudCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.674    TransmitReceive/RxBaudCount_reg[16]_i_1_n_7
    SLICE_X6Y32          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.502    14.292    TransmitReceive/CLK
    SLICE_X6Y32          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/C
                         clock pessimism              0.242    14.534    
                         clock uncertainty           -0.035    14.498    
    SLICE_X6Y32          FDCE (Setup_fdce_C_D)        0.109    14.607    TransmitReceive/RxBaudCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 2.549ns (41.745%)  route 3.557ns (58.255%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.661 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.661    TransmitReceive/RxBaudCount_reg[12]_i_1_n_6
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500    14.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.109    14.605    TransmitReceive/RxBaudCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.541ns (41.668%)  route 3.557ns (58.332%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.653 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.653    TransmitReceive/RxBaudCount_reg[12]_i_1_n_4
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500    14.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.109    14.605    TransmitReceive/RxBaudCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 2.465ns (40.932%)  route 3.557ns (59.068%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    TransmitReceive/RxBaudCount_reg[12]_i_1_n_5
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500    14.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.109    14.605    TransmitReceive/RxBaudCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.445ns (40.735%)  route 3.557ns (59.265%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.557 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.557    TransmitReceive/RxBaudCount_reg[12]_i_1_n_7
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500    14.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.109    14.605    TransmitReceive/RxBaudCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.432ns (40.607%)  route 3.557ns (59.393%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.544 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.544    TransmitReceive/RxBaudCount_reg[8]_i_1_n_6
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499    14.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/C
                         clock pessimism              0.266    14.555    
                         clock uncertainty           -0.035    14.519    
    SLICE_X6Y30          FDCE (Setup_fdce_C_D)        0.109    14.628    TransmitReceive/RxBaudCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.424ns (40.527%)  route 3.557ns (59.473%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.536 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.536    TransmitReceive/RxBaudCount_reg[8]_i_1_n_4
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499    14.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
                         clock pessimism              0.266    14.555    
                         clock uncertainty           -0.035    14.519    
    SLICE_X6Y30          FDCE (Setup_fdce_C_D)        0.109    14.628    TransmitReceive/RxBaudCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.348ns (39.762%)  route 3.557ns (60.238%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.460 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.460    TransmitReceive/RxBaudCount_reg[8]_i_1_n_5
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499    14.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/C
                         clock pessimism              0.266    14.555    
                         clock uncertainty           -0.035    14.519    
    SLICE_X6Y30          FDCE (Setup_fdce_C_D)        0.109    14.628    TransmitReceive/RxBaudCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 2.315ns (39.423%)  route 3.557ns (60.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.427 r  TransmitReceive/RxBaudCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.427    TransmitReceive/RxBaudCount_reg[4]_i_1_n_6
    SLICE_X6Y29          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499    14.289    TransmitReceive/CLK
    SLICE_X6Y29          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/C
                         clock pessimism              0.242    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)        0.109    14.604    TransmitReceive/RxBaudCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.307ns (39.341%)  route 3.557ns (60.659%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.617     4.555    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.073 f  TransmitReceive/RxBaudCount_reg[11]/Q
                         net (fo=8, routed)           1.057     6.130    TransmitReceive/RxBaudCount_reg[11]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.282 f  TransmitReceive/RxBaudCount[0]_i_11/O
                         net (fo=4, routed)           0.671     6.953    TransmitReceive/RxBaudCount[0]_i_11_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.326     7.279 f  TransmitReceive/RxData[0]_i_3/O
                         net (fo=4, routed)           0.457     7.736    TransmitReceive/RxData[0]_i_3_n_0
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.150     7.886 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     9.068    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     9.394 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     9.584    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.104 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.104    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.419 r  TransmitReceive/RxBaudCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.419    TransmitReceive/RxBaudCount_reg[4]_i_1_n_4
    SLICE_X6Y29          FDCE                                         r  TransmitReceive/RxBaudCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499    14.289    TransmitReceive/CLK
    SLICE_X6Y29          FDCE                                         r  TransmitReceive/RxBaudCount_reg[7]/C
                         clock pessimism              0.242    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)        0.109    14.604    TransmitReceive/RxBaudCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 txDataBuffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sTxData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.088%)  route 0.123ns (42.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.585    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  txDataBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.749 r  txDataBuffer_reg[0]/Q
                         net (fo=2, routed)           0.123     1.873    txDataBuffer[0]
    SLICE_X2Y33          FDCE                                         r  sTxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  sTxData_reg[0]/C
                         clock pessimism             -0.341     1.600    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.075     1.675    sTxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sTxData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxShiftReg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.586    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  sTxData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.750 r  sTxData_reg[1]/Q
                         net (fo=1, routed)           0.145     1.895    TransmitReceive/Q[1]
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  TransmitReceive/TxShiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    TransmitReceive/p_1_in[2]
    SLICE_X2Y34          FDPE                                         r  TransmitReceive/TxShiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.943    TransmitReceive/CLK
    SLICE_X2Y34          FDPE                                         r  TransmitReceive/TxShiftReg_reg[2]/C
                         clock pessimism             -0.341     1.601    
    SLICE_X2Y34          FDPE (Hold_fdpe_C_D)         0.121     1.722    TransmitReceive/TxShiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 TransmitReceive/RxData_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Encoder/shift_reg5bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.915%)  route 0.195ns (58.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.583    TransmitReceive/CLK
    SLICE_X3Y30          FDCE                                         r  TransmitReceive/RxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.724 r  TransmitReceive/RxData_reg[0]/Q
                         net (fo=7, routed)           0.195     1.920    Encoder/RxData[0]
    SLICE_X4Y31          FDCE                                         r  Encoder/shift_reg5bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.938    Encoder/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Encoder/shift_reg5bit_reg[4]/C
                         clock pessimism             -0.320     1.617    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.072     1.689    Encoder/shift_reg5bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 txDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sTxData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.586    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  txDataBuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.128     1.714 r  txDataBuffer_reg[5]/Q
                         net (fo=2, routed)           0.131     1.845    txDataBuffer[5]
    SLICE_X2Y33          FDCE                                         r  sTxData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  sTxData_reg[5]/C
                         clock pessimism             -0.342     1.599    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.006     1.605    sTxData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 TransmitReceive/RxShiftReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxShiftReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.581    TransmitReceive/CLK
    SLICE_X5Y29          FDCE                                         r  TransmitReceive/RxShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.722 r  TransmitReceive/RxShiftReg_reg[7]/Q
                         net (fo=1, routed)           0.172     1.895    TransmitReceive/RxShiftReg[7]
    SLICE_X5Y29          FDCE                                         r  TransmitReceive/RxShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.849     1.936    TransmitReceive/CLK
    SLICE_X5Y29          FDCE                                         r  TransmitReceive/RxShiftReg_reg[6]/C
                         clock pessimism             -0.354     1.581    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.070     1.651    TransmitReceive/RxShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 encodeCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encodeCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.586    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  encodeCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.128     1.714 f  encodeCount_reg[1]/Q
                         net (fo=4, routed)           0.116     1.830    TransmitReceive/encodeCount_reg[1]_2
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.104     1.934 r  TransmitReceive/encodeCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    TransmitReceive_n_3
    SLICE_X3Y33          FDCE                                         r  encodeCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  encodeCount_reg[0]/C
                         clock pessimism             -0.355     1.586    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.102     1.688    encodeCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 encodeCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sTxStart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.586    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  encodeCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.128     1.714 r  encodeCount_reg[1]/Q
                         net (fo=4, routed)           0.116     1.830    encodeCount_reg_n_0_[1]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.098     1.928 r  sTxStart_i_1/O
                         net (fo=7, routed)           0.000     1.928    sTxData
    SLICE_X3Y33          FDCE                                         r  sTxStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  sTxStart_reg/C
                         clock pessimism             -0.355     1.586    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     1.678    sTxStart_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TransmitReceive/RxShiftReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxShiftReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.582    TransmitReceive/CLK
    SLICE_X4Y30          FDCE                                         r  TransmitReceive/RxShiftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  TransmitReceive/RxShiftReg_reg[3]/Q
                         net (fo=1, routed)           0.179     1.903    TransmitReceive/RxShiftReg[3]
    SLICE_X4Y30          FDCE                                         r  TransmitReceive/RxShiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.937    TransmitReceive/CLK
    SLICE_X4Y30          FDCE                                         r  TransmitReceive/RxShiftReg_reg[2]/C
                         clock pessimism             -0.354     1.582    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.070     1.652    TransmitReceive/RxShiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.582    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164     1.746 r  TransmitReceive/RxBaudCount_reg[10]/Q
                         net (fo=9, routed)           0.091     1.838    TransmitReceive/RxBaudCount_reg[10]
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.967 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.967    TransmitReceive/RxBaudCount_reg[8]_i_1_n_4
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     1.937    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
                         clock pessimism             -0.354     1.582    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.134     1.716    TransmitReceive/RxBaudCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.583    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.747 r  TransmitReceive/RxBaudCount_reg[14]/Q
                         net (fo=9, routed)           0.091     1.839    TransmitReceive/RxBaudCount_reg[14]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.968 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    TransmitReceive/RxBaudCount_reg[12]_i_1_n_4
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.938    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/C
                         clock pessimism             -0.354     1.583    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.134     1.717    TransmitReceive/RxBaudCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    bitIndex_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    encodeCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    encodeCount_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    sTxData_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    sTxData_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    sTxData_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    sTxData_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    sTxData_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    sTxData_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    bitIndex_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    bitIndex_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    bitIndex_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    bitIndex_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    encodeCount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    sTxData_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TransmitReceive/TxShiftReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 4.006ns (58.010%)  route 2.900ns (41.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     4.561    TransmitReceive/CLK
    SLICE_X2Y34          FDPE                                         r  TransmitReceive/TxShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.518     5.079 r  TransmitReceive/TxShiftReg_reg[0]/Q
                         net (fo=1, routed)           2.900     7.978    UART_RXD_OUT_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    11.466 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.466    UART_RXD_OUT
    R12                                                               r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TransmitReceive/TxShiftReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.353ns (61.237%)  route 0.857ns (38.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.587     1.587    TransmitReceive/CLK
    SLICE_X2Y34          FDPE                                         r  TransmitReceive/TxShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.751 r  TransmitReceive/TxShiftReg_reg[0]/Q
                         net (fo=1, routed)           0.857     2.608    UART_RXD_OUT_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.189     3.797 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    UART_RXD_OUT
    R12                                                               r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 3.027ns (45.621%)  route 3.608ns (54.379%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.299 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.299    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.416 r  TransmitReceive/RxBaudCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.416    TransmitReceive/RxBaudCount_reg[12]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.635 r  TransmitReceive/RxBaudCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.635    TransmitReceive/RxBaudCount_reg[16]_i_1_n_7
    SLICE_X6Y32          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.502     4.292    TransmitReceive/CLK
    SLICE_X6Y32          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 3.014ns (45.514%)  route 3.608ns (54.486%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.299 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.299    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.622 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.622    TransmitReceive/RxBaudCount_reg[12]_i_1_n_6
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500     4.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.614ns  (logic 3.006ns (45.448%)  route 3.608ns (54.552%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.299 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.299    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.614 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.614    TransmitReceive/RxBaudCount_reg[12]_i_1_n_4
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500     4.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 2.930ns (44.814%)  route 3.608ns (55.186%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.299 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.299    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.538 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.538    TransmitReceive/RxBaudCount_reg[12]_i_1_n_5
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500     4.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 2.910ns (44.645%)  route 3.608ns (55.355%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.299 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.299    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.518 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.518    TransmitReceive/RxBaudCount_reg[12]_i_1_n_7
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500     4.290    TransmitReceive/CLK
    SLICE_X6Y31          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.505ns  (logic 2.897ns (44.534%)  route 3.608ns (55.466%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.505 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.505    TransmitReceive/RxBaudCount_reg[8]_i_1_n_6
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499     4.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 2.889ns (44.466%)  route 3.608ns (55.534%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.497 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.497    TransmitReceive/RxBaudCount_reg[8]_i_1_n_4
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499     4.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 2.813ns (43.808%)  route 3.608ns (56.192%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.421 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.421    TransmitReceive/RxBaudCount_reg[8]_i_1_n_5
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499     4.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 2.793ns (43.633%)  route 3.608ns (56.367%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.182 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.182    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.401 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.401    TransmitReceive/RxBaudCount_reg[8]_i_1_n_7
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499     4.289    TransmitReceive/CLK
    SLICE_X6Y30          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 2.780ns (43.518%)  route 3.608ns (56.482%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           2.236     3.697    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.150     3.847 r  TransmitReceive/RxBaudCount[0]_i_14/O
                         net (fo=7, routed)           1.182     5.029    TransmitReceive/RxBaudCount[0]_i_14_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.326     5.355 r  TransmitReceive/RxBaudCount[0]_i_6/O
                         net (fo=1, routed)           0.190     5.545    TransmitReceive/RxBaudCount[0]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.065 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.065    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 r  TransmitReceive/RxBaudCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.388    TransmitReceive/RxBaudCount_reg[4]_i_1_n_6
    SLICE_X6Y29          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.499     4.289    TransmitReceive/CLK
    SLICE_X6Y29          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.228ns (22.779%)  route 0.772ns (77.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.772     1.000    TransmitReceive/AS[0]
    SLICE_X1Y38          FDCE                                         f  TransmitReceive/TxBaudCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.860     1.947    TransmitReceive/CLK
    SLICE_X1Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[16]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxShiftReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.229ns (21.851%)  route 0.819ns (78.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=5, routed)           0.819     1.048    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y29          FDCE                                         r  TransmitReceive/RxShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.849     1.936    TransmitReceive/CLK
    SLICE_X5Y29          FDCE                                         r  TransmitReceive/RxShiftReg_reg[7]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.228ns (21.413%)  route 0.836ns (78.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.836     1.063    TransmitReceive/AS[0]
    SLICE_X1Y37          FDCE                                         f  TransmitReceive/TxBaudCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.945    TransmitReceive/CLK
    SLICE_X1Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[12]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.228ns (21.413%)  route 0.836ns (78.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.836     1.063    TransmitReceive/AS[0]
    SLICE_X1Y37          FDCE                                         f  TransmitReceive/TxBaudCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.945    TransmitReceive/CLK
    SLICE_X1Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[13]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.228ns (21.413%)  route 0.836ns (78.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.836     1.063    TransmitReceive/AS[0]
    SLICE_X1Y37          FDCE                                         f  TransmitReceive/TxBaudCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.945    TransmitReceive/CLK
    SLICE_X1Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[14]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.228ns (21.413%)  route 0.836ns (78.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.836     1.063    TransmitReceive/AS[0]
    SLICE_X1Y37          FDCE                                         f  TransmitReceive/TxBaudCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.945    TransmitReceive/CLK
    SLICE_X1Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[15]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Encoder/shift_reg3bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.276ns (25.030%)  route 0.827ns (74.970%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    H18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.827     1.058    Encoder/SW_IBUF[1]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.103 r  Encoder/shift_reg3bit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.103    Encoder/shift_reg3bit[1]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  Encoder/shift_reg3bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.941    Encoder/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  Encoder/shift_reg3bit_reg[1]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Encoder/shift_reg3bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.276ns (25.007%)  route 0.828ns (74.993%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    H18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.828     1.059    Encoder/SW_IBUF[1]
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.104 r  Encoder/shift_reg3bit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.104    Encoder/shift_reg3bit[0]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  Encoder/shift_reg3bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.941    Encoder/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  Encoder/shift_reg3bit_reg[0]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.228ns (20.202%)  route 0.899ns (79.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.899     1.127    TransmitReceive/AS[0]
    SLICE_X1Y36          FDCE                                         f  TransmitReceive/TxBaudCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X1Y36          FDCE                                         r  TransmitReceive/TxBaudCount_reg[10]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/TxBaudCount_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.228ns (20.202%)  route 0.899ns (79.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=87, routed)          0.899     1.127    TransmitReceive/AS[0]
    SLICE_X1Y36          FDCE                                         f  TransmitReceive/TxBaudCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X1Y36          FDCE                                         r  TransmitReceive/TxBaudCount_reg[11]/C





