# Phase-locked-loop-IC-design


[Unknown](https://user-images.githubusercontent.com/78468534/127773628-e4e34bdf-b1f9-419e-a96e-614dadd79a9b.jpeg)
VSD workshop - Phase Locked Loop(PLL) IC Design!

This repo is the report for 5-day workshop on RTL design using Verilog with SKY130 Technology by VLSI sytem design.
