verilog-indent-level-module is a variable defined in `verilog-mode.el'.<br/>Its value is 3<br/><br/>  This variable is safe as a file local variable if its value<br/>  satisfies the predicate `integerp'.<br/><br/>Documentation:<br/>Indentation of Module level Verilog statements (eg always, initial).<br/>Set to 0 to get initial and always statements lined up on the left side of<br/>your screen.<br/><br/>You can customize this variable.