#include <arancini/input/x86/translators/translators.h>
#include <arancini/ir/ir-builder.h>
#include <arancini/ir/node.h>

using namespace arancini::ir;
using namespace arancini::input::x86::translators;

void atomic_translator::do_translate() {
    switch (xed_decoded_inst_get_iclass(xed_inst())) {
    case XED_ICLASS_XADD_LOCK: {
        // if LOCK prefix, dst is a memory address
        auto dst = compute_address(0);
        auto src = read_operand(1);

        auto xadd = builder().insert_atomic_xadd(dst->val(), src->val());
        write_operand(1, xadd->val());
        write_flags(xadd, flag_op::update, flag_op::update, flag_op::update,
                    flag_op::update, flag_op::update, flag_op::update);

        break;
    }

    case XED_ICLASS_XCHG: {
        // if an operand is memory, xchg becomes atomic
        if (is_memory_operand(0)) {
            auto xchg = builder().insert_atomic_xchg(compute_address(0)->val(),
                                                     read_operand(1)->val());
            write_operand(1, xchg->val());
        } else if (is_memory_operand(1)) {
            auto xchg = builder().insert_atomic_xchg(compute_address(1)->val(),
                                                     read_operand(0)->val());
            write_operand(0, xchg->val());
        } else {
            auto op0 = read_operand(0);

            auto tmp = builder().alloc_local(op0->val().type());
            builder().insert_write_local(tmp, op0->val());

            write_operand(0, read_operand(1)->val());
            write_operand(1, builder().insert_read_local(tmp)->val());
        }
        break;
    }

    case XED_ICLASS_CMPXCHG_LOCK: {
        auto dst = compute_address(0);
        auto acc = read_operand(2);
        auto src = read_operand(1);

        auto res =
            builder().insert_atomic_cmpxchg(dst->val(), acc->val(), src->val());
        write_operand(2, res->val());
        write_flags(res, flag_op::update, flag_op::update, flag_op::update,
                    flag_op::update, flag_op::update, flag_op::update);
        break;
    }

    case XED_ICLASS_ADD_LOCK: {
        auto dst = compute_address(0);
        auto src = read_operand(1);

        auto res = builder().insert_atomic_binop(binary_atomic_op::add,
                                                 dst->val(), src->val());
        write_flags(res, flag_op::update, flag_op::update, flag_op::update,
                    flag_op::update, flag_op::update, flag_op::update);
        break;
    }

    case XED_ICLASS_SUB_LOCK: {
        auto dst = compute_address(0);
        auto src = read_operand(1);

        auto res = builder().insert_atomic_binop(binary_atomic_op::sub,
                                                 dst->val(), src->val());
        write_flags(res, flag_op::update, flag_op::update, flag_op::update,
                    flag_op::update, flag_op::update, flag_op::update);
        break;
    }

    case XED_ICLASS_AND_LOCK: {
        auto op0 = compute_address(0);
        auto op1 = read_operand(1);

        auto res = builder().insert_atomic_binop(binary_atomic_op::band,
                                                 op0->val(), op1->val());
        write_flags(res, flag_op::update, flag_op::set0, flag_op::set0,
                    flag_op::update, flag_op::update, flag_op::ignore);
        break;
    }

    case XED_ICLASS_OR_LOCK: {
        auto op0 = compute_address(0);
        auto op1 = read_operand(1);

        auto res = builder().insert_atomic_binop(binary_atomic_op::bor,
                                                 op0->val(), op1->val());
        write_flags(res, flag_op::update, flag_op::set0, flag_op::set0,
                    flag_op::update, flag_op::update, flag_op::ignore);
        break;
    }

    case XED_ICLASS_INC_LOCK: {
        auto src = compute_address(0);
        auto res = builder().insert_atomic_binop(
            binary_atomic_op::add, src->val(),
            builder().insert_constant_i(src->val().type(), 1)->val());
        write_flags(res, flag_op::update, flag_op::ignore, flag_op::update,
                    flag_op::update, flag_op::update, flag_op::update);
        break;
    }

    case XED_ICLASS_DEC_LOCK: {
        auto src = compute_address(0);
        auto res = builder().insert_atomic_binop(
            binary_atomic_op::sub, src->val(),
            builder().insert_constant_i(src->val().type(), 1)->val());
        write_flags(res, flag_op::update, flag_op::ignore, flag_op::update,
                    flag_op::update, flag_op::update, flag_op::update);
        break;
    }

    case XED_ICLASS_BTS_LOCK: {
        auto dst = compute_address(0);
        auto width = get_operand_width(0);
        auto bit = xed_decoded_inst_get_unsigned_immediate(xed_inst()) % width;
        auto mask = builder().insert_constant_i(value_type::u(width), 1ull << bit);
        auto res = builder().insert_atomic_binop(binary_atomic_op::bts,
                                                 dst->val(), mask->val());
        write_flags(res, flag_op::ignore, flag_op::set0, flag_op::ignore,
                    flag_op::ignore, flag_op::ignore, flag_op::ignore);
        break;
    }

    default:
        throw std::runtime_error("unsupported atomic instruction");
    }
}
