[design_space]
    f_s_min_max_list=[50e3, 300e3]
    l_s_min_max_list=[20e-6, 900e-6]
    l_1_min_max_list=[10e-6, 10e-3]
    l_2__min_max_list=[10e-6, 1e-3]
    n_min_max_list=[3, 7]
    transistor_1_name_list=['CREE_C3M0065100J', 'CREE_C3M0120100J']
    transistor_2_name_list=['CREE_C3M0060065J', 'CREE_C3M0120065J']
    c_par_1=16e-12
    c_par_2=16e-12

[output_range]
    v1_min_max_list=[690, 710]
    v2_min_max_list=[175, 295]
    p_min_max_list=[-2000, 2200]


[sampling]
    sampling_method="latin_hypercube"
    sampling_points=10
    v1_additional_user_point_list=[700, 705]
    v2_additional_user_point_list=[200, 290]
    p_additional_user_point_list=[-1800, 1700]
    additional_user_weighting_point_list=[0.5, 0.2]

[filter_distance]
    number_filtered_designs = 1
    difference_percentage = 5