

================================================================
== Vivado HLS Report for 'offload_Loop_offload_s0_y_yi_proc'
================================================================
* Date:           Thu Mar  2 19:23:22 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10301|  10301|  10301|  10301|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- _offload_s0_y_yi   |  10300|  10300|       103|          -|          -|   100|    no    |
        | + _offload_s0_x_xi  |    100|    100|         2|          1|          1|   100|    yes   |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_p0_to_offload_s0_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 1.57ns
newFuncRoot:1  br label %.preheader


 <State 2>: 3.34ns
ST_2: p_offload_s0_y_yi [1/1] 0.00ns
.preheader:0  %p_offload_s0_y_yi = phi i7 [ %p_offload_s0_y_yi_1, %0 ], [ 0, %newFuncRoot ]

ST_2: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i14 [ %next_mul, %0 ], [ 0, %newFuncRoot ]

ST_2: next_mul [1/1] 1.96ns
.preheader:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond4 [1/1] 1.97ns
.preheader:3  %exitcond4 = icmp eq i7 %p_offload_s0_y_yi, -28

ST_2: empty_5 [1/1] 0.00ns
.preheader:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: p_offload_s0_y_yi_1 [1/1] 1.72ns
.preheader:5  %p_offload_s0_y_yi_1 = add i7 %p_offload_s0_y_yi, 1

ST_2: stg_14 [1/1] 0.00ns
.preheader:6  br i1 %exitcond4, label %.exitStub, label %2

ST_2: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1810) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1810) nounwind

ST_2: stg_17 [1/1] 1.57ns
:2  br label %1

ST_2: stg_18 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 3.34ns
ST_3: p_offload_s0_x_xi [1/1] 0.00ns
:0  %p_offload_s0_x_xi = phi i7 [ 0, %2 ], [ %p_offload_s0_x_xi_1, %3 ]

ST_3: p_offload_s0_x_xi_cast8 [1/1] 0.00ns
:1  %p_offload_s0_x_xi_cast8 = zext i7 %p_offload_s0_x_xi to i14

ST_3: exitcond [1/1] 1.97ns
:2  %exitcond = icmp eq i7 %p_offload_s0_x_xi, -28

ST_3: empty_7 [1/1] 0.00ns
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: p_offload_s0_x_xi_1 [1/1] 1.72ns
:4  %p_offload_s0_x_xi_1 = add i7 %p_offload_s0_x_xi, 1

ST_3: stg_24 [1/1] 0.00ns
:5  br i1 %exitcond, label %0, label %3

ST_3: p_273 [1/1] 1.96ns
:4  %p_273 = add i14 %phi_mul, %p_offload_s0_x_xi_cast8


 <State 4>: 3.71ns
ST_4: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1811) nounwind

ST_4: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1811) nounwind

ST_4: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_4: p_271 [1/1] 1.00ns
:3  %p_271 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_p0_to_offload_s0_stream_V)

ST_4: tmp_6 [1/1] 0.00ns
:5  %tmp_6 = zext i14 %p_273 to i64

ST_4: p_offload_addr [1/1] 0.00ns
:6  %p_offload_addr = getelementptr [10000 x i8]* %p_offload, i64 0, i64 %tmp_6

ST_4: stg_32 [1/1] 2.71ns
:7  store i8 %p_271, i8* %p_offload_addr, align 1

ST_4: empty_8 [1/1] 0.00ns
:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1811, i32 %tmp_8) nounwind

ST_4: stg_34 [1/1] 0.00ns
:9  br label %1


 <State 5>: 0.00ns
ST_5: empty_6 [1/1] 0.00ns
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1810, i32 %tmp_2) nounwind

ST_5: stg_36 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
