

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_shrinkage_loop'
================================================================
* Date:           Mon Aug 18 15:42:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       28|        ?|  93.324 ns|         ?|   28|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- shrinkage_loop  |       26|        ?|        27|          1|          1|  1 ~ ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      273|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      954|      724|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     1640|      576|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     2594|     1609|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U251     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U252     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U248  |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U249  |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U250  |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |sparsemux_33_4_32_1_1_U253           |sparsemux_33_4_32_1_1           |        0|   0|    0|   65|    0|
    |sparsemux_33_4_32_1_1_U254           |sparsemux_33_4_32_1_1           |        0|   0|    0|   65|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   6|  954|  724|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln654_fu_848_p2      |         +|   0|  0|  38|          31|           1|
    |and_ln659_fu_1115_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln660_fu_1163_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln654_fu_842_p2     |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln659_1_fu_1103_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln659_fu_1097_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln660_1_fu_1151_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln660_fu_1145_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln659_fu_1109_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln660_fu_1157_p2      |        or|   0|  0|   2|           1|           1|
    |abs0_fu_1121_p3          |    select|   0|  0|  32|           1|          32|
    |abs1_fu_1169_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln658_fu_1070_p2     |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 273|         163|         141|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |i_fu_184                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |abs0_reg_1479                      |  32|   0|   32|          0|
    |abs1_reg_1484                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_184                           |  31|   0|   31|          0|
    |sub0_reg_1465                      |  32|   0|   32|          0|
    |sub0_reg_1465_pp0_iter17_reg       |  32|   0|   32|          0|
    |sub1_reg_1472                      |  32|   0|   32|          0|
    |sub1_reg_1472_pp0_iter17_reg       |  32|   0|   32|          0|
    |sub5_reg_1489                      |  32|   0|   32|          0|
    |tmp_8_reg_1439                     |  32|   0|   32|          0|
    |tmp_9_reg_1444                     |  32|   0|   32|          0|
    |trunc_ln654_reg_1193               |   4|   0|    4|          0|
    |xor_ln658_reg_1455                 |  32|   0|   32|          0|
    |z_10_addr_reg_1409                 |   3|   0|    3|          0|
    |z_11_addr_reg_1414                 |   3|   0|    3|          0|
    |z_12_addr_reg_1419                 |   3|   0|    3|          0|
    |z_13_addr_reg_1424                 |   3|   0|    3|          0|
    |z_14_addr_reg_1429                 |   3|   0|    3|          0|
    |z_15_addr_reg_1434                 |   3|   0|    3|          0|
    |z_1_addr_reg_1364                  |   3|   0|    3|          0|
    |z_2_addr_reg_1369                  |   3|   0|    3|          0|
    |z_3_addr_reg_1374                  |   3|   0|    3|          0|
    |z_4_addr_reg_1379                  |   3|   0|    3|          0|
    |z_5_addr_reg_1384                  |   3|   0|    3|          0|
    |z_6_addr_reg_1389                  |   3|   0|    3|          0|
    |z_7_addr_reg_1394                  |   3|   0|    3|          0|
    |z_8_addr_reg_1399                  |   3|   0|    3|          0|
    |z_9_addr_reg_1404                  |   3|   0|    3|          0|
    |z_addr_reg_1359                    |   3|   0|    3|          0|
    |zval_reg_1449                      |  32|   0|   32|          0|
    |trunc_ln654_reg_1193               |  64|  32|    4|          0|
    |z_10_addr_reg_1409                 |  64|  32|    3|          0|
    |z_11_addr_reg_1414                 |  64|  32|    3|          0|
    |z_12_addr_reg_1419                 |  64|  32|    3|          0|
    |z_13_addr_reg_1424                 |  64|  32|    3|          0|
    |z_14_addr_reg_1429                 |  64|  32|    3|          0|
    |z_15_addr_reg_1434                 |  64|  32|    3|          0|
    |z_1_addr_reg_1364                  |  64|  32|    3|          0|
    |z_2_addr_reg_1369                  |  64|  32|    3|          0|
    |z_3_addr_reg_1374                  |  64|  32|    3|          0|
    |z_4_addr_reg_1379                  |  64|  32|    3|          0|
    |z_5_addr_reg_1384                  |  64|  32|    3|          0|
    |z_6_addr_reg_1389                  |  64|  32|    3|          0|
    |z_7_addr_reg_1394                  |  64|  32|    3|          0|
    |z_8_addr_reg_1399                  |  64|  32|    3|          0|
    |z_9_addr_reg_1404                  |  64|  32|    3|          0|
    |z_addr_reg_1359                    |  64|  32|    3|          0|
    |zval_reg_1449                      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1640| 576|  572|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|grp_fu_1657_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|grp_fu_1657_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|grp_fu_1657_p_opcode  |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|grp_fu_1657_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|grp_fu_1657_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_shrinkage_loop|  return value|
|chunk                 |   in|   31|     ap_none|                            chunk|        scalar|
|z_15_address0         |  out|    3|   ap_memory|                             z_15|         array|
|z_15_ce0              |  out|    1|   ap_memory|                             z_15|         array|
|z_15_we0              |  out|    1|   ap_memory|                             z_15|         array|
|z_15_d0               |  out|   32|   ap_memory|                             z_15|         array|
|z_14_address0         |  out|    3|   ap_memory|                             z_14|         array|
|z_14_ce0              |  out|    1|   ap_memory|                             z_14|         array|
|z_14_we0              |  out|    1|   ap_memory|                             z_14|         array|
|z_14_d0               |  out|   32|   ap_memory|                             z_14|         array|
|z_13_address0         |  out|    3|   ap_memory|                             z_13|         array|
|z_13_ce0              |  out|    1|   ap_memory|                             z_13|         array|
|z_13_we0              |  out|    1|   ap_memory|                             z_13|         array|
|z_13_d0               |  out|   32|   ap_memory|                             z_13|         array|
|z_12_address0         |  out|    3|   ap_memory|                             z_12|         array|
|z_12_ce0              |  out|    1|   ap_memory|                             z_12|         array|
|z_12_we0              |  out|    1|   ap_memory|                             z_12|         array|
|z_12_d0               |  out|   32|   ap_memory|                             z_12|         array|
|z_11_address0         |  out|    3|   ap_memory|                             z_11|         array|
|z_11_ce0              |  out|    1|   ap_memory|                             z_11|         array|
|z_11_we0              |  out|    1|   ap_memory|                             z_11|         array|
|z_11_d0               |  out|   32|   ap_memory|                             z_11|         array|
|z_10_address0         |  out|    3|   ap_memory|                             z_10|         array|
|z_10_ce0              |  out|    1|   ap_memory|                             z_10|         array|
|z_10_we0              |  out|    1|   ap_memory|                             z_10|         array|
|z_10_d0               |  out|   32|   ap_memory|                             z_10|         array|
|z_9_address0          |  out|    3|   ap_memory|                              z_9|         array|
|z_9_ce0               |  out|    1|   ap_memory|                              z_9|         array|
|z_9_we0               |  out|    1|   ap_memory|                              z_9|         array|
|z_9_d0                |  out|   32|   ap_memory|                              z_9|         array|
|z_8_address0          |  out|    3|   ap_memory|                              z_8|         array|
|z_8_ce0               |  out|    1|   ap_memory|                              z_8|         array|
|z_8_we0               |  out|    1|   ap_memory|                              z_8|         array|
|z_8_d0                |  out|   32|   ap_memory|                              z_8|         array|
|z_7_address0          |  out|    3|   ap_memory|                              z_7|         array|
|z_7_ce0               |  out|    1|   ap_memory|                              z_7|         array|
|z_7_we0               |  out|    1|   ap_memory|                              z_7|         array|
|z_7_d0                |  out|   32|   ap_memory|                              z_7|         array|
|z_6_address0          |  out|    3|   ap_memory|                              z_6|         array|
|z_6_ce0               |  out|    1|   ap_memory|                              z_6|         array|
|z_6_we0               |  out|    1|   ap_memory|                              z_6|         array|
|z_6_d0                |  out|   32|   ap_memory|                              z_6|         array|
|z_5_address0          |  out|    3|   ap_memory|                              z_5|         array|
|z_5_ce0               |  out|    1|   ap_memory|                              z_5|         array|
|z_5_we0               |  out|    1|   ap_memory|                              z_5|         array|
|z_5_d0                |  out|   32|   ap_memory|                              z_5|         array|
|z_4_address0          |  out|    3|   ap_memory|                              z_4|         array|
|z_4_ce0               |  out|    1|   ap_memory|                              z_4|         array|
|z_4_we0               |  out|    1|   ap_memory|                              z_4|         array|
|z_4_d0                |  out|   32|   ap_memory|                              z_4|         array|
|z_3_address0          |  out|    3|   ap_memory|                              z_3|         array|
|z_3_ce0               |  out|    1|   ap_memory|                              z_3|         array|
|z_3_we0               |  out|    1|   ap_memory|                              z_3|         array|
|z_3_d0                |  out|   32|   ap_memory|                              z_3|         array|
|z_2_address0          |  out|    3|   ap_memory|                              z_2|         array|
|z_2_ce0               |  out|    1|   ap_memory|                              z_2|         array|
|z_2_we0               |  out|    1|   ap_memory|                              z_2|         array|
|z_2_d0                |  out|   32|   ap_memory|                              z_2|         array|
|z_1_address0          |  out|    3|   ap_memory|                              z_1|         array|
|z_1_ce0               |  out|    1|   ap_memory|                              z_1|         array|
|z_1_we0               |  out|    1|   ap_memory|                              z_1|         array|
|z_1_d0                |  out|   32|   ap_memory|                              z_1|         array|
|z_address0            |  out|    3|   ap_memory|                                z|         array|
|z_ce0                 |  out|    1|   ap_memory|                                z|         array|
|z_we0                 |  out|    1|   ap_memory|                                z|         array|
|z_d0                  |  out|   32|   ap_memory|                                z|         array|
|x_hat_address0        |  out|    3|   ap_memory|                            x_hat|         array|
|x_hat_ce0             |  out|    1|   ap_memory|                            x_hat|         array|
|x_hat_q0              |   in|   32|   ap_memory|                            x_hat|         array|
|x_hat_1_address0      |  out|    3|   ap_memory|                          x_hat_1|         array|
|x_hat_1_ce0           |  out|    1|   ap_memory|                          x_hat_1|         array|
|x_hat_1_q0            |   in|   32|   ap_memory|                          x_hat_1|         array|
|x_hat_2_address0      |  out|    3|   ap_memory|                          x_hat_2|         array|
|x_hat_2_ce0           |  out|    1|   ap_memory|                          x_hat_2|         array|
|x_hat_2_q0            |   in|   32|   ap_memory|                          x_hat_2|         array|
|x_hat_3_address0      |  out|    3|   ap_memory|                          x_hat_3|         array|
|x_hat_3_ce0           |  out|    1|   ap_memory|                          x_hat_3|         array|
|x_hat_3_q0            |   in|   32|   ap_memory|                          x_hat_3|         array|
|x_hat_4_address0      |  out|    3|   ap_memory|                          x_hat_4|         array|
|x_hat_4_ce0           |  out|    1|   ap_memory|                          x_hat_4|         array|
|x_hat_4_q0            |   in|   32|   ap_memory|                          x_hat_4|         array|
|x_hat_5_address0      |  out|    3|   ap_memory|                          x_hat_5|         array|
|x_hat_5_ce0           |  out|    1|   ap_memory|                          x_hat_5|         array|
|x_hat_5_q0            |   in|   32|   ap_memory|                          x_hat_5|         array|
|x_hat_6_address0      |  out|    3|   ap_memory|                          x_hat_6|         array|
|x_hat_6_ce0           |  out|    1|   ap_memory|                          x_hat_6|         array|
|x_hat_6_q0            |   in|   32|   ap_memory|                          x_hat_6|         array|
|x_hat_7_address0      |  out|    3|   ap_memory|                          x_hat_7|         array|
|x_hat_7_ce0           |  out|    1|   ap_memory|                          x_hat_7|         array|
|x_hat_7_q0            |   in|   32|   ap_memory|                          x_hat_7|         array|
|x_hat_8_address0      |  out|    3|   ap_memory|                          x_hat_8|         array|
|x_hat_8_ce0           |  out|    1|   ap_memory|                          x_hat_8|         array|
|x_hat_8_q0            |   in|   32|   ap_memory|                          x_hat_8|         array|
|x_hat_9_address0      |  out|    3|   ap_memory|                          x_hat_9|         array|
|x_hat_9_ce0           |  out|    1|   ap_memory|                          x_hat_9|         array|
|x_hat_9_q0            |   in|   32|   ap_memory|                          x_hat_9|         array|
|x_hat_10_address0     |  out|    3|   ap_memory|                         x_hat_10|         array|
|x_hat_10_ce0          |  out|    1|   ap_memory|                         x_hat_10|         array|
|x_hat_10_q0           |   in|   32|   ap_memory|                         x_hat_10|         array|
|x_hat_11_address0     |  out|    3|   ap_memory|                         x_hat_11|         array|
|x_hat_11_ce0          |  out|    1|   ap_memory|                         x_hat_11|         array|
|x_hat_11_q0           |   in|   32|   ap_memory|                         x_hat_11|         array|
|x_hat_12_address0     |  out|    3|   ap_memory|                         x_hat_12|         array|
|x_hat_12_ce0          |  out|    1|   ap_memory|                         x_hat_12|         array|
|x_hat_12_q0           |   in|   32|   ap_memory|                         x_hat_12|         array|
|x_hat_13_address0     |  out|    3|   ap_memory|                         x_hat_13|         array|
|x_hat_13_ce0          |  out|    1|   ap_memory|                         x_hat_13|         array|
|x_hat_13_q0           |   in|   32|   ap_memory|                         x_hat_13|         array|
|x_hat_14_address0     |  out|    3|   ap_memory|                         x_hat_14|         array|
|x_hat_14_ce0          |  out|    1|   ap_memory|                         x_hat_14|         array|
|x_hat_14_q0           |   in|   32|   ap_memory|                         x_hat_14|         array|
|x_hat_15_address0     |  out|    3|   ap_memory|                         x_hat_15|         array|
|x_hat_15_ce0          |  out|    1|   ap_memory|                         x_hat_15|         array|
|x_hat_15_q0           |   in|   32|   ap_memory|                         x_hat_15|         array|
|u_address0            |  out|    3|   ap_memory|                                u|         array|
|u_ce0                 |  out|    1|   ap_memory|                                u|         array|
|u_q0                  |   in|   32|   ap_memory|                                u|         array|
|u_1_address0          |  out|    3|   ap_memory|                              u_1|         array|
|u_1_ce0               |  out|    1|   ap_memory|                              u_1|         array|
|u_1_q0                |   in|   32|   ap_memory|                              u_1|         array|
|u_2_address0          |  out|    3|   ap_memory|                              u_2|         array|
|u_2_ce0               |  out|    1|   ap_memory|                              u_2|         array|
|u_2_q0                |   in|   32|   ap_memory|                              u_2|         array|
|u_3_address0          |  out|    3|   ap_memory|                              u_3|         array|
|u_3_ce0               |  out|    1|   ap_memory|                              u_3|         array|
|u_3_q0                |   in|   32|   ap_memory|                              u_3|         array|
|u_4_address0          |  out|    3|   ap_memory|                              u_4|         array|
|u_4_ce0               |  out|    1|   ap_memory|                              u_4|         array|
|u_4_q0                |   in|   32|   ap_memory|                              u_4|         array|
|u_5_address0          |  out|    3|   ap_memory|                              u_5|         array|
|u_5_ce0               |  out|    1|   ap_memory|                              u_5|         array|
|u_5_q0                |   in|   32|   ap_memory|                              u_5|         array|
|u_6_address0          |  out|    3|   ap_memory|                              u_6|         array|
|u_6_ce0               |  out|    1|   ap_memory|                              u_6|         array|
|u_6_q0                |   in|   32|   ap_memory|                              u_6|         array|
|u_7_address0          |  out|    3|   ap_memory|                              u_7|         array|
|u_7_ce0               |  out|    1|   ap_memory|                              u_7|         array|
|u_7_q0                |   in|   32|   ap_memory|                              u_7|         array|
|u_8_address0          |  out|    3|   ap_memory|                              u_8|         array|
|u_8_ce0               |  out|    1|   ap_memory|                              u_8|         array|
|u_8_q0                |   in|   32|   ap_memory|                              u_8|         array|
|u_9_address0          |  out|    3|   ap_memory|                              u_9|         array|
|u_9_ce0               |  out|    1|   ap_memory|                              u_9|         array|
|u_9_q0                |   in|   32|   ap_memory|                              u_9|         array|
|u_10_address0         |  out|    3|   ap_memory|                             u_10|         array|
|u_10_ce0              |  out|    1|   ap_memory|                             u_10|         array|
|u_10_q0               |   in|   32|   ap_memory|                             u_10|         array|
|u_11_address0         |  out|    3|   ap_memory|                             u_11|         array|
|u_11_ce0              |  out|    1|   ap_memory|                             u_11|         array|
|u_11_q0               |   in|   32|   ap_memory|                             u_11|         array|
|u_12_address0         |  out|    3|   ap_memory|                             u_12|         array|
|u_12_ce0              |  out|    1|   ap_memory|                             u_12|         array|
|u_12_q0               |   in|   32|   ap_memory|                             u_12|         array|
|u_13_address0         |  out|    3|   ap_memory|                             u_13|         array|
|u_13_ce0              |  out|    1|   ap_memory|                             u_13|         array|
|u_13_q0               |   in|   32|   ap_memory|                             u_13|         array|
|u_14_address0         |  out|    3|   ap_memory|                             u_14|         array|
|u_14_ce0              |  out|    1|   ap_memory|                             u_14|         array|
|u_14_q0               |   in|   32|   ap_memory|                             u_14|         array|
|u_15_address0         |  out|    3|   ap_memory|                             u_15|         array|
|u_15_ce0              |  out|    1|   ap_memory|                             u_15|         array|
|u_15_q0               |   in|   32|   ap_memory|                             u_15|         array|
|rho                   |   in|   32|     ap_none|                              rho|        scalar|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rho"   --->   Operation 31 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%chunk_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %chunk"   --->   Operation 32 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln654 = store i31 0, i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 33 'store' 'store_ln654' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body106"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln654 = icmp_eq  i31 %i_1, i31 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 36 'icmp' 'icmp_ln654' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.87ns)   --->   "%add_ln654 = add i31 %i_1, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 38 'add' 'add_ln654' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln654 = br i1 %icmp_ln654, void %for.body106.split, void %for.inc143.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 39 'br' 'br_ln654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln654 = trunc i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 40 'trunc' 'trunc_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i_1, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 41 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln654 = zext i3 %lshr_ln8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 42 'zext' 'zext_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 43 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_hat_1_addr = getelementptr i32 %x_hat_1, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 44 'getelementptr' 'x_hat_1_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_hat_2_addr = getelementptr i32 %x_hat_2, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 45 'getelementptr' 'x_hat_2_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_hat_3_addr = getelementptr i32 %x_hat_3, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 46 'getelementptr' 'x_hat_3_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_hat_4_addr = getelementptr i32 %x_hat_4, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 47 'getelementptr' 'x_hat_4_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_hat_5_addr = getelementptr i32 %x_hat_5, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 48 'getelementptr' 'x_hat_5_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_hat_6_addr = getelementptr i32 %x_hat_6, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 49 'getelementptr' 'x_hat_6_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_hat_7_addr = getelementptr i32 %x_hat_7, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 50 'getelementptr' 'x_hat_7_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_hat_8_addr = getelementptr i32 %x_hat_8, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 51 'getelementptr' 'x_hat_8_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_hat_9_addr = getelementptr i32 %x_hat_9, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 52 'getelementptr' 'x_hat_9_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_hat_10_addr = getelementptr i32 %x_hat_10, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 53 'getelementptr' 'x_hat_10_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_hat_11_addr = getelementptr i32 %x_hat_11, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 54 'getelementptr' 'x_hat_11_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_hat_12_addr = getelementptr i32 %x_hat_12, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 55 'getelementptr' 'x_hat_12_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_hat_13_addr = getelementptr i32 %x_hat_13, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 56 'getelementptr' 'x_hat_13_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_hat_14_addr = getelementptr i32 %x_hat_14, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 57 'getelementptr' 'x_hat_14_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_hat_15_addr = getelementptr i32 %x_hat_15, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 58 'getelementptr' 'x_hat_15_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 59 'load' 'x_hat_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%x_hat_1_load = load i3 %x_hat_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 60 'load' 'x_hat_1_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%x_hat_2_load = load i3 %x_hat_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 61 'load' 'x_hat_2_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (0.69ns)   --->   "%x_hat_3_load = load i3 %x_hat_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 62 'load' 'x_hat_3_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [2/2] (0.69ns)   --->   "%x_hat_4_load = load i3 %x_hat_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 63 'load' 'x_hat_4_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 64 [2/2] (0.69ns)   --->   "%x_hat_5_load = load i3 %x_hat_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 64 'load' 'x_hat_5_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 65 [2/2] (0.69ns)   --->   "%x_hat_6_load = load i3 %x_hat_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 65 'load' 'x_hat_6_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 66 [2/2] (0.69ns)   --->   "%x_hat_7_load = load i3 %x_hat_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 66 'load' 'x_hat_7_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 67 [2/2] (0.69ns)   --->   "%x_hat_8_load = load i3 %x_hat_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 67 'load' 'x_hat_8_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%x_hat_9_load = load i3 %x_hat_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 68 'load' 'x_hat_9_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [2/2] (0.69ns)   --->   "%x_hat_10_load = load i3 %x_hat_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 69 'load' 'x_hat_10_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 70 [2/2] (0.69ns)   --->   "%x_hat_11_load = load i3 %x_hat_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 70 'load' 'x_hat_11_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [2/2] (0.69ns)   --->   "%x_hat_12_load = load i3 %x_hat_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 71 'load' 'x_hat_12_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 72 [2/2] (0.69ns)   --->   "%x_hat_13_load = load i3 %x_hat_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 72 'load' 'x_hat_13_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 73 [2/2] (0.69ns)   --->   "%x_hat_14_load = load i3 %x_hat_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 73 'load' 'x_hat_14_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 74 [2/2] (0.69ns)   --->   "%x_hat_15_load = load i3 %x_hat_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 74 'load' 'x_hat_15_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i32 %u, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 75 'getelementptr' 'u_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i32 %u_1, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 76 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%u_2_addr = getelementptr i32 %u_2, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 77 'getelementptr' 'u_2_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%u_3_addr = getelementptr i32 %u_3, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 78 'getelementptr' 'u_3_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%u_4_addr = getelementptr i32 %u_4, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 79 'getelementptr' 'u_4_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%u_5_addr = getelementptr i32 %u_5, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 80 'getelementptr' 'u_5_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%u_6_addr = getelementptr i32 %u_6, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 81 'getelementptr' 'u_6_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%u_7_addr = getelementptr i32 %u_7, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 82 'getelementptr' 'u_7_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%u_8_addr = getelementptr i32 %u_8, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 83 'getelementptr' 'u_8_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%u_9_addr = getelementptr i32 %u_9, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 84 'getelementptr' 'u_9_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%u_10_addr = getelementptr i32 %u_10, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 85 'getelementptr' 'u_10_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%u_11_addr = getelementptr i32 %u_11, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 86 'getelementptr' 'u_11_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%u_12_addr = getelementptr i32 %u_12, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 87 'getelementptr' 'u_12_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%u_13_addr = getelementptr i32 %u_13, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 88 'getelementptr' 'u_13_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%u_14_addr = getelementptr i32 %u_14, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 89 'getelementptr' 'u_14_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%u_15_addr = getelementptr i32 %u_15, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 90 'getelementptr' 'u_15_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.69ns)   --->   "%u_load = load i3 %u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 91 'load' 'u_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (0.69ns)   --->   "%u_1_load = load i3 %u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 92 'load' 'u_1_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (0.69ns)   --->   "%u_2_load = load i3 %u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 93 'load' 'u_2_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (0.69ns)   --->   "%u_3_load = load i3 %u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 94 'load' 'u_3_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [2/2] (0.69ns)   --->   "%u_4_load = load i3 %u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 95 'load' 'u_4_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 96 [2/2] (0.69ns)   --->   "%u_5_load = load i3 %u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 96 'load' 'u_5_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 97 [2/2] (0.69ns)   --->   "%u_6_load = load i3 %u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 97 'load' 'u_6_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 98 [2/2] (0.69ns)   --->   "%u_7_load = load i3 %u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 98 'load' 'u_7_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (0.69ns)   --->   "%u_8_load = load i3 %u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 99 'load' 'u_8_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 100 [2/2] (0.69ns)   --->   "%u_9_load = load i3 %u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 100 'load' 'u_9_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 101 [2/2] (0.69ns)   --->   "%u_10_load = load i3 %u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 101 'load' 'u_10_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 102 [2/2] (0.69ns)   --->   "%u_11_load = load i3 %u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 102 'load' 'u_11_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 103 [2/2] (0.69ns)   --->   "%u_12_load = load i3 %u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 103 'load' 'u_12_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 104 [2/2] (0.69ns)   --->   "%u_13_load = load i3 %u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 104 'load' 'u_13_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (0.69ns)   --->   "%u_14_load = load i3 %u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 105 'load' 'u_14_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 106 [2/2] (0.69ns)   --->   "%u_15_load = load i3 %u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 106 'load' 'u_15_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 107 'getelementptr' 'z_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%z_1_addr = getelementptr i32 %z_1, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 108 'getelementptr' 'z_1_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%z_2_addr = getelementptr i32 %z_2, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 109 'getelementptr' 'z_2_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%z_3_addr = getelementptr i32 %z_3, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 110 'getelementptr' 'z_3_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%z_4_addr = getelementptr i32 %z_4, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 111 'getelementptr' 'z_4_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%z_5_addr = getelementptr i32 %z_5, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 112 'getelementptr' 'z_5_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%z_6_addr = getelementptr i32 %z_6, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 113 'getelementptr' 'z_6_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%z_7_addr = getelementptr i32 %z_7, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 114 'getelementptr' 'z_7_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%z_8_addr = getelementptr i32 %z_8, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 115 'getelementptr' 'z_8_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%z_9_addr = getelementptr i32 %z_9, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 116 'getelementptr' 'z_9_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%z_10_addr = getelementptr i32 %z_10, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 117 'getelementptr' 'z_10_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%z_11_addr = getelementptr i32 %z_11, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 118 'getelementptr' 'z_11_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%z_12_addr = getelementptr i32 %z_12, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 119 'getelementptr' 'z_12_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%z_13_addr = getelementptr i32 %z_13, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 120 'getelementptr' 'z_13_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%z_14_addr = getelementptr i32 %z_14, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 121 'getelementptr' 'z_14_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%z_15_addr = getelementptr i32 %z_15, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 122 'getelementptr' 'z_15_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.67ns)   --->   "%switch_ln661 = switch i4 %trunc_ln654, void %arrayidx127.case.15, i4 0, void %arrayidx127.case.0, i4 1, void %arrayidx127.case.1, i4 2, void %arrayidx127.case.2, i4 3, void %arrayidx127.case.3, i4 4, void %arrayidx127.case.4, i4 5, void %arrayidx127.case.5, i4 6, void %arrayidx127.case.6, i4 7, void %arrayidx127.case.7, i4 8, void %arrayidx127.case.8, i4 9, void %arrayidx127.case.9, i4 10, void %arrayidx127.case.10, i4 11, void %arrayidx127.case.11, i4 12, void %arrayidx127.case.12, i4 13, void %arrayidx127.case.13, i4 14, void %arrayidx127.case.14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 123 'switch' 'switch_ln661' <Predicate = (!icmp_ln654)> <Delay = 0.67>
ST_1 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln654 = store i31 %add_ln654, i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 124 'store' 'store_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.38>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln654 = br void %for.body106" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 125 'br' 'br_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 126 [1/2] (0.69ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 126 'load' 'x_hat_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 127 [1/2] (0.69ns)   --->   "%x_hat_1_load = load i3 %x_hat_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 127 'load' 'x_hat_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 128 [1/2] (0.69ns)   --->   "%x_hat_2_load = load i3 %x_hat_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 128 'load' 'x_hat_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 129 [1/2] (0.69ns)   --->   "%x_hat_3_load = load i3 %x_hat_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 129 'load' 'x_hat_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/2] (0.69ns)   --->   "%x_hat_4_load = load i3 %x_hat_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 130 'load' 'x_hat_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/2] (0.69ns)   --->   "%x_hat_5_load = load i3 %x_hat_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 131 'load' 'x_hat_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/2] (0.69ns)   --->   "%x_hat_6_load = load i3 %x_hat_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 132 'load' 'x_hat_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/2] (0.69ns)   --->   "%x_hat_7_load = load i3 %x_hat_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 133 'load' 'x_hat_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/2] (0.69ns)   --->   "%x_hat_8_load = load i3 %x_hat_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 134 'load' 'x_hat_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 135 [1/2] (0.69ns)   --->   "%x_hat_9_load = load i3 %x_hat_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 135 'load' 'x_hat_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/2] (0.69ns)   --->   "%x_hat_10_load = load i3 %x_hat_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 136 'load' 'x_hat_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/2] (0.69ns)   --->   "%x_hat_11_load = load i3 %x_hat_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 137 'load' 'x_hat_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/2] (0.69ns)   --->   "%x_hat_12_load = load i3 %x_hat_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 138 'load' 'x_hat_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 139 [1/2] (0.69ns)   --->   "%x_hat_13_load = load i3 %x_hat_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 139 'load' 'x_hat_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 140 [1/2] (0.69ns)   --->   "%x_hat_14_load = load i3 %x_hat_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 140 'load' 'x_hat_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 141 [1/2] (0.69ns)   --->   "%x_hat_15_load = load i3 %x_hat_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 141 'load' 'x_hat_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 142 [1/1] (0.49ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %x_hat_load, i4 1, i32 %x_hat_1_load, i4 2, i32 %x_hat_2_load, i4 3, i32 %x_hat_3_load, i4 4, i32 %x_hat_4_load, i4 5, i32 %x_hat_5_load, i4 6, i32 %x_hat_6_load, i4 7, i32 %x_hat_7_load, i4 8, i32 %x_hat_8_load, i4 9, i32 %x_hat_9_load, i4 10, i32 %x_hat_10_load, i4 11, i32 %x_hat_11_load, i4 12, i32 %x_hat_12_load, i4 13, i32 %x_hat_13_load, i4 14, i32 %x_hat_14_load, i4 15, i32 %x_hat_15_load, i32 <undef>, i4 %trunc_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 142 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/2] (0.69ns)   --->   "%u_load = load i3 %u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 143 'load' 'u_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 144 [1/2] (0.69ns)   --->   "%u_1_load = load i3 %u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 144 'load' 'u_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 145 [1/2] (0.69ns)   --->   "%u_2_load = load i3 %u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 145 'load' 'u_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 146 [1/2] (0.69ns)   --->   "%u_3_load = load i3 %u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 146 'load' 'u_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 147 [1/2] (0.69ns)   --->   "%u_4_load = load i3 %u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 147 'load' 'u_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/2] (0.69ns)   --->   "%u_5_load = load i3 %u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 148 'load' 'u_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 149 [1/2] (0.69ns)   --->   "%u_6_load = load i3 %u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 149 'load' 'u_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 150 [1/2] (0.69ns)   --->   "%u_7_load = load i3 %u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 150 'load' 'u_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 151 [1/2] (0.69ns)   --->   "%u_8_load = load i3 %u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 151 'load' 'u_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/2] (0.69ns)   --->   "%u_9_load = load i3 %u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 152 'load' 'u_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 153 [1/2] (0.69ns)   --->   "%u_10_load = load i3 %u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 153 'load' 'u_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 154 [1/2] (0.69ns)   --->   "%u_11_load = load i3 %u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 154 'load' 'u_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 155 [1/2] (0.69ns)   --->   "%u_12_load = load i3 %u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 155 'load' 'u_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 156 [1/2] (0.69ns)   --->   "%u_13_load = load i3 %u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 156 'load' 'u_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/2] (0.69ns)   --->   "%u_14_load = load i3 %u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 157 'load' 'u_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 158 [1/2] (0.69ns)   --->   "%u_15_load = load i3 %u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 158 'load' 'u_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 159 [1/1] (0.49ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %u_load, i4 1, i32 %u_1_load, i4 2, i32 %u_2_load, i4 3, i32 %u_3_load, i4 4, i32 %u_4_load, i4 5, i32 %u_5_load, i4 6, i32 %u_6_load, i4 7, i32 %u_7_load, i4 8, i32 %u_8_load, i4 9, i32 %u_9_load, i4 10, i32 %u_10_load, i4 11, i32 %u_11_load, i4 12, i32 %u_12_load, i4 13, i32 %u_13_load, i4 14, i32 %u_14_load, i4 15, i32 %u_15_load, i32 <undef>, i4 %trunc_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 159 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 160 [7/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 160 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 161 [6/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 161 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 162 [5/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 162 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 163 [4/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 163 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 164 [3/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 164 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 165 [2/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 165 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 166 [1/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 166 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.21>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln658 = bitcast i32 %zval" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 167 'bitcast' 'bitcast_ln658' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.21ns)   --->   "%xor_ln658 = xor i32 %bitcast_ln658, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 168 'xor' 'xor_ln658' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 169 [7/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 169 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln658_1 = bitcast i32 %xor_ln658" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 170 'bitcast' 'bitcast_ln658_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 171 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 172 [6/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 172 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 173 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 174 [5/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 174 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 175 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 176 [4/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 176 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 177 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 178 [3/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 178 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 179 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 180 [2/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 180 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 181 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 182 [1/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 182 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 183 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.64>
ST_18 : Operation 184 [2/2] (1.64ns)   --->   "%tmp_1 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 184 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 185 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.87>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln659 = bitcast i32 %sub0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 186 'bitcast' 'bitcast_ln659' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln659, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 187 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln659 = trunc i32 %bitcast_ln659" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 188 'trunc' 'trunc_ln659' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.70ns)   --->   "%icmp_ln659 = icmp_ne  i8 %tmp_s, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 189 'icmp' 'icmp_ln659' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.82ns)   --->   "%icmp_ln659_1 = icmp_eq  i23 %trunc_ln659, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 190 'icmp' 'icmp_ln659_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node abs0)   --->   "%or_ln659 = or i1 %icmp_ln659_1, i1 %icmp_ln659" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 191 'or' 'or_ln659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/2] (1.64ns)   --->   "%tmp_1 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 192 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node abs0)   --->   "%and_ln659 = and i1 %or_ln659, i1 %tmp_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 193 'and' 'and_ln659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0 = select i1 %and_ln659, i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 194 'select' 'abs0' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln660 = bitcast i32 %sub1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 195 'bitcast' 'bitcast_ln660' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln660, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 196 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln660 = trunc i32 %bitcast_ln660" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 197 'trunc' 'trunc_ln660' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.70ns)   --->   "%icmp_ln660 = icmp_ne  i8 %tmp_2, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 198 'icmp' 'icmp_ln660' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.82ns)   --->   "%icmp_ln660_1 = icmp_eq  i23 %trunc_ln660, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 199 'icmp' 'icmp_ln660_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node abs1)   --->   "%or_ln660 = or i1 %icmp_ln660_1, i1 %icmp_ln660" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 200 'or' 'or_ln660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 201 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node abs1)   --->   "%and_ln660 = and i1 %or_ln660, i1 %tmp_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 202 'and' 'and_ln660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1 = select i1 %and_ln660, i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 203 'select' 'abs1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 204 [7/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 204 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 205 [6/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 205 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 206 [5/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 206 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 207 [4/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 207 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 208 [3/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 208 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 209 [2/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 209 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln655 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:655]   --->   Operation 210 'specpipeline' 'specpipeline_ln655' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln654 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 211 'specloopname' 'specloopname_ln654' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 212 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 245 'ret' 'ret_ln0' <Predicate = (icmp_ln654)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.69>
ST_27 : Operation 213 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 213 'store' 'store_ln661' <Predicate = (trunc_ln654 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 214 'br' 'br_ln661' <Predicate = (trunc_ln654 == 14)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 215 'store' 'store_ln661' <Predicate = (trunc_ln654 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 216 'br' 'br_ln661' <Predicate = (trunc_ln654 == 13)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 217 'store' 'store_ln661' <Predicate = (trunc_ln654 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 218 'br' 'br_ln661' <Predicate = (trunc_ln654 == 12)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 219 'store' 'store_ln661' <Predicate = (trunc_ln654 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 220 'br' 'br_ln661' <Predicate = (trunc_ln654 == 11)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 221 'store' 'store_ln661' <Predicate = (trunc_ln654 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 222 'br' 'br_ln661' <Predicate = (trunc_ln654 == 10)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 223 'store' 'store_ln661' <Predicate = (trunc_ln654 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 224 'br' 'br_ln661' <Predicate = (trunc_ln654 == 9)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 225 'store' 'store_ln661' <Predicate = (trunc_ln654 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 226 'br' 'br_ln661' <Predicate = (trunc_ln654 == 8)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 227 'store' 'store_ln661' <Predicate = (trunc_ln654 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 228 'br' 'br_ln661' <Predicate = (trunc_ln654 == 7)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 229 'store' 'store_ln661' <Predicate = (trunc_ln654 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 230 'br' 'br_ln661' <Predicate = (trunc_ln654 == 6)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 231 'store' 'store_ln661' <Predicate = (trunc_ln654 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 232 'br' 'br_ln661' <Predicate = (trunc_ln654 == 5)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 233 'store' 'store_ln661' <Predicate = (trunc_ln654 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 234 'br' 'br_ln661' <Predicate = (trunc_ln654 == 4)> <Delay = 0.00>
ST_27 : Operation 235 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 235 'store' 'store_ln661' <Predicate = (trunc_ln654 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 236 'br' 'br_ln661' <Predicate = (trunc_ln654 == 3)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 237 'store' 'store_ln661' <Predicate = (trunc_ln654 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 238 'br' 'br_ln661' <Predicate = (trunc_ln654 == 2)> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 239 'store' 'store_ln661' <Predicate = (trunc_ln654 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 240 'br' 'br_ln661' <Predicate = (trunc_ln654 == 1)> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 241 'store' 'store_ln661' <Predicate = (trunc_ln654 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 242 'br' 'br_ln661' <Predicate = (trunc_ln654 == 0)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 243 'store' 'store_ln661' <Predicate = (trunc_ln654 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 244 'br' 'br_ln661' <Predicate = (trunc_ln654 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ chunk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_hat_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100000000000000000000000000]
rho_read              (read             ) [ 0111111111111111110000000000]
chunk_read            (read             ) [ 0000000000000000000000000000]
store_ln654           (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
i_1                   (load             ) [ 0000000000000000000000000000]
icmp_ln654            (icmp             ) [ 0111111111111111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000]
add_ln654             (add              ) [ 0000000000000000000000000000]
br_ln654              (br               ) [ 0000000000000000000000000000]
trunc_ln654           (trunc            ) [ 0111111111111111111111111111]
lshr_ln8              (partselect       ) [ 0000000000000000000000000000]
zext_ln654            (zext             ) [ 0000000000000000000000000000]
x_hat_addr            (getelementptr    ) [ 0110000000000000000000000000]
x_hat_1_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_2_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_3_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_4_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_5_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_6_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_7_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_8_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_9_addr          (getelementptr    ) [ 0110000000000000000000000000]
x_hat_10_addr         (getelementptr    ) [ 0110000000000000000000000000]
x_hat_11_addr         (getelementptr    ) [ 0110000000000000000000000000]
x_hat_12_addr         (getelementptr    ) [ 0110000000000000000000000000]
x_hat_13_addr         (getelementptr    ) [ 0110000000000000000000000000]
x_hat_14_addr         (getelementptr    ) [ 0110000000000000000000000000]
x_hat_15_addr         (getelementptr    ) [ 0110000000000000000000000000]
u_addr                (getelementptr    ) [ 0110000000000000000000000000]
u_1_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_2_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_3_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_4_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_5_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_6_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_7_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_8_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_9_addr              (getelementptr    ) [ 0110000000000000000000000000]
u_10_addr             (getelementptr    ) [ 0110000000000000000000000000]
u_11_addr             (getelementptr    ) [ 0110000000000000000000000000]
u_12_addr             (getelementptr    ) [ 0110000000000000000000000000]
u_13_addr             (getelementptr    ) [ 0110000000000000000000000000]
u_14_addr             (getelementptr    ) [ 0110000000000000000000000000]
u_15_addr             (getelementptr    ) [ 0110000000000000000000000000]
z_addr                (getelementptr    ) [ 0111111111111111111111111111]
z_1_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_2_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_3_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_4_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_5_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_6_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_7_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_8_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_9_addr              (getelementptr    ) [ 0111111111111111111111111111]
z_10_addr             (getelementptr    ) [ 0111111111111111111111111111]
z_11_addr             (getelementptr    ) [ 0111111111111111111111111111]
z_12_addr             (getelementptr    ) [ 0111111111111111111111111111]
z_13_addr             (getelementptr    ) [ 0111111111111111111111111111]
z_14_addr             (getelementptr    ) [ 0111111111111111111111111111]
z_15_addr             (getelementptr    ) [ 0111111111111111111111111111]
switch_ln661          (switch           ) [ 0000000000000000000000000000]
store_ln654           (store            ) [ 0000000000000000000000000000]
br_ln654              (br               ) [ 0000000000000000000000000000]
x_hat_load            (load             ) [ 0000000000000000000000000000]
x_hat_1_load          (load             ) [ 0000000000000000000000000000]
x_hat_2_load          (load             ) [ 0000000000000000000000000000]
x_hat_3_load          (load             ) [ 0000000000000000000000000000]
x_hat_4_load          (load             ) [ 0000000000000000000000000000]
x_hat_5_load          (load             ) [ 0000000000000000000000000000]
x_hat_6_load          (load             ) [ 0000000000000000000000000000]
x_hat_7_load          (load             ) [ 0000000000000000000000000000]
x_hat_8_load          (load             ) [ 0000000000000000000000000000]
x_hat_9_load          (load             ) [ 0000000000000000000000000000]
x_hat_10_load         (load             ) [ 0000000000000000000000000000]
x_hat_11_load         (load             ) [ 0000000000000000000000000000]
x_hat_12_load         (load             ) [ 0000000000000000000000000000]
x_hat_13_load         (load             ) [ 0000000000000000000000000000]
x_hat_14_load         (load             ) [ 0000000000000000000000000000]
x_hat_15_load         (load             ) [ 0000000000000000000000000000]
tmp_8                 (sparsemux        ) [ 0101111111000000000000000000]
u_load                (load             ) [ 0000000000000000000000000000]
u_1_load              (load             ) [ 0000000000000000000000000000]
u_2_load              (load             ) [ 0000000000000000000000000000]
u_3_load              (load             ) [ 0000000000000000000000000000]
u_4_load              (load             ) [ 0000000000000000000000000000]
u_5_load              (load             ) [ 0000000000000000000000000000]
u_6_load              (load             ) [ 0000000000000000000000000000]
u_7_load              (load             ) [ 0000000000000000000000000000]
u_8_load              (load             ) [ 0000000000000000000000000000]
u_9_load              (load             ) [ 0000000000000000000000000000]
u_10_load             (load             ) [ 0000000000000000000000000000]
u_11_load             (load             ) [ 0000000000000000000000000000]
u_12_load             (load             ) [ 0000000000000000000000000000]
u_13_load             (load             ) [ 0000000000000000000000000000]
u_14_load             (load             ) [ 0000000000000000000000000000]
u_15_load             (load             ) [ 0000000000000000000000000000]
tmp_9                 (sparsemux        ) [ 0101111111000000000000000000]
zval                  (fadd             ) [ 0100000000111111110000000000]
bitcast_ln658         (bitcast          ) [ 0000000000000000000000000000]
xor_ln658             (xor              ) [ 0100000000010000000000000000]
bitcast_ln658_1       (bitcast          ) [ 0100000000001111110000000000]
sub0                  (fsub             ) [ 0100000000000000001100000000]
sub1                  (fsub             ) [ 0100000000000000001100000000]
bitcast_ln659         (bitcast          ) [ 0000000000000000000000000000]
tmp_s                 (partselect       ) [ 0000000000000000000000000000]
trunc_ln659           (trunc            ) [ 0000000000000000000000000000]
icmp_ln659            (icmp             ) [ 0000000000000000000000000000]
icmp_ln659_1          (icmp             ) [ 0000000000000000000000000000]
or_ln659              (or               ) [ 0000000000000000000000000000]
tmp_1                 (fcmp             ) [ 0000000000000000000000000000]
and_ln659             (and              ) [ 0000000000000000000000000000]
abs0                  (select           ) [ 0100000000000000000011111110]
bitcast_ln660         (bitcast          ) [ 0000000000000000000000000000]
tmp_2                 (partselect       ) [ 0000000000000000000000000000]
trunc_ln660           (trunc            ) [ 0000000000000000000000000000]
icmp_ln660            (icmp             ) [ 0000000000000000000000000000]
icmp_ln660_1          (icmp             ) [ 0000000000000000000000000000]
or_ln660              (or               ) [ 0000000000000000000000000000]
tmp_3                 (fcmp             ) [ 0000000000000000000000000000]
and_ln660             (and              ) [ 0000000000000000000000000000]
abs1                  (select           ) [ 0100000000000000000011111110]
specpipeline_ln655    (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln654    (specloopname     ) [ 0000000000000000000000000000]
sub5                  (fsub             ) [ 0100000000000000000000000001]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
store_ln661           (store            ) [ 0000000000000000000000000000]
br_ln661              (br               ) [ 0000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="chunk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="z_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="z_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="z_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="z_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="z_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="z_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="z_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="z_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="z_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="z_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="z_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="z">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_hat">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_hat_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_hat_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_hat_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_hat_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_hat_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_hat_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_hat_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="x_hat_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="x_hat_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="x_hat_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="x_hat_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="x_hat_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="x_hat_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="x_hat_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="x_hat_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="u">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="u_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="u_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="u_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="u_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="u_5">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="u_6">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="u_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="u_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="u_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="u_10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="u_11">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="u_12">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="u_13">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="u_14">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="u_15">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="rho">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rho_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rho_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="chunk_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="0" index="1" bw="31" slack="0"/>
<pin id="197" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_hat_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="x_hat_1_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_1_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_hat_2_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_2_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="x_hat_3_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_3_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_hat_4_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_4_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="x_hat_5_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_5_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_hat_6_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_6_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="x_hat_7_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_7_addr/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="x_hat_8_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_8_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="x_hat_9_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_9_addr/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="x_hat_10_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_10_addr/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_hat_11_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_11_addr/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x_hat_12_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_12_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="x_hat_13_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_13_addr/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="x_hat_14_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_14_addr/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="x_hat_15_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_15_addr/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_1_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_2_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_3_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_4_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_5_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_6_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_7_load/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_8_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_9_load/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_10_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_11_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_12_load/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_13_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_14_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_hat_15_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="u_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="u_1_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_1_addr/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="u_2_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_2_addr/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="u_3_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_3_addr/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="u_4_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_4_addr/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="u_5_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_5_addr/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="u_6_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_6_addr/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="u_7_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="3" slack="0"/>
<pin id="461" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_7_addr/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="u_8_addr_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_8_addr/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="u_9_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_9_addr/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="u_10_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_10_addr/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="u_11_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="3" slack="0"/>
<pin id="489" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_11_addr/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="u_12_addr_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_12_addr/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="u_13_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="3" slack="0"/>
<pin id="503" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_13_addr/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="u_14_addr_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_14_addr/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="u_15_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="3" slack="0"/>
<pin id="517" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_15_addr/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1_load/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_2_load/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_3_load/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_4_load/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_5_load/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_6_load/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_7_load/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_8_load/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_9_load/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_10_load/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_access_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_11_load/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_12_load/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_13_load/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_14_load/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_access_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_15_load/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="z_addr_gep_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="3" slack="0"/>
<pin id="620" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_addr/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="z_1_addr_gep_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="3" slack="0"/>
<pin id="627" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_1_addr/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="z_2_addr_gep_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="3" slack="0"/>
<pin id="634" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_2_addr/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="z_3_addr_gep_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_3_addr/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="z_4_addr_gep_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="3" slack="0"/>
<pin id="648" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_4_addr/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="z_5_addr_gep_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="0" index="2" bw="3" slack="0"/>
<pin id="655" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_5_addr/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="z_6_addr_gep_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_6_addr/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="z_7_addr_gep_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="3" slack="0"/>
<pin id="669" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_7_addr/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="z_8_addr_gep_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="3" slack="0"/>
<pin id="676" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_8_addr/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="z_9_addr_gep_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="3" slack="0"/>
<pin id="683" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_9_addr/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="z_10_addr_gep_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="3" slack="0"/>
<pin id="690" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_10_addr/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="z_11_addr_gep_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_11_addr/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="z_12_addr_gep_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="0" index="2" bw="3" slack="0"/>
<pin id="704" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_12_addr/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="z_13_addr_gep_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="3" slack="0"/>
<pin id="711" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_13_addr/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="z_14_addr_gep_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="3" slack="0"/>
<pin id="718" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_14_addr/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="z_15_addr_gep_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="3" slack="0"/>
<pin id="725" dir="1" index="3" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_15_addr/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln661_access_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="26"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="733" class="1004" name="store_ln661_access_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="26"/>
<pin id="735" dir="0" index="1" bw="32" slack="1"/>
<pin id="736" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln661_access_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="26"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="742" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="743" class="1004" name="store_ln661_access_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="26"/>
<pin id="745" dir="0" index="1" bw="32" slack="1"/>
<pin id="746" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="748" class="1004" name="store_ln661_access_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="26"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="752" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="753" class="1004" name="store_ln661_access_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="26"/>
<pin id="755" dir="0" index="1" bw="32" slack="1"/>
<pin id="756" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="757" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln661_access_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="26"/>
<pin id="760" dir="0" index="1" bw="32" slack="1"/>
<pin id="761" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="762" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln661_access_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="26"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="767" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln661_access_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="26"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="772" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="773" class="1004" name="store_ln661_access_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="26"/>
<pin id="775" dir="0" index="1" bw="32" slack="1"/>
<pin id="776" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln661_access_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="26"/>
<pin id="780" dir="0" index="1" bw="32" slack="1"/>
<pin id="781" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="782" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln661_access_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="26"/>
<pin id="785" dir="0" index="1" bw="32" slack="1"/>
<pin id="786" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="787" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln661_access_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="26"/>
<pin id="790" dir="0" index="1" bw="32" slack="1"/>
<pin id="791" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="792" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln661_access_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="26"/>
<pin id="795" dir="0" index="1" bw="32" slack="1"/>
<pin id="796" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="797" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln661_access_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="26"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="802" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="803" class="1004" name="store_ln661_access_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="3" slack="26"/>
<pin id="805" dir="0" index="1" bw="32" slack="1"/>
<pin id="806" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="807" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln661/27 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="0" index="1" bw="32" slack="1"/>
<pin id="811" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="zval/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="0" index="1" bw="32" slack="10"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub0/11 "/>
</bind>
</comp>

<comp id="816" class="1004" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="10"/>
<pin id="819" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/11 "/>
</bind>
</comp>

<comp id="820" class="1004" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="0" index="1" bw="32" slack="1"/>
<pin id="823" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub5/20 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="829" class="1004" name="grp_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln654_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="31" slack="0"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln654/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="i_1_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="31" slack="0"/>
<pin id="841" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="icmp_ln654_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="31" slack="0"/>
<pin id="844" dir="0" index="1" bw="31" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln654/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln654_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="31" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln654/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln654_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="31" slack="0"/>
<pin id="856" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln654/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lshr_ln8_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="0" index="1" bw="31" slack="0"/>
<pin id="861" dir="0" index="2" bw="4" slack="0"/>
<pin id="862" dir="0" index="3" bw="4" slack="0"/>
<pin id="863" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln654_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="0"/>
<pin id="870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln654/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="store_ln654_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="31" slack="0"/>
<pin id="922" dir="0" index="1" bw="31" slack="0"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln654/1 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_8_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="0" index="2" bw="32" slack="0"/>
<pin id="929" dir="0" index="3" bw="1" slack="0"/>
<pin id="930" dir="0" index="4" bw="32" slack="0"/>
<pin id="931" dir="0" index="5" bw="3" slack="0"/>
<pin id="932" dir="0" index="6" bw="32" slack="0"/>
<pin id="933" dir="0" index="7" bw="3" slack="0"/>
<pin id="934" dir="0" index="8" bw="32" slack="0"/>
<pin id="935" dir="0" index="9" bw="4" slack="0"/>
<pin id="936" dir="0" index="10" bw="32" slack="0"/>
<pin id="937" dir="0" index="11" bw="4" slack="0"/>
<pin id="938" dir="0" index="12" bw="32" slack="0"/>
<pin id="939" dir="0" index="13" bw="4" slack="0"/>
<pin id="940" dir="0" index="14" bw="32" slack="0"/>
<pin id="941" dir="0" index="15" bw="4" slack="0"/>
<pin id="942" dir="0" index="16" bw="32" slack="0"/>
<pin id="943" dir="0" index="17" bw="4" slack="0"/>
<pin id="944" dir="0" index="18" bw="32" slack="0"/>
<pin id="945" dir="0" index="19" bw="4" slack="0"/>
<pin id="946" dir="0" index="20" bw="32" slack="0"/>
<pin id="947" dir="0" index="21" bw="4" slack="0"/>
<pin id="948" dir="0" index="22" bw="32" slack="0"/>
<pin id="949" dir="0" index="23" bw="4" slack="0"/>
<pin id="950" dir="0" index="24" bw="32" slack="0"/>
<pin id="951" dir="0" index="25" bw="3" slack="0"/>
<pin id="952" dir="0" index="26" bw="32" slack="0"/>
<pin id="953" dir="0" index="27" bw="3" slack="0"/>
<pin id="954" dir="0" index="28" bw="32" slack="0"/>
<pin id="955" dir="0" index="29" bw="2" slack="0"/>
<pin id="956" dir="0" index="30" bw="32" slack="0"/>
<pin id="957" dir="0" index="31" bw="1" slack="0"/>
<pin id="958" dir="0" index="32" bw="32" slack="0"/>
<pin id="959" dir="0" index="33" bw="32" slack="0"/>
<pin id="960" dir="0" index="34" bw="4" slack="1"/>
<pin id="961" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_9_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="0" index="2" bw="32" slack="0"/>
<pin id="1000" dir="0" index="3" bw="1" slack="0"/>
<pin id="1001" dir="0" index="4" bw="32" slack="0"/>
<pin id="1002" dir="0" index="5" bw="3" slack="0"/>
<pin id="1003" dir="0" index="6" bw="32" slack="0"/>
<pin id="1004" dir="0" index="7" bw="3" slack="0"/>
<pin id="1005" dir="0" index="8" bw="32" slack="0"/>
<pin id="1006" dir="0" index="9" bw="4" slack="0"/>
<pin id="1007" dir="0" index="10" bw="32" slack="0"/>
<pin id="1008" dir="0" index="11" bw="4" slack="0"/>
<pin id="1009" dir="0" index="12" bw="32" slack="0"/>
<pin id="1010" dir="0" index="13" bw="4" slack="0"/>
<pin id="1011" dir="0" index="14" bw="32" slack="0"/>
<pin id="1012" dir="0" index="15" bw="4" slack="0"/>
<pin id="1013" dir="0" index="16" bw="32" slack="0"/>
<pin id="1014" dir="0" index="17" bw="4" slack="0"/>
<pin id="1015" dir="0" index="18" bw="32" slack="0"/>
<pin id="1016" dir="0" index="19" bw="4" slack="0"/>
<pin id="1017" dir="0" index="20" bw="32" slack="0"/>
<pin id="1018" dir="0" index="21" bw="4" slack="0"/>
<pin id="1019" dir="0" index="22" bw="32" slack="0"/>
<pin id="1020" dir="0" index="23" bw="4" slack="0"/>
<pin id="1021" dir="0" index="24" bw="32" slack="0"/>
<pin id="1022" dir="0" index="25" bw="3" slack="0"/>
<pin id="1023" dir="0" index="26" bw="32" slack="0"/>
<pin id="1024" dir="0" index="27" bw="3" slack="0"/>
<pin id="1025" dir="0" index="28" bw="32" slack="0"/>
<pin id="1026" dir="0" index="29" bw="2" slack="0"/>
<pin id="1027" dir="0" index="30" bw="32" slack="0"/>
<pin id="1028" dir="0" index="31" bw="1" slack="0"/>
<pin id="1029" dir="0" index="32" bw="32" slack="0"/>
<pin id="1030" dir="0" index="33" bw="32" slack="0"/>
<pin id="1031" dir="0" index="34" bw="4" slack="1"/>
<pin id="1032" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="bitcast_ln658_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln658/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="xor_ln658_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln658/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="bitcast_ln658_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln658_1/11 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="bitcast_ln659_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="2"/>
<pin id="1082" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln659/19 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_s_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="0" index="1" bw="32" slack="0"/>
<pin id="1086" dir="0" index="2" bw="6" slack="0"/>
<pin id="1087" dir="0" index="3" bw="6" slack="0"/>
<pin id="1088" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="trunc_ln659_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="0"/>
<pin id="1095" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln659/19 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="icmp_ln659_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="0"/>
<pin id="1099" dir="0" index="1" bw="8" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln659/19 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="icmp_ln659_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="23" slack="0"/>
<pin id="1105" dir="0" index="1" bw="23" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln659_1/19 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="or_ln659_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln659/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="and_ln659_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln659/19 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="abs0_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="2"/>
<pin id="1124" dir="0" index="2" bw="32" slack="0"/>
<pin id="1125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs0/19 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="bitcast_ln660_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="2"/>
<pin id="1130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln660/19 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_2_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="0" index="2" bw="6" slack="0"/>
<pin id="1135" dir="0" index="3" bw="6" slack="0"/>
<pin id="1136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln660_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="0"/>
<pin id="1143" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln660/19 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="icmp_ln660_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="0"/>
<pin id="1147" dir="0" index="1" bw="8" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln660/19 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="icmp_ln660_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="23" slack="0"/>
<pin id="1153" dir="0" index="1" bw="23" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln660_1/19 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="or_ln660_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln660/19 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="and_ln660_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln660/19 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="abs1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="2"/>
<pin id="1172" dir="0" index="2" bw="32" slack="0"/>
<pin id="1173" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs1/19 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="i_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="31" slack="0"/>
<pin id="1178" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1183" class="1005" name="rho_read_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="10"/>
<pin id="1185" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="rho_read "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln654_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="25"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln654 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="trunc_ln654_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="4" slack="1"/>
<pin id="1195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln654 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="x_hat_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="1"/>
<pin id="1201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="x_hat_1_addr_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="3" slack="1"/>
<pin id="1206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_1_addr "/>
</bind>
</comp>

<comp id="1209" class="1005" name="x_hat_2_addr_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="3" slack="1"/>
<pin id="1211" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_2_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="x_hat_3_addr_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="3" slack="1"/>
<pin id="1216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_3_addr "/>
</bind>
</comp>

<comp id="1219" class="1005" name="x_hat_4_addr_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="3" slack="1"/>
<pin id="1221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_4_addr "/>
</bind>
</comp>

<comp id="1224" class="1005" name="x_hat_5_addr_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="3" slack="1"/>
<pin id="1226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_5_addr "/>
</bind>
</comp>

<comp id="1229" class="1005" name="x_hat_6_addr_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="3" slack="1"/>
<pin id="1231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_6_addr "/>
</bind>
</comp>

<comp id="1234" class="1005" name="x_hat_7_addr_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="3" slack="1"/>
<pin id="1236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_7_addr "/>
</bind>
</comp>

<comp id="1239" class="1005" name="x_hat_8_addr_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="3" slack="1"/>
<pin id="1241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_8_addr "/>
</bind>
</comp>

<comp id="1244" class="1005" name="x_hat_9_addr_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="3" slack="1"/>
<pin id="1246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_9_addr "/>
</bind>
</comp>

<comp id="1249" class="1005" name="x_hat_10_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="3" slack="1"/>
<pin id="1251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_10_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="x_hat_11_addr_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="3" slack="1"/>
<pin id="1256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_11_addr "/>
</bind>
</comp>

<comp id="1259" class="1005" name="x_hat_12_addr_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="3" slack="1"/>
<pin id="1261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_12_addr "/>
</bind>
</comp>

<comp id="1264" class="1005" name="x_hat_13_addr_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="1"/>
<pin id="1266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_13_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="x_hat_14_addr_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="3" slack="1"/>
<pin id="1271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_14_addr "/>
</bind>
</comp>

<comp id="1274" class="1005" name="x_hat_15_addr_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="3" slack="1"/>
<pin id="1276" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_15_addr "/>
</bind>
</comp>

<comp id="1279" class="1005" name="u_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="3" slack="1"/>
<pin id="1281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="u_1_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="3" slack="1"/>
<pin id="1286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_1_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="u_2_addr_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="3" slack="1"/>
<pin id="1291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_2_addr "/>
</bind>
</comp>

<comp id="1294" class="1005" name="u_3_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="3" slack="1"/>
<pin id="1296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_3_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="u_4_addr_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="3" slack="1"/>
<pin id="1301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_4_addr "/>
</bind>
</comp>

<comp id="1304" class="1005" name="u_5_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="3" slack="1"/>
<pin id="1306" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_5_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="u_6_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="3" slack="1"/>
<pin id="1311" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_6_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="u_7_addr_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="3" slack="1"/>
<pin id="1316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_7_addr "/>
</bind>
</comp>

<comp id="1319" class="1005" name="u_8_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="3" slack="1"/>
<pin id="1321" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_8_addr "/>
</bind>
</comp>

<comp id="1324" class="1005" name="u_9_addr_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="3" slack="1"/>
<pin id="1326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_9_addr "/>
</bind>
</comp>

<comp id="1329" class="1005" name="u_10_addr_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="3" slack="1"/>
<pin id="1331" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_10_addr "/>
</bind>
</comp>

<comp id="1334" class="1005" name="u_11_addr_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="1"/>
<pin id="1336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_11_addr "/>
</bind>
</comp>

<comp id="1339" class="1005" name="u_12_addr_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="3" slack="1"/>
<pin id="1341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_12_addr "/>
</bind>
</comp>

<comp id="1344" class="1005" name="u_13_addr_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="3" slack="1"/>
<pin id="1346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_13_addr "/>
</bind>
</comp>

<comp id="1349" class="1005" name="u_14_addr_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="3" slack="1"/>
<pin id="1351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_14_addr "/>
</bind>
</comp>

<comp id="1354" class="1005" name="u_15_addr_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="3" slack="1"/>
<pin id="1356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_15_addr "/>
</bind>
</comp>

<comp id="1359" class="1005" name="z_addr_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="3" slack="26"/>
<pin id="1361" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_addr "/>
</bind>
</comp>

<comp id="1364" class="1005" name="z_1_addr_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="3" slack="26"/>
<pin id="1366" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_1_addr "/>
</bind>
</comp>

<comp id="1369" class="1005" name="z_2_addr_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="3" slack="26"/>
<pin id="1371" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_2_addr "/>
</bind>
</comp>

<comp id="1374" class="1005" name="z_3_addr_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="3" slack="26"/>
<pin id="1376" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_3_addr "/>
</bind>
</comp>

<comp id="1379" class="1005" name="z_4_addr_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="3" slack="26"/>
<pin id="1381" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_4_addr "/>
</bind>
</comp>

<comp id="1384" class="1005" name="z_5_addr_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="3" slack="26"/>
<pin id="1386" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_5_addr "/>
</bind>
</comp>

<comp id="1389" class="1005" name="z_6_addr_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="3" slack="26"/>
<pin id="1391" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_6_addr "/>
</bind>
</comp>

<comp id="1394" class="1005" name="z_7_addr_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="3" slack="26"/>
<pin id="1396" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_7_addr "/>
</bind>
</comp>

<comp id="1399" class="1005" name="z_8_addr_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="26"/>
<pin id="1401" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_8_addr "/>
</bind>
</comp>

<comp id="1404" class="1005" name="z_9_addr_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="3" slack="26"/>
<pin id="1406" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_9_addr "/>
</bind>
</comp>

<comp id="1409" class="1005" name="z_10_addr_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="3" slack="26"/>
<pin id="1411" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_10_addr "/>
</bind>
</comp>

<comp id="1414" class="1005" name="z_11_addr_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="3" slack="26"/>
<pin id="1416" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_11_addr "/>
</bind>
</comp>

<comp id="1419" class="1005" name="z_12_addr_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="3" slack="26"/>
<pin id="1421" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_12_addr "/>
</bind>
</comp>

<comp id="1424" class="1005" name="z_13_addr_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="3" slack="26"/>
<pin id="1426" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_13_addr "/>
</bind>
</comp>

<comp id="1429" class="1005" name="z_14_addr_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="3" slack="26"/>
<pin id="1431" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_14_addr "/>
</bind>
</comp>

<comp id="1434" class="1005" name="z_15_addr_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="3" slack="26"/>
<pin id="1436" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="z_15_addr "/>
</bind>
</comp>

<comp id="1439" class="1005" name="tmp_8_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_9_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="zval_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="1"/>
<pin id="1451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zval "/>
</bind>
</comp>

<comp id="1455" class="1005" name="xor_ln658_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln658 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="bitcast_ln658_1_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="1"/>
<pin id="1462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln658_1 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="sub0_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="1"/>
<pin id="1467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub0 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="sub1_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="abs0_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="abs0 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="abs1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="abs1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="sub5_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="100" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="98" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="114" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="114" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="114" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="114" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="114" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="114" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="114" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="114" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="114" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="114" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="114" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="114" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="114" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="114" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="114" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="200" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="207" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="214" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="221" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="228" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="235" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="242" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="249" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="256" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="263" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="270" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="277" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="284" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="291" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="298" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="305" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="114" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="114" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="114" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="114" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="114" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="76" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="114" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="78" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="114" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="114" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="114" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="84" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="114" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="114" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="88" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="114" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="90" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="114" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="92" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="114" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="114" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="96" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="114" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="408" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="415" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="422" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="429" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="436" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="443" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="450" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="457" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="464" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="471" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="478" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="485" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="492" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="499" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="506" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="513" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="114" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="30" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="114" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="28" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="114" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="26" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="114" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="24" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="114" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="22" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="114" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="20" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="114" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="18" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="114" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="16" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="114" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="14" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="114" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="691"><net_src comp="12" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="114" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="698"><net_src comp="10" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="114" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="8" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="114" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="6" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="114" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="719"><net_src comp="4" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="114" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="2" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="114" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="828"><net_src comp="162" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="162" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="106" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="194" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="839" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="116" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="839" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="864"><net_src comp="118" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="839" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="120" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="122" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="871"><net_src comp="858" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="880"><net_src comp="868" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="881"><net_src comp="868" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="882"><net_src comp="868" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="883"><net_src comp="868" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="884"><net_src comp="868" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="885"><net_src comp="868" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="886"><net_src comp="868" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="887"><net_src comp="868" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="888"><net_src comp="868" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="889"><net_src comp="868" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="890"><net_src comp="868" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="891"><net_src comp="868" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="892"><net_src comp="868" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="893"><net_src comp="868" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="894"><net_src comp="868" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="895"><net_src comp="868" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="896"><net_src comp="868" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="897"><net_src comp="868" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="898"><net_src comp="868" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="899"><net_src comp="868" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="900"><net_src comp="868" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="901"><net_src comp="868" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="902"><net_src comp="868" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="903"><net_src comp="868" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="904"><net_src comp="868" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="905"><net_src comp="868" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="906"><net_src comp="868" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="907"><net_src comp="868" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="908"><net_src comp="868" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="909"><net_src comp="868" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="910"><net_src comp="868" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="911"><net_src comp="868" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="912"><net_src comp="868" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="913"><net_src comp="868" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="914"><net_src comp="868" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="915"><net_src comp="868" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="916"><net_src comp="868" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="917"><net_src comp="868" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="918"><net_src comp="868" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="919"><net_src comp="868" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="924"><net_src comp="848" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="962"><net_src comp="154" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="963"><net_src comp="124" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="964"><net_src comp="312" pin="3"/><net_sink comp="925" pin=2"/></net>

<net id="965"><net_src comp="126" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="966"><net_src comp="318" pin="3"/><net_sink comp="925" pin=4"/></net>

<net id="967"><net_src comp="128" pin="0"/><net_sink comp="925" pin=5"/></net>

<net id="968"><net_src comp="324" pin="3"/><net_sink comp="925" pin=6"/></net>

<net id="969"><net_src comp="130" pin="0"/><net_sink comp="925" pin=7"/></net>

<net id="970"><net_src comp="330" pin="3"/><net_sink comp="925" pin=8"/></net>

<net id="971"><net_src comp="132" pin="0"/><net_sink comp="925" pin=9"/></net>

<net id="972"><net_src comp="336" pin="3"/><net_sink comp="925" pin=10"/></net>

<net id="973"><net_src comp="134" pin="0"/><net_sink comp="925" pin=11"/></net>

<net id="974"><net_src comp="342" pin="3"/><net_sink comp="925" pin=12"/></net>

<net id="975"><net_src comp="136" pin="0"/><net_sink comp="925" pin=13"/></net>

<net id="976"><net_src comp="348" pin="3"/><net_sink comp="925" pin=14"/></net>

<net id="977"><net_src comp="138" pin="0"/><net_sink comp="925" pin=15"/></net>

<net id="978"><net_src comp="354" pin="3"/><net_sink comp="925" pin=16"/></net>

<net id="979"><net_src comp="140" pin="0"/><net_sink comp="925" pin=17"/></net>

<net id="980"><net_src comp="360" pin="3"/><net_sink comp="925" pin=18"/></net>

<net id="981"><net_src comp="142" pin="0"/><net_sink comp="925" pin=19"/></net>

<net id="982"><net_src comp="366" pin="3"/><net_sink comp="925" pin=20"/></net>

<net id="983"><net_src comp="144" pin="0"/><net_sink comp="925" pin=21"/></net>

<net id="984"><net_src comp="372" pin="3"/><net_sink comp="925" pin=22"/></net>

<net id="985"><net_src comp="146" pin="0"/><net_sink comp="925" pin=23"/></net>

<net id="986"><net_src comp="378" pin="3"/><net_sink comp="925" pin=24"/></net>

<net id="987"><net_src comp="148" pin="0"/><net_sink comp="925" pin=25"/></net>

<net id="988"><net_src comp="384" pin="3"/><net_sink comp="925" pin=26"/></net>

<net id="989"><net_src comp="150" pin="0"/><net_sink comp="925" pin=27"/></net>

<net id="990"><net_src comp="390" pin="3"/><net_sink comp="925" pin=28"/></net>

<net id="991"><net_src comp="152" pin="0"/><net_sink comp="925" pin=29"/></net>

<net id="992"><net_src comp="396" pin="3"/><net_sink comp="925" pin=30"/></net>

<net id="993"><net_src comp="156" pin="0"/><net_sink comp="925" pin=31"/></net>

<net id="994"><net_src comp="402" pin="3"/><net_sink comp="925" pin=32"/></net>

<net id="995"><net_src comp="158" pin="0"/><net_sink comp="925" pin=33"/></net>

<net id="1033"><net_src comp="154" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1034"><net_src comp="124" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1035"><net_src comp="520" pin="3"/><net_sink comp="996" pin=2"/></net>

<net id="1036"><net_src comp="126" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1037"><net_src comp="526" pin="3"/><net_sink comp="996" pin=4"/></net>

<net id="1038"><net_src comp="128" pin="0"/><net_sink comp="996" pin=5"/></net>

<net id="1039"><net_src comp="532" pin="3"/><net_sink comp="996" pin=6"/></net>

<net id="1040"><net_src comp="130" pin="0"/><net_sink comp="996" pin=7"/></net>

<net id="1041"><net_src comp="538" pin="3"/><net_sink comp="996" pin=8"/></net>

<net id="1042"><net_src comp="132" pin="0"/><net_sink comp="996" pin=9"/></net>

<net id="1043"><net_src comp="544" pin="3"/><net_sink comp="996" pin=10"/></net>

<net id="1044"><net_src comp="134" pin="0"/><net_sink comp="996" pin=11"/></net>

<net id="1045"><net_src comp="550" pin="3"/><net_sink comp="996" pin=12"/></net>

<net id="1046"><net_src comp="136" pin="0"/><net_sink comp="996" pin=13"/></net>

<net id="1047"><net_src comp="556" pin="3"/><net_sink comp="996" pin=14"/></net>

<net id="1048"><net_src comp="138" pin="0"/><net_sink comp="996" pin=15"/></net>

<net id="1049"><net_src comp="562" pin="3"/><net_sink comp="996" pin=16"/></net>

<net id="1050"><net_src comp="140" pin="0"/><net_sink comp="996" pin=17"/></net>

<net id="1051"><net_src comp="568" pin="3"/><net_sink comp="996" pin=18"/></net>

<net id="1052"><net_src comp="142" pin="0"/><net_sink comp="996" pin=19"/></net>

<net id="1053"><net_src comp="574" pin="3"/><net_sink comp="996" pin=20"/></net>

<net id="1054"><net_src comp="144" pin="0"/><net_sink comp="996" pin=21"/></net>

<net id="1055"><net_src comp="580" pin="3"/><net_sink comp="996" pin=22"/></net>

<net id="1056"><net_src comp="146" pin="0"/><net_sink comp="996" pin=23"/></net>

<net id="1057"><net_src comp="586" pin="3"/><net_sink comp="996" pin=24"/></net>

<net id="1058"><net_src comp="148" pin="0"/><net_sink comp="996" pin=25"/></net>

<net id="1059"><net_src comp="592" pin="3"/><net_sink comp="996" pin=26"/></net>

<net id="1060"><net_src comp="150" pin="0"/><net_sink comp="996" pin=27"/></net>

<net id="1061"><net_src comp="598" pin="3"/><net_sink comp="996" pin=28"/></net>

<net id="1062"><net_src comp="152" pin="0"/><net_sink comp="996" pin=29"/></net>

<net id="1063"><net_src comp="604" pin="3"/><net_sink comp="996" pin=30"/></net>

<net id="1064"><net_src comp="156" pin="0"/><net_sink comp="996" pin=31"/></net>

<net id="1065"><net_src comp="610" pin="3"/><net_sink comp="996" pin=32"/></net>

<net id="1066"><net_src comp="158" pin="0"/><net_sink comp="996" pin=33"/></net>

<net id="1074"><net_src comp="1067" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="160" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1076" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1089"><net_src comp="164" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1080" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1091"><net_src comp="166" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1092"><net_src comp="168" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1096"><net_src comp="1080" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="1083" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="170" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1093" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="172" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1097" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="824" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="162" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1137"><net_src comp="164" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="1128" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="166" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1140"><net_src comp="168" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1144"><net_src comp="1128" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1149"><net_src comp="1131" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="170" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1141" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="172" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1145" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="829" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1174"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="162" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1179"><net_src comp="184" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1186"><net_src comp="188" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1192"><net_src comp="842" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="854" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="925" pin=34"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="996" pin=34"/></net>

<net id="1202"><net_src comp="200" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1207"><net_src comp="207" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1212"><net_src comp="214" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1217"><net_src comp="221" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1222"><net_src comp="228" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1227"><net_src comp="235" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1232"><net_src comp="242" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1237"><net_src comp="249" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1242"><net_src comp="256" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1247"><net_src comp="263" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1252"><net_src comp="270" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1257"><net_src comp="277" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1262"><net_src comp="284" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1267"><net_src comp="291" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1272"><net_src comp="298" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1277"><net_src comp="305" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1282"><net_src comp="408" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1287"><net_src comp="415" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1292"><net_src comp="422" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1297"><net_src comp="429" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1302"><net_src comp="436" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1307"><net_src comp="443" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1312"><net_src comp="450" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1317"><net_src comp="457" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1322"><net_src comp="464" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1327"><net_src comp="471" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1332"><net_src comp="478" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1337"><net_src comp="485" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1342"><net_src comp="492" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1347"><net_src comp="499" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1352"><net_src comp="506" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1357"><net_src comp="513" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1362"><net_src comp="616" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1367"><net_src comp="623" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1372"><net_src comp="630" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1377"><net_src comp="637" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1382"><net_src comp="644" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1387"><net_src comp="651" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1392"><net_src comp="658" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1397"><net_src comp="665" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1402"><net_src comp="672" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1407"><net_src comp="679" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1412"><net_src comp="686" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1417"><net_src comp="693" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1422"><net_src comp="700" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1427"><net_src comp="707" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1432"><net_src comp="714" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1437"><net_src comp="721" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1442"><net_src comp="925" pin="35"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1447"><net_src comp="996" pin="35"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1452"><net_src comp="808" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1458"><net_src comp="1070" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1463"><net_src comp="1076" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1468"><net_src comp="812" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1475"><net_src comp="816" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1482"><net_src comp="1121" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1487"><net_src comp="1169" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1492"><net_src comp="820" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1495"><net_src comp="1489" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1496"><net_src comp="1489" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1497"><net_src comp="1489" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1498"><net_src comp="1489" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1499"><net_src comp="1489" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1500"><net_src comp="1489" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1501"><net_src comp="1489" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1502"><net_src comp="1489" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1503"><net_src comp="1489" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1504"><net_src comp="1489" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1505"><net_src comp="1489" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1506"><net_src comp="1489" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1507"><net_src comp="1489" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1508"><net_src comp="1489" pin="1"/><net_sink comp="803" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_15 | {27 }
	Port: z_14 | {27 }
	Port: z_13 | {27 }
	Port: z_12 | {27 }
	Port: z_11 | {27 }
	Port: z_10 | {27 }
	Port: z_9 | {27 }
	Port: z_8 | {27 }
	Port: z_7 | {27 }
	Port: z_6 | {27 }
	Port: z_5 | {27 }
	Port: z_4 | {27 }
	Port: z_3 | {27 }
	Port: z_2 | {27 }
	Port: z_1 | {27 }
	Port: z | {27 }
 - Input state : 
	Port: krnl_bp_Pipeline_shrinkage_loop : chunk | {1 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_1 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_2 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_3 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_4 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_5 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_6 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_7 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_8 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_9 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_10 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_11 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_12 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_13 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_14 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : x_hat_15 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_1 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_2 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_3 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_4 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_5 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_6 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_7 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_8 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_9 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_10 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_11 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_12 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_13 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_14 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : u_15 | {1 2 }
	Port: krnl_bp_Pipeline_shrinkage_loop : rho | {1 }
  - Chain level:
	State 1
		store_ln654 : 1
		i_1 : 1
		icmp_ln654 : 2
		add_ln654 : 2
		br_ln654 : 3
		trunc_ln654 : 2
		lshr_ln8 : 2
		zext_ln654 : 3
		x_hat_addr : 4
		x_hat_1_addr : 4
		x_hat_2_addr : 4
		x_hat_3_addr : 4
		x_hat_4_addr : 4
		x_hat_5_addr : 4
		x_hat_6_addr : 4
		x_hat_7_addr : 4
		x_hat_8_addr : 4
		x_hat_9_addr : 4
		x_hat_10_addr : 4
		x_hat_11_addr : 4
		x_hat_12_addr : 4
		x_hat_13_addr : 4
		x_hat_14_addr : 4
		x_hat_15_addr : 4
		x_hat_load : 5
		x_hat_1_load : 5
		x_hat_2_load : 5
		x_hat_3_load : 5
		x_hat_4_load : 5
		x_hat_5_load : 5
		x_hat_6_load : 5
		x_hat_7_load : 5
		x_hat_8_load : 5
		x_hat_9_load : 5
		x_hat_10_load : 5
		x_hat_11_load : 5
		x_hat_12_load : 5
		x_hat_13_load : 5
		x_hat_14_load : 5
		x_hat_15_load : 5
		u_addr : 4
		u_1_addr : 4
		u_2_addr : 4
		u_3_addr : 4
		u_4_addr : 4
		u_5_addr : 4
		u_6_addr : 4
		u_7_addr : 4
		u_8_addr : 4
		u_9_addr : 4
		u_10_addr : 4
		u_11_addr : 4
		u_12_addr : 4
		u_13_addr : 4
		u_14_addr : 4
		u_15_addr : 4
		u_load : 5
		u_1_load : 5
		u_2_load : 5
		u_3_load : 5
		u_4_load : 5
		u_5_load : 5
		u_6_load : 5
		u_7_load : 5
		u_8_load : 5
		u_9_load : 5
		u_10_load : 5
		u_11_load : 5
		u_12_load : 5
		u_13_load : 5
		u_14_load : 5
		u_15_load : 5
		z_addr : 4
		z_1_addr : 4
		z_2_addr : 4
		z_3_addr : 4
		z_4_addr : 4
		z_5_addr : 4
		z_6_addr : 4
		z_7_addr : 4
		z_8_addr : 4
		z_9_addr : 4
		z_10_addr : 4
		z_11_addr : 4
		z_12_addr : 4
		z_13_addr : 4
		z_14_addr : 4
		z_15_addr : 4
		switch_ln661 : 3
		store_ln654 : 3
	State 2
		tmp_8 : 1
		tmp_9 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		xor_ln658 : 1
	State 11
		sub1 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_s : 1
		trunc_ln659 : 1
		icmp_ln659 : 2
		icmp_ln659_1 : 2
		or_ln659 : 3
		and_ln659 : 3
		abs0 : 3
		tmp_2 : 1
		trunc_ln660 : 1
		icmp_ln660 : 2
		icmp_ln660_1 : 2
		or_ln660 : 3
		and_ln660 : 3
		abs1 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_808       |    2    |   318   |   198   |
|   fadd   |       grp_fu_812       |    2    |   318   |   198   |
|          |       grp_fu_816       |    2    |   318   |   198   |
|          |       grp_fu_820       |    2    |   318   |   198   |
|----------|------------------------|---------|---------|---------|
| sparsemux|      tmp_8_fu_925      |    0    |    0    |    65   |
|          |      tmp_9_fu_996      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln654_fu_842   |    0    |    0    |    38   |
|          |   icmp_ln659_fu_1097   |    0    |    0    |    15   |
|   icmp   |  icmp_ln659_1_fu_1103  |    0    |    0    |    30   |
|          |   icmp_ln660_fu_1145   |    0    |    0    |    15   |
|          |  icmp_ln660_1_fu_1151  |    0    |    0    |    30   |
|----------|------------------------|---------|---------|---------|
|  select  |      abs0_fu_1121      |    0    |    0    |    32   |
|          |      abs1_fu_1169      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    add   |    add_ln654_fu_848    |    0    |    0    |    38   |
|----------|------------------------|---------|---------|---------|
|    xor   |    xor_ln658_fu_1070   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    or    |    or_ln659_fu_1109    |    0    |    0    |    2    |
|          |    or_ln660_fu_1157    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |    and_ln659_fu_1115   |    0    |    0    |    2    |
|          |    and_ln660_fu_1163   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |  rho_read_read_fu_188  |    0    |    0    |    0    |
|          | chunk_read_read_fu_194 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   fcmp   |       grp_fu_824       |    0    |    0    |    0    |
|          |       grp_fu_829       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln654_fu_854   |    0    |    0    |    0    |
|   trunc  |   trunc_ln659_fu_1093  |    0    |    0    |    0    |
|          |   trunc_ln660_fu_1141  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     lshr_ln8_fu_858    |    0    |    0    |    0    |
|partselect|      tmp_s_fu_1083     |    0    |    0    |    0    |
|          |      tmp_2_fu_1131     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln654_fu_868   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    8    |   1272  |   1192  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      abs0_reg_1479     |   32   |
|      abs1_reg_1484     |   32   |
|bitcast_ln658_1_reg_1460|   32   |
|       i_reg_1176       |   31   |
|   icmp_ln654_reg_1189  |    1   |
|    rho_read_reg_1183   |   32   |
|      sub0_reg_1465     |   32   |
|      sub1_reg_1472     |   32   |
|      sub5_reg_1489     |   32   |
|     tmp_8_reg_1439     |   32   |
|     tmp_9_reg_1444     |   32   |
|  trunc_ln654_reg_1193  |    4   |
|   u_10_addr_reg_1329   |    3   |
|   u_11_addr_reg_1334   |    3   |
|   u_12_addr_reg_1339   |    3   |
|   u_13_addr_reg_1344   |    3   |
|   u_14_addr_reg_1349   |    3   |
|   u_15_addr_reg_1354   |    3   |
|    u_1_addr_reg_1284   |    3   |
|    u_2_addr_reg_1289   |    3   |
|    u_3_addr_reg_1294   |    3   |
|    u_4_addr_reg_1299   |    3   |
|    u_5_addr_reg_1304   |    3   |
|    u_6_addr_reg_1309   |    3   |
|    u_7_addr_reg_1314   |    3   |
|    u_8_addr_reg_1319   |    3   |
|    u_9_addr_reg_1324   |    3   |
|     u_addr_reg_1279    |    3   |
| x_hat_10_addr_reg_1249 |    3   |
| x_hat_11_addr_reg_1254 |    3   |
| x_hat_12_addr_reg_1259 |    3   |
| x_hat_13_addr_reg_1264 |    3   |
| x_hat_14_addr_reg_1269 |    3   |
| x_hat_15_addr_reg_1274 |    3   |
|  x_hat_1_addr_reg_1204 |    3   |
|  x_hat_2_addr_reg_1209 |    3   |
|  x_hat_3_addr_reg_1214 |    3   |
|  x_hat_4_addr_reg_1219 |    3   |
|  x_hat_5_addr_reg_1224 |    3   |
|  x_hat_6_addr_reg_1229 |    3   |
|  x_hat_7_addr_reg_1234 |    3   |
|  x_hat_8_addr_reg_1239 |    3   |
|  x_hat_9_addr_reg_1244 |    3   |
|   x_hat_addr_reg_1199  |    3   |
|   xor_ln658_reg_1455   |   32   |
|   z_10_addr_reg_1409   |    3   |
|   z_11_addr_reg_1414   |    3   |
|   z_12_addr_reg_1419   |    3   |
|   z_13_addr_reg_1424   |    3   |
|   z_14_addr_reg_1429   |    3   |
|   z_15_addr_reg_1434   |    3   |
|    z_1_addr_reg_1364   |    3   |
|    z_2_addr_reg_1369   |    3   |
|    z_3_addr_reg_1374   |    3   |
|    z_4_addr_reg_1379   |    3   |
|    z_5_addr_reg_1384   |    3   |
|    z_6_addr_reg_1389   |    3   |
|    z_7_addr_reg_1394   |    3   |
|    z_8_addr_reg_1399   |    3   |
|    z_9_addr_reg_1404   |    3   |
|     z_addr_reg_1359    |    3   |
|      zval_reg_1449     |   32   |
+------------------------+--------+
|          Total         |   532  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_312 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_372 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_384 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_396 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_402 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_526 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_532 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_538 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_544 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_550 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_556 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_562 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_568 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_574 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_580 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_586 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_592 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_598 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_604 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_610 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_816    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  12.771 ||   297   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |  1272  |  1192  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   297  |
|  Register |    -   |    -   |   532  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   12   |  1804  |  1489  |
+-----------+--------+--------+--------+--------+
