5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (while1.1.vcd) 2 -o (while1.1.cdd) 2 -v (while1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 while1.1.v 1 27 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 3 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 while1.1.v 0 13 1
2 2 0 6 c000f 1 21004 0 0 1 16 0 0
2 3 1 6 80008 0 1410 0 0 1 1 a
2 4 37 6 8000f 1 16 2 3
2 5 0 7 20002 1 1008 0 0 32 48 5 0
2 6 2c 7 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 8 140017 1 21004 0 0 1 16 0 0
2 8 1 8 f000f 1 1004 0 0 1 1 a
2 9 11 8 f0017 1 1048 7 8 1 18 0 1 0 1 0 0
2 10 42 8 80019 5 a 9 0
2 11 3d 9 a000e 5 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 4 6 8 11 6 6 4
4 6 7 1 0 10 0 4
4 10 8 8 0 11 0 4
4 11 9 10 6 10 0 4
3 1 main.$u0.$u1 "main.$u0.$u1" 0 while1.1.v 0 12 1
2 12 1 10 f000f 1 1004 0 0 1 1 b
2 13 1 10 b000b 0 1410 0 0 1 1 a
2 14 37 10 b000f 5 6 12 13
2 15 0 11 c000c 1 1008 0 0 32 48 5 0
2 16 2c 11 b000c 9 900a 15 0 32 18 0 ffffffff 0 0 0 0
4 14 10 11 11 16 16 14
4 16 11 11 0 0 0 14
3 1 main.$u2 "main.$u2" 0 while1.1.v 0 25 1
