var pipelineJSON={"3255842288":{"nodes":[{"name":"Exit", "id":3255957392, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3257518944, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3276250448, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"input_channels", "id":3276250800, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":3276253024, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"And", "id":3276253376, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"Xor", "id":3276253728, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"Xor", "id":3276254080, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"input_channels", "id":3276271392, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"*", "id":3276272464, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":14}]], "type":"inst"}, {"name":"filter_weight", "id":3276273168, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_weight\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276293728, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":14}]], "type":"inst"}, {"name":"filter_bias", "id":3276295888, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_bias\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276299264, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "type":"inst"}, {"name":"input_size", "id":3276301072, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":3276303296, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "type":"inst"}, {"name":"*", "id":3276303648, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "type":"inst"}, {"name":"output_im", "id":3276304352, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276307200, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "type":"inst"}, {"name":"input_size", "id":3276309008, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}], "links":[{"from":3257518944, "to":3255957392, "details":[{"type":"table", "Width":"128"}]}, {"from":3257518944, "to":3276272464, "details":[{"type":"table", "Width":"128"}]}, {"from":3257518944, "to":3276299264, "details":[{"type":"table", "Width":"128"}]}, {"from":3257518944, "to":3276303648, "details":[{"type":"table", "Width":"128"}]}, {"from":3276250448, "to":3255957392, "details":[{"type":"table", "Width":"1"}]}, {"from":3276250448, "to":3276253376, "details":[{"type":"table", "Width":"1"}]}, {"from":3276250448, "to":3276254080, "details":[{"type":"table", "Width":"1"}]}, {"from":3276250800, "to":3276253024, "details":[{"type":"table", "Width":"32"}]}, {"from":3276253024, "to":3276253376, "details":[{"type":"table", "Width":"1"}]}, {"from":3276253376, "to":3255957392, "details":[{"type":"table", "Width":"1"}]}, {"from":3276253376, "to":3276253728, "details":[{"type":"table", "Width":"1"}]}, {"from":3276253728, "to":3255957392, "details":[{"type":"table", "Width":"1"}]}, {"from":3276254080, "to":3255957392, "details":[{"type":"table", "Width":"1"}]}, {"from":3276271392, "to":3276272464, "details":[{"type":"table", "Width":"32"}]}, {"from":3276272464, "to":3276293728, "details":[{"type":"table", "Width":"32"}]}, {"from":3276273168, "to":3276293728, "details":[{"type":"table", "Width":"64"}]}, {"from":3276293728, "to":3255957392, "details":[{"type":"table", "Width":"64"}]}, {"from":3276295888, "to":3276299264, "details":[{"type":"table", "Width":"64"}]}, {"from":3276299264, "to":3255957392, "details":[{"type":"table", "Width":"64"}]}, {"from":3276301072, "to":3276303296, "details":[{"type":"table", "Width":"32"}]}, {"from":3276303296, "to":3255957392, "details":[{"type":"table", "Width":"32"}]}, {"from":3276303296, "to":3276303648, "details":[{"type":"table", "Width":"32"}]}, {"from":3276303648, "to":3276307200, "details":[{"type":"table", "Width":"32"}]}, {"from":3276304352, "to":3276307200, "details":[{"type":"table", "Width":"64"}]}, {"from":3276307200, "to":3255957392, "details":[{"type":"table", "Width":"64"}]}, {"from":3276309008, "to":3276250448, "details":[{"type":"table", "Width":"32"}]}]}, "3256320960":{"nodes":[{"name":"Entry", "id":3256095344, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3256701968, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"input_size", "id":3276315104, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":3276317168, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":26}]], "type":"inst"}, {"name":"+", "id":3276317520, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":26}]], "type":"inst"}], "links":[{"from":3256095344, "to":3276317168, "details":[{"type":"table", "Width":"192"}]}, {"from":3256095344, "to":3276317520, "details":[{"type":"table", "Width":"192"}]}, {"from":3276315104, "to":3276317168, "details":[{"type":"table", "Width":"32"}]}, {"from":3276317168, "to":3276317520, "details":[{"type":"table", "Width":"32"}]}, {"from":3276317520, "to":3256701968, "details":[{"type":"table", "Width":"32"}]}]}, "3256574544":{"nodes":[{"name":"Or", "id":3260864848, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"Exit", "id":3273718992, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3276323184, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<<", "id":3276325376, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"*", "id":3276326480, "subtype":"default", "start":"1.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"+", "id":3276326832, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"input_im", "id":3276327536, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276330384, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":3276332192, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"*", "id":3276332544, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"+", "id":3276332896, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"input_im", "id":3276333600, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276336448, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"*", "id":3276338256, "subtype":"default", "start":"1.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"+", "id":3276338608, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"input_im", "id":3276339312, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276342000, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"Or", "id":3276344336, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"*", "id":3276344688, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"+", "id":3276345040, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"input_im", "id":3276345744, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276348592, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"+", "id":3276350400, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}, {"name":"input_channels", "id":3276350752, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":3276352976, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}, {"name":"And", "id":3276353328, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}], "links":[{"from":3260864848, "to":3276338256, "details":[{"type":"table", "Width":"32"}]}, {"from":3276323184, "to":3276325376, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276326480, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276326832, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276332544, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276332896, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276338256, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276338608, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276344688, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276345040, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276350400, "details":[{"type":"table", "Width":"192"}]}, {"from":3276323184, "to":3276353328, "details":[{"type":"table", "Width":"192"}]}, {"from":3276325376, "to":3260864848, "details":[{"type":"table", "Width":"32"}]}, {"from":3276325376, "to":3276326480, "details":[{"type":"table", "Width":"32"}]}, {"from":3276325376, "to":3276332192, "details":[{"type":"table", "Width":"32"}]}, {"from":3276325376, "to":3276344336, "details":[{"type":"table", "Width":"32"}]}, {"from":3276326480, "to":3276326832, "details":[{"type":"table", "Width":"32"}]}, {"from":3276326832, "to":3276330384, "details":[{"type":"table", "Width":"32"}]}, {"from":3276327536, "to":3276330384, "details":[{"type":"table", "Width":"64"}]}, {"from":3276330384, "to":3273718992, "details":[{"type":"table", "Width":"64"}]}, {"from":3276332192, "to":3276332544, "details":[{"type":"table", "Width":"32"}]}, {"from":3276332544, "to":3276332896, "details":[{"type":"table", "Width":"32"}]}, {"from":3276332896, "to":3276336448, "details":[{"type":"table", "Width":"32"}]}, {"from":3276333600, "to":3276336448, "details":[{"type":"table", "Width":"64"}]}, {"from":3276336448, "to":3273718992, "details":[{"type":"table", "Width":"64"}]}, {"from":3276338256, "to":3276338608, "details":[{"type":"table", "Width":"32"}]}, {"from":3276338608, "to":3276342000, "details":[{"type":"table", "Width":"32"}]}, {"from":3276339312, "to":3276342000, "details":[{"type":"table", "Width":"64"}]}, {"from":3276342000, "to":3273718992, "details":[{"type":"table", "Width":"64"}]}, {"from":3276344336, "to":3276344688, "details":[{"type":"table", "Width":"32"}]}, {"from":3276344688, "to":3276345040, "details":[{"type":"table", "Width":"32"}]}, {"from":3276345040, "to":3276348592, "details":[{"type":"table", "Width":"32"}]}, {"from":3276345744, "to":3276348592, "details":[{"type":"table", "Width":"64"}]}, {"from":3276348592, "to":3273718992, "details":[{"type":"table", "Width":"64"}]}, {"from":3276350400, "to":3273718992, "details":[{"type":"table", "Width":"32"}]}, {"from":3276350400, "to":3276352976, "details":[{"type":"table", "Width":"32"}]}, {"from":3276350752, "to":3276352976, "details":[{"type":"table", "Width":"32"}]}, {"from":3276352976, "to":3276353328, "details":[{"type":"table", "Width":"1"}]}, {"from":3276353328, "to":3273718992, "details":[{"type":"table", "Width":"1"}]}]}, "3257086560":{"nodes":[{"name":"Entry", "id":3260386240, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"137", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3276175312, "subtype":"exit", "start":"158.00", "end":"161.00", "details":[{"type":"table", "Start Cycle":"158", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276367328, "subtype":"default", "start":"137.00", "end":"139.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"137", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"<<", "id":3276372688, "subtype":"default", "start":"137.00", "end":"139.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"17 (0x11)", "Start Cycle":"137", "Latency":"2"}], "type":"inst"}, {"name":"ST", "id":3276373872, "subtype":"load/store", "start":"139.00", "end":"140.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"139", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276380256, "subtype":"default", "start":"137.00", "end":"140.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"137", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"LD", "id":3276384672, "subtype":"load/store", "start":"140.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"140", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"f32 Dot-2", "id":3276396176, "subtype":"default", "start":"144.00", "end":"149.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"144", "Latency":"5"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":43}]], "type":"inst"}, {"name":"f32 Dot-2", "id":3276398400, "subtype":"default", "start":"148.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"148", "Latency":"7"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":44}]], "type":"inst"}, {"name":"f32 +", "id":3276399376, "subtype":"default", "start":"155.00", "end":"158.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"155", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}], "links":[{"from":3260386240, "to":3276367328, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276372688, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276373872, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276380256, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276384672, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276396176, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276398400, "details":[{"type":"table", "Width":"640"}]}, {"from":3260386240, "to":3276399376, "details":[{"type":"table", "Width":"640"}]}, {"from":3276367328, "to":3276373872, "details":[{"type":"table", "Width":"64"}]}, {"from":3276372688, "to":3276373872, "details":[{"type":"table", "Width":"64"}]}, {"from":3276372688, "to":3276384672, "details":[{"type":"table", "Width":"64"}]}, {"from":3276380256, "to":3276384672, "details":[{"type":"table", "Width":"64"}]}, {"from":3276384672, "to":3276396176, "details":[{"type":"table", "Width":"128"}]}, {"from":3276384672, "to":3276398400, "details":[{"type":"table", "Width":"128"}]}, {"from":3276396176, "to":3276398400, "details":[{"type":"table", "Width":"32"}]}, {"from":3276398400, "to":3276399376, "details":[{"type":"table", "Width":"32"}]}, {"from":3276399376, "to":3276175312, "details":[{"type":"table", "Width":"32"}]}]}, "3257519808":{"nodes":[{"name":"Exit", "id":3266029456, "subtype":"exit", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Select", "id":3276231504, "subtype":"select", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":25}]], "type":"inst"}, {"name":"Entry", "id":3276405456, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"FP Compare", "id":3276406864, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}, {"name":"Select", "id":3276407216, "subtype":"select", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}], "links":[{"from":3276231504, "to":3276406864, "details":[{"type":"table", "Width":"32"}]}, {"from":3276231504, "to":3276407216, "details":[{"type":"table", "Width":"32"}]}, {"from":3276405456, "to":3276231504, "details":[{"type":"table", "Width":"96"}]}, {"from":3276406864, "to":3276407216, "details":[{"type":"table", "Width":"1"}]}, {"from":3276407216, "to":3266029456, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"conv2d1x1", "id":3252853400, "type":"kernel", "children":[{"name":"conv2d1x1.B1", "id":3253230048, "type":"bb"}, {"name":"Fused loop conv2d1x1.B3", "id":3252698704, "type":"bb", "children":[{"name":"Cluster 2", "id":3256574544, "type":"cluster"}, {"name":"Cluster 3", "id":3257086560, "type":"cluster"}]}, {"name":"conv2d1x1.B4", "id":3252698784, "type":"bb", "children":[{"name":"Cluster 4", "id":3257519808, "type":"cluster"}]}, {"name":"conv2d1x1.B2", "id":3252698624, "type":"bb", "children":[{"name":"Cluster 1", "id":3256320960, "type":"cluster"}]}, {"name":"conv2d1x1.B0", "id":3253229968, "type":"bb", "children":[{"name":"Cluster 0", "id":3255842288, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"conv2d1x1", "id":3252853400, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"im_in", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":"28"}]}], "Requested size":"2000 kilobytes = 512 work-item copies x 4000 bytes", "Implemented size":"4 megabytes = (2 private copies) x (131072 words per bank) x (16 bytes per word)", "Memory Usage":"2048 RAMs", "Number of banks":"1", "Bank width (word size)":"16 bytes", "Bank depth":"131072 words", "Number of replicates":"1", "Number of private copies":"2", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":[{"type":"text", "text":"Created 512 work-item copies for variable \'im_in\' to support 512 work-items per work group.</br>"}, {"type":"text", "text":"In each private copy:</br>  Variable \'im_in\' occupies memory words [0-127999] and has 1 array element per memory word.</br>  Memory words [128000-131071] are unused padding."}, {"type":"text", "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bit</td><td>b<sub>21</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":28}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"2048 RAMs", "Bank width":"16 bytes", "Bank depth":"131072 words", "Implemented bank size":"4 megabytes = (2 private copies) x (131072 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Created 512 work-item copies for variable \'im_in\' to support 512 work-items per work group.</br>"}, {"type":"text", "text":"In each private copy:</br>  Variable \'im_in\' occupies memory words [0-127999] and has 1 array element per memory word.</br>  Memory words [128000-131071] are unused padding."}, {"type":"text", "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bit</td><td>b<sub>21</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":28}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "padding":"3072", "depth":"131072", "details":[{"type":"table", "Implemented size":"4 megabytes = (2 private copies) x (131072 words) x (16 bytes per word)", "Memory Usage":"2048 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Created 512 work-item copies for variable \'im_in\' to support 512 work-items per work group.</br>"}, {"type":"text", "text":"In each private copy:</br>  Variable \'im_in\' occupies memory words [0-127999] and has 1 array element per memory word.</br>  Memory words [128000-131071] are unused padding."}, {"type":"text", "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bit</td><td>b<sub>21</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":28}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":6, "type":"port"}], "copies":{"num":2, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"131072 words", "Number of private copies":"2", "Additional information":[{"type":"text", "text":"Created 512 work-item copies for variable \'im_in\' to support 512 work-items per work group.</br>"}, {"type":"text", "text":"In each private copy:</br>  Variable \'im_in\' occupies memory words [0-127999] and has 1 array element per memory word.</br>  Memory words [128000-131071] are unused padding."}, {"type":"text", "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bit</td><td>b<sub>21</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td></tr><tr><td>Private copy 1: </td><td>1</td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":3253320888, "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"im_in", "Start cycle":"140", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"Store", "id":3253320120, "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"im_in", "Start cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}]}], "links":[{"from":5, "to":3253320888}, {"from":3253320120, "to":6}]};
var systemJSON={};
var blockJSON={"3252698624":{"nodes":[{"name":"Cluster 1", "id":3256320960, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_conv2d1x1s_c0_enter4437_conv2d1x11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":3256327856, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":3256348144, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":3255973552, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d1x1.B4, conv2d1x1.B0"}], "type":"inst"}], "links":[{"from":3256327856, "to":3256348144}, {"from":3255973552, "to":3256327856, "details":[{"type":"table", "Width":"32"}]}, {"from":3255973552, "to":3256327856, "details":[{"type":"table", "Width":"64"}]}]}, "3252698704":{"nodes":[{"name":"Cluster 2", "id":3256574544, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body13_conv2d1x1s_c0_enter5238_conv2d1x13", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":3256580912, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":3256736240, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 3", "id":3257086560, "start":"137.00", "end":"161.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body13_conv2d1x1s_c1_enter_conv2d1x112", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"137", "Cluster Latency":"24"}], "type":"cluster", "children":[{"name":"Logic", "id":3257092848, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"137", "Cluster Logic Latency":"21"}], "type":"inst"}, {"name":"Exit", "id":3257372336, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"158", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":3255940080, "start":"8.00", "end":"137.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"Loop Input", "id":3256130208, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d1x1.B3, conv2d1x1.B2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}, {"name":"LD", "id":3256137728, "start":"8.00", "end":"137.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"+", "id":3256288432, "start":"137.00", "end":"161.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"137", "Latency":"24"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"LD", "id":3259171296, "start":"8.00", "end":"137.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":3259317664, "start":"8.00", "end":"137.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"LD", "id":3259330240, "start":"8.00", "end":"137.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3259563472, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}], "links":[{"from":3256580912, "to":3256736240}, {"from":3257092848, "to":3257372336}, {"from":3255940080, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3256736240, "to":3255940080, "details":[{"type":"table", "Width":"384"}]}, {"from":3256130208, "to":3259563472, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256580912, "details":[{"type":"table", "Width":"32"}]}, {"from":3256736240, "to":3256130208, "details":[{"type":"table", "Width":"384"}]}, {"from":3256137728, "to":3257092848, "details":[{"type":"table", "Width":"128"}]}, {"from":3256288432, "to":3256130208, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3259171296, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3256736240, "to":3259171296, "details":[{"type":"table", "Width":"384"}]}, {"from":3259317664, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3256736240, "to":3259317664, "details":[{"type":"table", "Width":"384"}]}, {"from":3259330240, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3256736240, "to":3259330240, "details":[{"type":"table", "Width":"384"}]}, {"from":3259563472, "to":3256137728, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3255940080, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3256137728, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3259171296, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3259317664, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3259330240, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3257092848, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3256288432, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256580912, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3256580912, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3257092848, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256580912, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3257092848, "details":[{"type":"table", "Width":"32"}]}, {"from":3257372336, "to":3256130208, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3259563472, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"64"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"1"}]}, {"from":3256130208, "to":3256130208, "details":[{"type":"table", "Width":"32"}]}, {"from":3256130208, "to":3256580912, "details":[{"type":"table", "Width":"32"}]}]}, "3252698784":{"nodes":[{"name":"Cluster 4", "id":3257519808, "start":"0.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup53_conv2d1x1s_c0_enter71_conv2d1x16", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":3257526768, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":3257537760, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"And", "id":3256642672, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"Input", "id":3256664704, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d1x1.B3"}], "type":"inst"}, {"name":"ST", "id":3257560896, "start":"4.00", "end":"6.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}, {"name":"Compare", "id":3259442576, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"+", "id":3259706592, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"input_size", "id":3259911648, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3260694896, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}], "links":[{"from":3257526768, "to":3257537760}, {"from":3257537760, "to":3257560896, "details":[{"type":"table", "Width":"64"}]}, {"from":3256664704, "to":3257560896, "details":[{"type":"table", "Width":"1"}]}, {"from":3256664704, "to":3260694896, "details":[{"type":"table", "Width":"32"}]}, {"from":3259442576, "to":3256642672, "details":[{"type":"table", "Width":"1"}]}, {"from":3256664704, "to":3257526768, "details":[{"type":"table", "Width":"1"}]}, {"from":3259706592, "to":3259442576, "details":[{"type":"table", "Width":"32"}]}, {"from":3259911648, "to":3259442576, "details":[{"type":"table", "Width":"32"}]}, {"from":3256664704, "to":3257526768, "details":[{"type":"table", "Width":"32"}]}, {"from":3256664704, "to":3257526768, "details":[{"type":"table", "Width":"32"}]}, {"from":3256664704, "to":3260694896, "details":[{"type":"table", "Width":"64"}]}, {"from":3260694896, "to":3257560896, "details":[{"type":"table", "Width":"64"}]}, {"from":3256664704, "to":3256642672, "details":[{"type":"table", "Width":"1"}]}, {"from":3256664704, "to":3259706592, "details":[{"type":"table", "Width":"32"}]}]}, "3253229968":{"nodes":[{"name":"Cluster 0", "id":3255842288, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_conv2d1x1s_c0_enter_conv2d1x12", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":3255781840, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":3256010480, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"wg.limiter.enter", "id":3257074400, "start":"14.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":3261892208, "start":"12.00", "end":"15.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"12", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "type":"inst"}], "links":[{"from":3255781840, "to":3256010480}, {"from":3256010480, "to":3261892208, "details":[{"type":"table", "Width":"448"}]}]}, "3253230048":{"nodes":[{"name":"wg.limiter.exit", "id":3258990880, "start":"0.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":51}]], "type":"inst"}, {"name":"Input", "id":3276183472, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d1x1.B4"}], "type":"inst"}], "links":[{"from":3276183472, "to":3258990880, "details":[{"type":"table", "Width":"32"}]}]}};
var scheduleJSON={"3252853400":{"nodes":[{"name":"conv2d1x1.B0", "id":3253229968, "start":"0", "end":"15", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":3255842288, "start":"1", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_conv2d1x1s_c0_enter_conv2d1x12", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"input_channels", "id":3276250800, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":3276253024, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"input_channels", "id":3276271392, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"*", "id":3276272464, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":14}]], "type":"inst"}, {"name":"filter_weight", "id":3276273168, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_weight\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276293728, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":14}]], "type":"inst"}, {"name":"filter_bias", "id":3276295888, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_bias\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276299264, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "type":"inst"}, {"name":"input_size", "id":3276301072, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":3276303296, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "type":"inst"}, {"name":"*", "id":3276303648, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "type":"inst"}, {"name":"output_im", "id":3276304352, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276307200, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "type":"inst"}, {"name":"input_size", "id":3276309008, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":3276250448, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"Xor", "id":3276254080, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"And", "id":3276253376, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"Xor", "id":3276253728, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"Exit", "id":3255957392, "start":"9", "end":"12", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":3261892208, "start":"12", "end":"15", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"12", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":3257074400, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}]}, {"name":"conv2d1x1.B2", "id":3252698624, "start":"15", "end":"24", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":3256320960, "start":"16", "end":"24", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_conv2d1x1s_c0_enter4437_conv2d1x11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"input_size", "id":3276315104, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":3276317168, "start":"17", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":26}]], "type":"inst"}, {"name":"+", "id":3276317520, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":26}]], "type":"inst"}, {"name":"Exit", "id":3256701968, "start":"21", "end":"24", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Fused loop conv2d1x1.B3", "id":3252698704, "start":"24", "end":"185", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":3256288432, "start":"161", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"137", "Latency":"24"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3259563472, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"LD", "id":3256137728, "start":"32", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"Cluster 2", "id":3256574544, "start":"25", "end":"32", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body13_conv2d1x1s_c0_enter5238_conv2d1x13", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"+", "id":3276350400, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}, {"name":"<<", "id":3276325376, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":3276344336, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"*", "id":3276344688, "start":"25", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"+", "id":3276345040, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"Or", "id":3276332192, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"*", "id":3276332544, "start":"25", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"+", "id":3276332896, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"*", "id":3276326480, "start":"25", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"+", "id":3276326832, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":3260864848, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"*", "id":3276338256, "start":"25", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"+", "id":3276338608, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"input_im", "id":3276327536, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276330384, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"input_im", "id":3276333600, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276336448, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"input_im", "id":3276339312, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276342000, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"input_im", "id":3276345744, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276348592, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"input_channels", "id":3276350752, "start":"24", "end":"26", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":3276352976, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}, {"name":"And", "id":3276353328, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"inst"}, {"name":"Exit", "id":3273718992, "start":"29", "end":"32", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":3259330240, "start":"32", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"LD", "id":3259317664, "start":"32", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"LD", "id":3259171296, "start":"32", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":3255940080, "start":"32", "end":"161", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"129"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"Cluster 3", "id":3257086560, "start":"161", "end":"185", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body13_conv2d1x1s_c1_enter_conv2d1x112", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"137", "Cluster Latency":"24"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":3276380256, "start":"161", "end":"164", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"137", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"<<", "id":3276372688, "start":"161", "end":"163", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"17 (0x11)", "Start Cycle":"137", "Latency":"2"}], "type":"inst"}, {"name":"LD", "id":3276384672, "start":"164", "end":"168", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"140", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"f32 Dot-2", "id":3276396176, "start":"168", "end":"173", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"144", "Latency":"5"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":43}]], "type":"inst"}, {"name":"f32 Dot-2", "id":3276398400, "start":"172", "end":"179", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"148", "Latency":"7"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":44}]], "type":"inst"}, {"name":"f32 +", "id":3276399376, "start":"179", "end":"182", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"155", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3276367328, "start":"161", "end":"163", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"137", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"ST", "id":3276373872, "start":"163", "end":"164", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"139", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"Exit", "id":3276175312, "start":"182", "end":"185", "details":[{"type":"table", "Start Cycle":"158", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d1x1.B4", "id":3252698784, "start":"185", "end":"191", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":3259706592, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"input_size", "id":3259911648, "start":"191", "end":"191", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3259442576, "start":"191", "end":"191", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"And", "id":3256642672, "start":"191", "end":"191", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"inst"}, {"name":"Cluster 4", "id":3257519808, "start":"185", "end":"189", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup53_conv2d1x1s_c0_enter71_conv2d1x16", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Select", "id":3276231504, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":25}]], "type":"inst"}, {"name":"FP Compare", "id":3276406864, "start":"185", "end":"186", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}, {"name":"Select", "id":3276407216, "start":"186", "end":"186", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}, {"name":"Exit", "id":3266029456, "start":"186", "end":"189", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":3260694896, "start":"189", "end":"189", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}, {"name":"ST", "id":3257560896, "start":"189", "end":"191", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}]}, {"name":"conv2d1x1.B1", "id":3253230048, "start":"191", "end":"192", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"wg.limiter.exit", "id":3258990880, "start":"191", "end":"192", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":51}]], "type":"inst"}]}], "links":[{"from":3260694896, "to":3257560896}, {"from":3276407216, "to":3266029456}, {"from":3276325376, "to":3260864848}, {"from":3276325376, "to":3276326480}, {"from":3276325376, "to":3276332192}, {"from":3276325376, "to":3276344336}, {"from":3259563472, "to":3256137728}, {"from":3276250800, "to":3276253024}, {"from":3276344336, "to":3276344688}, {"from":3256137728, "to":3257086560}, {"from":3276253024, "to":3276253376}, {"from":3253229968, "to":3252698624}, {"from":3256574544, "to":3255940080}, {"from":3256574544, "to":3259171296}, {"from":3256574544, "to":3259317664}, {"from":3256574544, "to":3259330240}, {"from":3276333600, "to":3276336448}, {"from":3276326480, "to":3276326832}, {"from":3276350400, "to":3273718992}, {"from":3276350400, "to":3276352976}, {"from":3259442576, "to":3256642672}, {"from":3276253728, "to":3255957392}, {"from":3252698624, "to":3252698704}, {"from":3276342000, "to":3273718992}, {"from":3276253376, "to":3255957392}, {"from":3276253376, "to":3276253728}, {"from":3276254080, "to":3255957392}, {"from":3276250448, "to":3255957392}, {"from":3276250448, "to":3276253376}, {"from":3276250448, "to":3276254080}, {"from":3252698704, "to":3252698784}, {"from":3276303296, "to":3255957392}, {"from":3276303296, "to":3276303648}, {"from":3255842288, "to":3261892208}, {"from":3276336448, "to":3273718992}, {"from":3276271392, "to":3276272464}, {"from":3276315104, "to":3276317168}, {"from":3276293728, "to":3255957392}, {"from":3276301072, "to":3276303296}, {"from":3276352976, "to":3276353328}, {"from":3276398400, "to":3276399376}, {"from":3276295888, "to":3276299264}, {"from":3276332544, "to":3276332896}, {"from":3276304352, "to":3276307200}, {"from":3276348592, "to":3273718992}, {"from":3276231504, "to":3276406864}, {"from":3276231504, "to":3276407216}, {"from":3276303648, "to":3276307200}, {"from":3276272464, "to":3276293728}, {"from":3276307200, "to":3255957392}, {"from":3276299264, "to":3255957392}, {"from":3276344688, "to":3276345040}, {"from":3259317664, "to":3257086560}, {"from":3276345040, "to":3276348592}, {"from":3276332192, "to":3276332544}, {"from":3255940080, "to":3257086560}, {"from":3276317168, "to":3276317520}, {"from":3252698784, "to":3253230048}, {"from":3252698784, "to":3252698624}, {"from":3276332896, "to":3276336448}, {"from":3276309008, "to":3276250448}, {"from":3276330384, "to":3273718992}, {"from":3260864848, "to":3276338256}, {"from":3276338256, "to":3276338608}, {"from":3276367328, "to":3276373872}, {"from":3276338608, "to":3276342000}, {"from":3276327536, "to":3276330384}, {"from":3276339312, "to":3276342000}, {"from":3257519808, "to":3257560896}, {"from":3276345744, "to":3276348592}, {"from":3276273168, "to":3276293728}, {"from":3276353328, "to":3273718992}, {"from":3276326832, "to":3276330384}, {"from":3259330240, "to":3257086560}, {"from":3276317520, "to":3256701968}, {"from":3259171296, "to":3257086560}, {"from":3276380256, "to":3276384672}, {"from":3276372688, "to":3276373872}, {"from":3276372688, "to":3276384672}, {"from":3276384672, "to":3276396176}, {"from":3276384672, "to":3276398400}, {"from":3276406864, "to":3276407216}, {"from":3276350752, "to":3276352976}, {"from":3276396176, "to":3276398400}, {"from":3276399376, "to":3276175312}, {"from":3259706592, "to":3259442576}, {"from":3259911648, "to":3259442576}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Reads":"6"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":18, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":9, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":10, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"12", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "type":"inst"}, {"name":"LD", "id":11, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"128 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":12, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"128 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "type":"inst"}, {"name":"LD", "id":13, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"128 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "type":"inst"}, {"name":"LD", "id":14, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"128 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "type":"inst"}, {"name":"LD", "id":15, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"128 cycles", "Width":"128 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":16, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":17, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"4", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":6}, {"from":11, "to":6}, {"from":12, "to":6}, {"from":13, "to":6}, {"from":14, "to":6}, {"from":15, "to":6}, {"from":17, "to":8}, {"from":2, "to":18}, {"from":18, "to":10, "reverse":1}, {"from":18, "to":11, "reverse":1}, {"from":18, "to":12, "reverse":1}, {"from":18, "to":13, "reverse":1}, {"from":18, "to":14, "reverse":1}, {"from":18, "to":15, "reverse":1}]};
