/*
 * Copywight 2020 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 */
#ifndef _sdma_4_4_0_SH_MASK_HEADEW
#define _sdma_4_4_0_SH_MASK_HEADEW


// addwessBwock: sdma0_sdma0dec
//SDMA0_UCODE_ADDW
#define SDMA0_UCODE_ADDW__VAWUE__SHIFT                                                                        0x0
#define SDMA0_UCODE_ADDW__VAWUE_MASK                                                                          0x00003FFFW
//SDMA0_UCODE_DATA
#define SDMA0_UCODE_DATA__VAWUE__SHIFT                                                                        0x0
#define SDMA0_UCODE_DATA__VAWUE_MASK                                                                          0xFFFFFFFFW
//SDMA0_VF_ENABWE
#define SDMA0_VF_ENABWE__VF_ENABWE__SHIFT                                                                     0x0
#define SDMA0_VF_ENABWE__VF_ENABWE_MASK                                                                       0x00000001W
#define SDMA0_PUB_WEG_TYPE0__SDMA0_UCODE_ADDW__SHIFT                                                          0x0
#define SDMA0_PUB_WEG_TYPE0__SDMA0_UCODE_DATA__SHIFT                                                          0x1
#define SDMA0_PUB_WEG_TYPE0__SDMA0_UCODE_ADDW_MASK                                                            0x00000001W
#define SDMA0_PUB_WEG_TYPE0__SDMA0_UCODE_DATA_MASK                                                            0x00000002W
//SDMA0_CONTEXT_GWOUP_BOUNDAWY
#define SDMA0_CONTEXT_GWOUP_BOUNDAWY__WESEWVED__SHIFT                                                         0x0
#define SDMA0_CONTEXT_GWOUP_BOUNDAWY__WESEWVED_MASK                                                           0xFFFFFFFFW
//SDMA0_POWEW_CNTW
#define SDMA0_POWEW_CNTW__PG_CNTW_ENABWE__SHIFT                                                               0x0
#define SDMA0_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ__SHIFT                                                          0x1
#define SDMA0_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ__SHIFT                                                         0x2
#define SDMA0_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME__SHIFT                                                   0x3
#define SDMA0_POWEW_CNTW__MEM_POWEW_OVEWWIDE__SHIFT                                                           0x8
#define SDMA0_POWEW_CNTW__MEM_POWEW_WS_EN__SHIFT                                                              0x9
#define SDMA0_POWEW_CNTW__MEM_POWEW_DS_EN__SHIFT                                                              0xa
#define SDMA0_POWEW_CNTW__MEM_POWEW_SD_EN__SHIFT                                                              0xb
#define SDMA0_POWEW_CNTW__MEM_POWEW_DEWAY__SHIFT                                                              0xc
#define SDMA0_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME__SHIFT                                                  0x1a
#define SDMA0_POWEW_CNTW__PG_CNTW_ENABWE_MASK                                                                 0x00000001W
#define SDMA0_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ_MASK                                                            0x00000002W
#define SDMA0_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ_MASK                                                           0x00000004W
#define SDMA0_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK                                                     0x000000F8W
#define SDMA0_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK                                                             0x00000100W
#define SDMA0_POWEW_CNTW__MEM_POWEW_WS_EN_MASK                                                                0x00000200W
#define SDMA0_POWEW_CNTW__MEM_POWEW_DS_EN_MASK                                                                0x00000400W
#define SDMA0_POWEW_CNTW__MEM_POWEW_SD_EN_MASK                                                                0x00000800W
#define SDMA0_POWEW_CNTW__MEM_POWEW_DEWAY_MASK                                                                0x003FF000W
#define SDMA0_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK                                                    0xFC000000W
//SDMA0_CWK_CTWW
#define SDMA0_CWK_CTWW__ON_DEWAY__SHIFT                                                                       0x0
#define SDMA0_CWK_CTWW__OFF_HYSTEWESIS__SHIFT                                                                 0x4
#define SDMA0_CWK_CTWW__WESEWVED__SHIFT                                                                       0xc
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE7__SHIFT                                                                 0x18
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE6__SHIFT                                                                 0x19
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE5__SHIFT                                                                 0x1a
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE4__SHIFT                                                                 0x1b
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE3__SHIFT                                                                 0x1c
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE2__SHIFT                                                                 0x1d
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE1__SHIFT                                                                 0x1e
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE0__SHIFT                                                                 0x1f
#define SDMA0_CWK_CTWW__ON_DEWAY_MASK                                                                         0x0000000FW
#define SDMA0_CWK_CTWW__OFF_HYSTEWESIS_MASK                                                                   0x00000FF0W
#define SDMA0_CWK_CTWW__WESEWVED_MASK                                                                         0x00FFF000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE7_MASK                                                                   0x01000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE6_MASK                                                                   0x02000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE5_MASK                                                                   0x04000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE4_MASK                                                                   0x08000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE3_MASK                                                                   0x10000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE2_MASK                                                                   0x20000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE1_MASK                                                                   0x40000000W
#define SDMA0_CWK_CTWW__SOFT_OVEWWIDE0_MASK                                                                   0x80000000W
//SDMA0_CNTW
#define SDMA0_CNTW__TWAP_ENABWE__SHIFT                                                                        0x0
#define SDMA0_CNTW__UTC_W1_ENABWE__SHIFT                                                                      0x1
#define SDMA0_CNTW__SEM_WAIT_INT_ENABWE__SHIFT                                                                0x2
#define SDMA0_CNTW__DATA_SWAP_ENABWE__SHIFT                                                                   0x3
#define SDMA0_CNTW__FENCE_SWAP_ENABWE__SHIFT                                                                  0x4
#define SDMA0_CNTW__MIDCMD_PWEEMPT_ENABWE__SHIFT                                                              0x5
#define SDMA0_CNTW__MIDCMD_EXPIWE_ENABWE__SHIFT                                                               0x6
#define SDMA0_CNTW__MIDCMD_WOWWDSWITCH_ENABWE__SHIFT                                                          0x11
#define SDMA0_CNTW__AUTO_CTXSW_ENABWE__SHIFT                                                                  0x12
#define SDMA0_CNTW__CTXEMPTY_INT_ENABWE__SHIFT                                                                0x1c
#define SDMA0_CNTW__FWOZEN_INT_ENABWE__SHIFT                                                                  0x1d
#define SDMA0_CNTW__IB_PWEEMPT_INT_ENABWE__SHIFT                                                              0x1e
#define SDMA0_CNTW__TWAP_ENABWE_MASK                                                                          0x00000001W
#define SDMA0_CNTW__UTC_W1_ENABWE_MASK                                                                        0x00000002W
#define SDMA0_CNTW__SEM_WAIT_INT_ENABWE_MASK                                                                  0x00000004W
#define SDMA0_CNTW__DATA_SWAP_ENABWE_MASK                                                                     0x00000008W
#define SDMA0_CNTW__FENCE_SWAP_ENABWE_MASK                                                                    0x00000010W
#define SDMA0_CNTW__MIDCMD_PWEEMPT_ENABWE_MASK                                                                0x00000020W
#define SDMA0_CNTW__MIDCMD_EXPIWE_ENABWE_MASK                                                                 0x00000040W
#define SDMA0_CNTW__MIDCMD_WOWWDSWITCH_ENABWE_MASK                                                            0x00020000W
#define SDMA0_CNTW__AUTO_CTXSW_ENABWE_MASK                                                                    0x00040000W
#define SDMA0_CNTW__CTXEMPTY_INT_ENABWE_MASK                                                                  0x10000000W
#define SDMA0_CNTW__FWOZEN_INT_ENABWE_MASK                                                                    0x20000000W
#define SDMA0_CNTW__IB_PWEEMPT_INT_ENABWE_MASK                                                                0x40000000W
//SDMA0_CHICKEN_BITS
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE__SHIFT                                                     0x0
#define SDMA0_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE__SHIFT                                                 0x1
#define SDMA0_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE__SHIFT                                        0x2
#define SDMA0_CHICKEN_BITS__WWITE_BUWST_WENGTH__SHIFT                                                         0x8
#define SDMA0_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE__SHIFT                                                     0xa
#define SDMA0_CHICKEN_BITS__COPY_OVEWWAP_ENABWE__SHIFT                                                        0x10
#define SDMA0_CHICKEN_BITS__WAW_CHECK_ENABWE__SHIFT                                                           0x11
#define SDMA0_CHICKEN_BITS__SWBM_POWW_WETWYING__SHIFT                                                         0x14
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT                                                           0x17
#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS__SHIFT                                                             0x19
#define SDMA0_CHICKEN_BITS__SWAM_FGCG_ENABWE__SHIFT                                                           0x1a
#define SDMA0_CHICKEN_BITS__WESEWVED__SHIFT                                                                   0x1b
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE_MASK                                                       0x00000001W
#define SDMA0_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE_MASK                                                   0x00000002W
#define SDMA0_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE_MASK                                          0x00000004W
#define SDMA0_CHICKEN_BITS__WWITE_BUWST_WENGTH_MASK                                                           0x00000300W
#define SDMA0_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE_MASK                                                       0x00001C00W
#define SDMA0_CHICKEN_BITS__COPY_OVEWWAP_ENABWE_MASK                                                          0x00010000W
#define SDMA0_CHICKEN_BITS__WAW_CHECK_ENABWE_MASK                                                             0x00020000W
#define SDMA0_CHICKEN_BITS__SWBM_POWW_WETWYING_MASK                                                           0x00100000W
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK                                                             0x00800000W
#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS_MASK                                                               0x02000000W
#define SDMA0_CHICKEN_BITS__SWAM_FGCG_ENABWE_MASK                                                             0x04000000W
#define SDMA0_CHICKEN_BITS__WESEWVED_MASK                                                                     0xF8000000W
//SDMA0_GB_ADDW_CONFIG
#define SDMA0_GB_ADDW_CONFIG__NUM_PIPES__SHIFT                                                                0x0
#define SDMA0_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE__SHIFT                                                     0x3
#define SDMA0_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE__SHIFT                                                     0x8
#define SDMA0_GB_ADDW_CONFIG__NUM_BANKS__SHIFT                                                                0xc
#define SDMA0_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES__SHIFT                                                       0x13
#define SDMA0_GB_ADDW_CONFIG__NUM_PIPES_MASK                                                                  0x00000007W
#define SDMA0_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE_MASK                                                       0x00000038W
#define SDMA0_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE_MASK                                                       0x00000700W
#define SDMA0_GB_ADDW_CONFIG__NUM_BANKS_MASK                                                                  0x00007000W
#define SDMA0_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES_MASK                                                         0x00180000W
//SDMA0_GB_ADDW_CONFIG_WEAD
#define SDMA0_GB_ADDW_CONFIG_WEAD__NUM_PIPES__SHIFT                                                           0x0
#define SDMA0_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE__SHIFT                                                0x3
#define SDMA0_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE__SHIFT                                                0x8
#define SDMA0_GB_ADDW_CONFIG_WEAD__NUM_BANKS__SHIFT                                                           0xc
#define SDMA0_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES__SHIFT                                                  0x13
#define SDMA0_GB_ADDW_CONFIG_WEAD__NUM_PIPES_MASK                                                             0x00000007W
#define SDMA0_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE_MASK                                                  0x00000038W
#define SDMA0_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE_MASK                                                  0x00000700W
#define SDMA0_GB_ADDW_CONFIG_WEAD__NUM_BANKS_MASK                                                             0x00007000W
#define SDMA0_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES_MASK                                                    0x00180000W
//SDMA0_WB_WPTW_FETCH_HI
#define SDMA0_WB_WPTW_FETCH_HI__OFFSET__SHIFT                                                                 0x0
#define SDMA0_WB_WPTW_FETCH_HI__OFFSET_MASK                                                                   0xFFFFFFFFW
//SDMA0_SEM_WAIT_FAIW_TIMEW_CNTW
#define SDMA0_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW__SHIFT                                                          0x0
#define SDMA0_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW_MASK                                                            0xFFFFFFFFW
//SDMA0_WB_WPTW_FETCH
#define SDMA0_WB_WPTW_FETCH__OFFSET__SHIFT                                                                    0x2
#define SDMA0_WB_WPTW_FETCH__OFFSET_MASK                                                                      0xFFFFFFFCW
//SDMA0_IB_OFFSET_FETCH
#define SDMA0_IB_OFFSET_FETCH__OFFSET__SHIFT                                                                  0x2
#define SDMA0_IB_OFFSET_FETCH__OFFSET_MASK                                                                    0x003FFFFCW
//SDMA0_PWOGWAM
#define SDMA0_PWOGWAM__STWEAM__SHIFT                                                                          0x0
#define SDMA0_PWOGWAM__STWEAM_MASK                                                                            0xFFFFFFFFW
//SDMA0_STATUS_WEG
#define SDMA0_STATUS_WEG__IDWE__SHIFT                                                                         0x0
#define SDMA0_STATUS_WEG__WEG_IDWE__SHIFT                                                                     0x1
#define SDMA0_STATUS_WEG__WB_EMPTY__SHIFT                                                                     0x2
#define SDMA0_STATUS_WEG__WB_FUWW__SHIFT                                                                      0x3
#define SDMA0_STATUS_WEG__WB_CMD_IDWE__SHIFT                                                                  0x4
#define SDMA0_STATUS_WEG__WB_CMD_FUWW__SHIFT                                                                  0x5
#define SDMA0_STATUS_WEG__IB_CMD_IDWE__SHIFT                                                                  0x6
#define SDMA0_STATUS_WEG__IB_CMD_FUWW__SHIFT                                                                  0x7
#define SDMA0_STATUS_WEG__BWOCK_IDWE__SHIFT                                                                   0x8
#define SDMA0_STATUS_WEG__INSIDE_IB__SHIFT                                                                    0x9
#define SDMA0_STATUS_WEG__EX_IDWE__SHIFT                                                                      0xa
#define SDMA0_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE__SHIFT                                                    0xb
#define SDMA0_STATUS_WEG__PACKET_WEADY__SHIFT                                                                 0xc
#define SDMA0_STATUS_WEG__MC_WW_IDWE__SHIFT                                                                   0xd
#define SDMA0_STATUS_WEG__SWBM_IDWE__SHIFT                                                                    0xe
#define SDMA0_STATUS_WEG__CONTEXT_EMPTY__SHIFT                                                                0xf
#define SDMA0_STATUS_WEG__DEWTA_WPTW_FUWW__SHIFT                                                              0x10
#define SDMA0_STATUS_WEG__WB_MC_WWEQ_IDWE__SHIFT                                                              0x11
#define SDMA0_STATUS_WEG__IB_MC_WWEQ_IDWE__SHIFT                                                              0x12
#define SDMA0_STATUS_WEG__MC_WD_IDWE__SHIFT                                                                   0x13
#define SDMA0_STATUS_WEG__DEWTA_WPTW_EMPTY__SHIFT                                                             0x14
#define SDMA0_STATUS_WEG__MC_WD_WET_STAWW__SHIFT                                                              0x15
#define SDMA0_STATUS_WEG__MC_WD_NO_POWW_IDWE__SHIFT                                                           0x16
#define SDMA0_STATUS_WEG__PWEV_CMD_IDWE__SHIFT                                                                0x19
#define SDMA0_STATUS_WEG__SEM_IDWE__SHIFT                                                                     0x1a
#define SDMA0_STATUS_WEG__SEM_WEQ_STAWW__SHIFT                                                                0x1b
#define SDMA0_STATUS_WEG__SEM_WESP_STATE__SHIFT                                                               0x1c
#define SDMA0_STATUS_WEG__INT_IDWE__SHIFT                                                                     0x1e
#define SDMA0_STATUS_WEG__INT_WEQ_STAWW__SHIFT                                                                0x1f
#define SDMA0_STATUS_WEG__IDWE_MASK                                                                           0x00000001W
#define SDMA0_STATUS_WEG__WEG_IDWE_MASK                                                                       0x00000002W
#define SDMA0_STATUS_WEG__WB_EMPTY_MASK                                                                       0x00000004W
#define SDMA0_STATUS_WEG__WB_FUWW_MASK                                                                        0x00000008W
#define SDMA0_STATUS_WEG__WB_CMD_IDWE_MASK                                                                    0x00000010W
#define SDMA0_STATUS_WEG__WB_CMD_FUWW_MASK                                                                    0x00000020W
#define SDMA0_STATUS_WEG__IB_CMD_IDWE_MASK                                                                    0x00000040W
#define SDMA0_STATUS_WEG__IB_CMD_FUWW_MASK                                                                    0x00000080W
#define SDMA0_STATUS_WEG__BWOCK_IDWE_MASK                                                                     0x00000100W
#define SDMA0_STATUS_WEG__INSIDE_IB_MASK                                                                      0x00000200W
#define SDMA0_STATUS_WEG__EX_IDWE_MASK                                                                        0x00000400W
#define SDMA0_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE_MASK                                                      0x00000800W
#define SDMA0_STATUS_WEG__PACKET_WEADY_MASK                                                                   0x00001000W
#define SDMA0_STATUS_WEG__MC_WW_IDWE_MASK                                                                     0x00002000W
#define SDMA0_STATUS_WEG__SWBM_IDWE_MASK                                                                      0x00004000W
#define SDMA0_STATUS_WEG__CONTEXT_EMPTY_MASK                                                                  0x00008000W
#define SDMA0_STATUS_WEG__DEWTA_WPTW_FUWW_MASK                                                                0x00010000W
#define SDMA0_STATUS_WEG__WB_MC_WWEQ_IDWE_MASK                                                                0x00020000W
#define SDMA0_STATUS_WEG__IB_MC_WWEQ_IDWE_MASK                                                                0x00040000W
#define SDMA0_STATUS_WEG__MC_WD_IDWE_MASK                                                                     0x00080000W
#define SDMA0_STATUS_WEG__DEWTA_WPTW_EMPTY_MASK                                                               0x00100000W
#define SDMA0_STATUS_WEG__MC_WD_WET_STAWW_MASK                                                                0x00200000W
#define SDMA0_STATUS_WEG__MC_WD_NO_POWW_IDWE_MASK                                                             0x00400000W
#define SDMA0_STATUS_WEG__PWEV_CMD_IDWE_MASK                                                                  0x02000000W
#define SDMA0_STATUS_WEG__SEM_IDWE_MASK                                                                       0x04000000W
#define SDMA0_STATUS_WEG__SEM_WEQ_STAWW_MASK                                                                  0x08000000W
#define SDMA0_STATUS_WEG__SEM_WESP_STATE_MASK                                                                 0x30000000W
#define SDMA0_STATUS_WEG__INT_IDWE_MASK                                                                       0x40000000W
#define SDMA0_STATUS_WEG__INT_WEQ_STAWW_MASK                                                                  0x80000000W
//SDMA0_STATUS1_WEG
#define SDMA0_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x0
#define SDMA0_STATUS1_WEG__CE_WW_IDWE__SHIFT                                                                  0x1
#define SDMA0_STATUS1_WEG__CE_SPWIT_IDWE__SHIFT                                                               0x2
#define SDMA0_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x3
#define SDMA0_STATUS1_WEG__CE_OUT_IDWE__SHIFT                                                                 0x4
#define SDMA0_STATUS1_WEG__CE_IN_IDWE__SHIFT                                                                  0x5
#define SDMA0_STATUS1_WEG__CE_DST_IDWE__SHIFT                                                                 0x6
#define SDMA0_STATUS1_WEG__CE_CMD_IDWE__SHIFT                                                                 0x9
#define SDMA0_STATUS1_WEG__CE_AFIFO_FUWW__SHIFT                                                               0xa
#define SDMA0_STATUS1_WEG__CE_INFO_FUWW__SHIFT                                                                0xd
#define SDMA0_STATUS1_WEG__CE_INFO1_FUWW__SHIFT                                                               0xe
#define SDMA0_STATUS1_WEG__EX_STAWT__SHIFT                                                                    0xf
#define SDMA0_STATUS1_WEG__CE_WD_STAWW__SHIFT                                                                 0x11
#define SDMA0_STATUS1_WEG__CE_WW_STAWW__SHIFT                                                                 0x12
#define SDMA0_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000001W
#define SDMA0_STATUS1_WEG__CE_WW_IDWE_MASK                                                                    0x00000002W
#define SDMA0_STATUS1_WEG__CE_SPWIT_IDWE_MASK                                                                 0x00000004W
#define SDMA0_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000008W
#define SDMA0_STATUS1_WEG__CE_OUT_IDWE_MASK                                                                   0x00000010W
#define SDMA0_STATUS1_WEG__CE_IN_IDWE_MASK                                                                    0x00000020W
#define SDMA0_STATUS1_WEG__CE_DST_IDWE_MASK                                                                   0x00000040W
#define SDMA0_STATUS1_WEG__CE_CMD_IDWE_MASK                                                                   0x00000200W
#define SDMA0_STATUS1_WEG__CE_AFIFO_FUWW_MASK                                                                 0x00000400W
#define SDMA0_STATUS1_WEG__CE_INFO_FUWW_MASK                                                                  0x00002000W
#define SDMA0_STATUS1_WEG__CE_INFO1_FUWW_MASK                                                                 0x00004000W
#define SDMA0_STATUS1_WEG__EX_STAWT_MASK                                                                      0x00008000W
#define SDMA0_STATUS1_WEG__CE_WD_STAWW_MASK                                                                   0x00020000W
#define SDMA0_STATUS1_WEG__CE_WW_STAWW_MASK                                                                   0x00040000W
//SDMA0_WD_BUWST_CNTW
#define SDMA0_WD_BUWST_CNTW__WD_BUWST__SHIFT                                                                  0x0
#define SDMA0_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST__SHIFT                                                       0x2
#define SDMA0_WD_BUWST_CNTW__WD_BUWST_MASK                                                                    0x00000003W
#define SDMA0_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST_MASK                                                         0x0000000CW
//SDMA0_HBM_PAGE_CONFIG
#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT                                                      0x0
#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK                                                        0x00000003W
//SDMA0_UCODE_CHECKSUM
#define SDMA0_UCODE_CHECKSUM__DATA__SHIFT                                                                     0x0
#define SDMA0_UCODE_CHECKSUM__DATA_MASK                                                                       0xFFFFFFFFW
//SDMA0_F32_CNTW
#define SDMA0_F32_CNTW__HAWT__SHIFT                                                                           0x0
#define SDMA0_F32_CNTW__STEP__SHIFT                                                                           0x1
#define SDMA0_F32_CNTW__WESET__SHIFT                                                                          0x8
#define SDMA0_F32_CNTW__HAWT_MASK                                                                             0x00000001W
#define SDMA0_F32_CNTW__STEP_MASK                                                                             0x00000002W
#define SDMA0_F32_CNTW__WESET_MASK                                                                            0x00000100W
//SDMA0_FWEEZE
#define SDMA0_FWEEZE__PWEEMPT__SHIFT                                                                          0x0
#define SDMA0_FWEEZE__FWEEZE__SHIFT                                                                           0x4
#define SDMA0_FWEEZE__FWOZEN__SHIFT                                                                           0x5
#define SDMA0_FWEEZE__F32_FWEEZE__SHIFT                                                                       0x6
#define SDMA0_FWEEZE__PWEEMPT_MASK                                                                            0x00000001W
#define SDMA0_FWEEZE__FWEEZE_MASK                                                                             0x00000010W
#define SDMA0_FWEEZE__FWOZEN_MASK                                                                             0x00000020W
#define SDMA0_FWEEZE__F32_FWEEZE_MASK                                                                         0x00000040W
//SDMA0_PHASE0_QUANTUM
#define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA0_PHASE0_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA0_PHASE0_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA0_PHASE0_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA0_PHASE0_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA0_PHASE0_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA0_PHASE1_QUANTUM
#define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA0_PHASE1_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA0_PHASE1_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA0_PHASE1_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA0_PHASE1_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA0_PHASE1_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA_POWEW_GATING
#define SDMA_POWEW_GATING__SDMA0_POWEW_OFF_CONDITION__SHIFT                                                   0x0
#define SDMA_POWEW_GATING__SDMA0_POWEW_ON_CONDITION__SHIFT                                                    0x1
#define SDMA_POWEW_GATING__SDMA0_POWEW_OFF_WEQ__SHIFT                                                         0x2
#define SDMA_POWEW_GATING__SDMA0_POWEW_ON_WEQ__SHIFT                                                          0x3
#define SDMA_POWEW_GATING__PG_CNTW_STATUS__SHIFT                                                              0x4
#define SDMA_POWEW_GATING__SDMA0_POWEW_OFF_CONDITION_MASK                                                     0x00000001W
#define SDMA_POWEW_GATING__SDMA0_POWEW_ON_CONDITION_MASK                                                      0x00000002W
#define SDMA_POWEW_GATING__SDMA0_POWEW_OFF_WEQ_MASK                                                           0x00000004W
#define SDMA_POWEW_GATING__SDMA0_POWEW_ON_WEQ_MASK                                                            0x00000008W
#define SDMA_POWEW_GATING__PG_CNTW_STATUS_MASK                                                                0x00000030W
//SDMA_PGFSM_CONFIG
#define SDMA_PGFSM_CONFIG__FSM_ADDW__SHIFT                                                                    0x0
#define SDMA_PGFSM_CONFIG__POWEW_DOWN__SHIFT                                                                  0x8
#define SDMA_PGFSM_CONFIG__POWEW_UP__SHIFT                                                                    0x9
#define SDMA_PGFSM_CONFIG__P1_SEWECT__SHIFT                                                                   0xa
#define SDMA_PGFSM_CONFIG__P2_SEWECT__SHIFT                                                                   0xb
#define SDMA_PGFSM_CONFIG__WWITE__SHIFT                                                                       0xc
#define SDMA_PGFSM_CONFIG__WEAD__SHIFT                                                                        0xd
#define SDMA_PGFSM_CONFIG__SWBM_OVEWWIDE__SHIFT                                                               0x1b
#define SDMA_PGFSM_CONFIG__WEG_ADDW__SHIFT                                                                    0x1c
#define SDMA_PGFSM_CONFIG__FSM_ADDW_MASK                                                                      0x000000FFW
#define SDMA_PGFSM_CONFIG__POWEW_DOWN_MASK                                                                    0x00000100W
#define SDMA_PGFSM_CONFIG__POWEW_UP_MASK                                                                      0x00000200W
#define SDMA_PGFSM_CONFIG__P1_SEWECT_MASK                                                                     0x00000400W
#define SDMA_PGFSM_CONFIG__P2_SEWECT_MASK                                                                     0x00000800W
#define SDMA_PGFSM_CONFIG__WWITE_MASK                                                                         0x00001000W
#define SDMA_PGFSM_CONFIG__WEAD_MASK                                                                          0x00002000W
#define SDMA_PGFSM_CONFIG__SWBM_OVEWWIDE_MASK                                                                 0x08000000W
#define SDMA_PGFSM_CONFIG__WEG_ADDW_MASK                                                                      0xF0000000W
//SDMA_PGFSM_WWITE
#define SDMA_PGFSM_WWITE__VAWUE__SHIFT                                                                        0x0
#define SDMA_PGFSM_WWITE__VAWUE_MASK                                                                          0xFFFFFFFFW
//SDMA_PGFSM_WEAD
#define SDMA_PGFSM_WEAD__VAWUE__SHIFT                                                                         0x0
#define SDMA_PGFSM_WEAD__VAWUE_MASK                                                                           0x00FFFFFFW
//CC_SDMA0_EDC_CONFIG
#define CC_SDMA0_EDC_CONFIG__DIS_EDC__SHIFT                                                                   0x1
#define CC_SDMA0_EDC_CONFIG__DIS_EDC_MASK                                                                     0x00000002W
//SDMA0_BA_THWESHOWD
#define SDMA0_BA_THWESHOWD__WEAD_THWES__SHIFT                                                                 0x0
#define SDMA0_BA_THWESHOWD__WWITE_THWES__SHIFT                                                                0x10
#define SDMA0_BA_THWESHOWD__WEAD_THWES_MASK                                                                   0x000003FFW
#define SDMA0_BA_THWESHOWD__WWITE_THWES_MASK                                                                  0x03FF0000W
//SDMA0_ID
#define SDMA0_ID__DEVICE_ID__SHIFT                                                                            0x0
#define SDMA0_ID__DEVICE_ID_MASK                                                                              0x000000FFW
//SDMA0_VEWSION
#define SDMA0_VEWSION__MINVEW__SHIFT                                                                          0x0
#define SDMA0_VEWSION__MAJVEW__SHIFT                                                                          0x8
#define SDMA0_VEWSION__WEV__SHIFT                                                                             0x10
#define SDMA0_VEWSION__MINVEW_MASK                                                                            0x0000007FW
#define SDMA0_VEWSION__MAJVEW_MASK                                                                            0x00007F00W
#define SDMA0_VEWSION__WEV_MASK                                                                               0x003F0000W
//SDMA0_EDC_COUNTEW
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED__SHIFT                                                    0x0
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED__SHIFT                                                    0x2
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED__SHIFT                                                    0x4
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED__SHIFT                                                    0x6
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED__SHIFT                                                    0x8
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED__SHIFT                                                    0xa
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED__SHIFT                                                    0xc
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED__SHIFT                                                    0xe
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED__SHIFT                                                    0x10
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED__SHIFT                                                    0x12
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED__SHIFT                                                   0x14
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED__SHIFT                                                   0x16
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED__SHIFT                                                   0x18
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED__SHIFT                                                   0x1a
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED__SHIFT                                                   0x1c
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED__SHIFT                                                   0x1e
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED_MASK                                                      0x00000003W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED_MASK                                                      0x0000000CW
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED_MASK                                                      0x00000030W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED_MASK                                                      0x000000C0W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED_MASK                                                      0x00000300W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED_MASK                                                      0x00000C00W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED_MASK                                                      0x00003000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED_MASK                                                      0x0000C000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED_MASK                                                      0x00030000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED_MASK                                                      0x000C0000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED_MASK                                                     0x00300000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED_MASK                                                     0x00C00000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED_MASK                                                     0x03000000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED_MASK                                                     0x0C000000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED_MASK                                                     0x30000000W
#define SDMA0_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED_MASK                                                     0xC0000000W
//SDMA0_EDC_COUNTEW2
#define SDMA0_EDC_COUNTEW2__SDMA_UCODE_BUF_SED__SHIFT                                                         0x0
#define SDMA0_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED__SHIFT                                                        0x2
#define SDMA0_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED__SHIFT                                                        0x4
#define SDMA0_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED__SHIFT                                                     0x6
#define SDMA0_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED__SHIFT                                                  0x8
#define SDMA0_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED__SHIFT                                                     0xa
#define SDMA0_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED__SHIFT                                                     0xc
#define SDMA0_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED__SHIFT                                                    0xe
#define SDMA0_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED__SHIFT                                                   0x10
#define SDMA0_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED__SHIFT                                                      0x12
#define SDMA0_EDC_COUNTEW2__SDMA_UCODE_BUF_SED_MASK                                                           0x00000003W
#define SDMA0_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED_MASK                                                          0x0000000CW
#define SDMA0_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED_MASK                                                          0x00000030W
#define SDMA0_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED_MASK                                                       0x000000C0W
#define SDMA0_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED_MASK                                                    0x00000300W
#define SDMA0_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED_MASK                                                       0x00000C00W
#define SDMA0_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED_MASK                                                       0x00003000W
#define SDMA0_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED_MASK                                                      0x0000C000W
#define SDMA0_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED_MASK                                                     0x00030000W
#define SDMA0_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED_MASK                                                        0x000C0000W
//SDMA0_STATUS2_WEG
#define SDMA0_STATUS2_WEG__ID__SHIFT                                                                          0x0
#define SDMA0_STATUS2_WEG__F32_INSTW_PTW__SHIFT                                                               0x3
#define SDMA0_STATUS2_WEG__CMD_OP__SHIFT                                                                      0x10
#define SDMA0_STATUS2_WEG__ID_MASK                                                                            0x00000007W
#define SDMA0_STATUS2_WEG__F32_INSTW_PTW_MASK                                                                 0x0000FFF8W
#define SDMA0_STATUS2_WEG__CMD_OP_MASK                                                                        0xFFFF0000W
//SDMA0_ATOMIC_CNTW
#define SDMA0_ATOMIC_CNTW__WOOP_TIMEW__SHIFT                                                                  0x0
#define SDMA0_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE__SHIFT                                                       0x1f
#define SDMA0_ATOMIC_CNTW__WOOP_TIMEW_MASK                                                                    0x7FFFFFFFW
#define SDMA0_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE_MASK                                                         0x80000000W
//SDMA0_ATOMIC_PWEOP_WO
#define SDMA0_ATOMIC_PWEOP_WO__DATA__SHIFT                                                                    0x0
#define SDMA0_ATOMIC_PWEOP_WO__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA0_ATOMIC_PWEOP_HI
#define SDMA0_ATOMIC_PWEOP_HI__DATA__SHIFT                                                                    0x0
#define SDMA0_ATOMIC_PWEOP_HI__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA0_UTCW1_CNTW
#define SDMA0_UTCW1_CNTW__WEDO_ENABWE__SHIFT                                                                  0x0
#define SDMA0_UTCW1_CNTW__WEDO_DEWAY__SHIFT                                                                   0x1
#define SDMA0_UTCW1_CNTW__WEDO_WATEWMK__SHIFT                                                                 0xb
#define SDMA0_UTCW1_CNTW__INVACK_DEWAY__SHIFT                                                                 0xe
#define SDMA0_UTCW1_CNTW__WEQW2_CWEDIT__SHIFT                                                                 0x18
#define SDMA0_UTCW1_CNTW__VADDW_WATEWMK__SHIFT                                                                0x1d
#define SDMA0_UTCW1_CNTW__WEDO_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_UTCW1_CNTW__WEDO_DEWAY_MASK                                                                     0x000007FEW
#define SDMA0_UTCW1_CNTW__WEDO_WATEWMK_MASK                                                                   0x00003800W
#define SDMA0_UTCW1_CNTW__INVACK_DEWAY_MASK                                                                   0x00FFC000W
#define SDMA0_UTCW1_CNTW__WEQW2_CWEDIT_MASK                                                                   0x1F000000W
#define SDMA0_UTCW1_CNTW__VADDW_WATEWMK_MASK                                                                  0xE0000000W
//SDMA0_UTCW1_WATEWMK
#define SDMA0_UTCW1_WATEWMK__WEQ_WATEWMK__SHIFT                                                               0x0
#define SDMA0_UTCW1_WATEWMK__WEQ_DEPTH__SHIFT                                                                 0x3
#define SDMA0_UTCW1_WATEWMK__PAGE_WATEWMK__SHIFT                                                              0x5
#define SDMA0_UTCW1_WATEWMK__INVWEQ_WATEWMK__SHIFT                                                            0x8
#define SDMA0_UTCW1_WATEWMK__WESEWVED__SHIFT                                                                  0x10
#define SDMA0_UTCW1_WATEWMK__WEQ_WATEWMK_MASK                                                                 0x00000007W
#define SDMA0_UTCW1_WATEWMK__WEQ_DEPTH_MASK                                                                   0x00000018W
#define SDMA0_UTCW1_WATEWMK__PAGE_WATEWMK_MASK                                                                0x000000E0W
#define SDMA0_UTCW1_WATEWMK__INVWEQ_WATEWMK_MASK                                                              0x0000FF00W
#define SDMA0_UTCW1_WATEWMK__WESEWVED_MASK                                                                    0xFFFF0000W
//SDMA0_UTCW1_WD_STATUS
#define SDMA0_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA0_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA0_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA0_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA0_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA0_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA0_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA0_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA0_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA0_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA0_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA0_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA0_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA0_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA0_UTCW1_WD_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA0_UTCW1_WD_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA0_UTCW1_WD_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA0_UTCW1_WD_STATUS__CE_W1_STAWW__SHIFT                                                             0x15
#define SDMA0_UTCW1_WD_STATUS__NEXT_WD_VECTOW__SHIFT                                                          0x16
#define SDMA0_UTCW1_WD_STATUS__MEWGE_STATE__SHIFT                                                             0x1a
#define SDMA0_UTCW1_WD_STATUS__ADDW_WD_WTW__SHIFT                                                             0x1d
#define SDMA0_UTCW1_WD_STATUS__WPTW_POWWING__SHIFT                                                            0x1e
#define SDMA0_UTCW1_WD_STATUS__INVWEQ_SIZE__SHIFT                                                             0x1f
#define SDMA0_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA0_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA0_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA0_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA0_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA0_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA0_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA0_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA0_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA0_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA0_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA0_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA0_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA0_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA0_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA0_UTCW1_WD_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA0_UTCW1_WD_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA0_UTCW1_WD_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA0_UTCW1_WD_STATUS__CE_W1_STAWW_MASK                                                               0x00200000W
#define SDMA0_UTCW1_WD_STATUS__NEXT_WD_VECTOW_MASK                                                            0x03C00000W
#define SDMA0_UTCW1_WD_STATUS__MEWGE_STATE_MASK                                                               0x1C000000W
#define SDMA0_UTCW1_WD_STATUS__ADDW_WD_WTW_MASK                                                               0x20000000W
#define SDMA0_UTCW1_WD_STATUS__WPTW_POWWING_MASK                                                              0x40000000W
#define SDMA0_UTCW1_WD_STATUS__INVWEQ_SIZE_MASK                                                               0x80000000W
//SDMA0_UTCW1_WW_STATUS
#define SDMA0_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA0_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA0_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA0_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA0_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA0_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA0_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA0_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA0_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA0_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA0_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA0_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA0_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA0_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA0_UTCW1_WW_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA0_UTCW1_WW_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA0_UTCW1_WW_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA0_UTCW1_WW_STATUS__F32_WW_WTW__SHIFT                                                              0x15
#define SDMA0_UTCW1_WW_STATUS__NEXT_WW_VECTOW__SHIFT                                                          0x16
#define SDMA0_UTCW1_WW_STATUS__MEWGE_STATE__SHIFT                                                             0x19
#define SDMA0_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY__SHIFT                                                    0x1c
#define SDMA0_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW__SHIFT                                                     0x1d
#define SDMA0_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY__SHIFT                                                   0x1e
#define SDMA0_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW__SHIFT                                                    0x1f
#define SDMA0_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA0_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA0_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA0_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA0_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA0_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA0_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA0_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA0_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA0_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA0_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA0_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA0_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA0_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA0_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA0_UTCW1_WW_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA0_UTCW1_WW_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA0_UTCW1_WW_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA0_UTCW1_WW_STATUS__F32_WW_WTW_MASK                                                                0x00200000W
#define SDMA0_UTCW1_WW_STATUS__NEXT_WW_VECTOW_MASK                                                            0x01C00000W
#define SDMA0_UTCW1_WW_STATUS__MEWGE_STATE_MASK                                                               0x0E000000W
#define SDMA0_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY_MASK                                                      0x10000000W
#define SDMA0_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW_MASK                                                       0x20000000W
#define SDMA0_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY_MASK                                                     0x40000000W
#define SDMA0_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW_MASK                                                      0x80000000W
//SDMA0_UTCW1_INV0
#define SDMA0_UTCW1_INV0__INV_MIDDWE__SHIFT                                                                   0x0
#define SDMA0_UTCW1_INV0__WD_TIMEOUT__SHIFT                                                                   0x1
#define SDMA0_UTCW1_INV0__WW_TIMEOUT__SHIFT                                                                   0x2
#define SDMA0_UTCW1_INV0__WD_IN_INVADW__SHIFT                                                                 0x3
#define SDMA0_UTCW1_INV0__WW_IN_INVADW__SHIFT                                                                 0x4
#define SDMA0_UTCW1_INV0__PAGE_NUWW_SW__SHIFT                                                                 0x5
#define SDMA0_UTCW1_INV0__XNACK_IS_INVADW__SHIFT                                                              0x6
#define SDMA0_UTCW1_INV0__INVWEQ_ENABWE__SHIFT                                                                0x7
#define SDMA0_UTCW1_INV0__NACK_TIMEOUT_SW__SHIFT                                                              0x8
#define SDMA0_UTCW1_INV0__NFWUSH_INV_IDWE__SHIFT                                                              0x9
#define SDMA0_UTCW1_INV0__FWUSH_INV_IDWE__SHIFT                                                               0xa
#define SDMA0_UTCW1_INV0__INV_FWUSHTYPE__SHIFT                                                                0xb
#define SDMA0_UTCW1_INV0__INV_VMID_VEC__SHIFT                                                                 0xc
#define SDMA0_UTCW1_INV0__INV_ADDW_HI__SHIFT                                                                  0x1c
#define SDMA0_UTCW1_INV0__INV_MIDDWE_MASK                                                                     0x00000001W
#define SDMA0_UTCW1_INV0__WD_TIMEOUT_MASK                                                                     0x00000002W
#define SDMA0_UTCW1_INV0__WW_TIMEOUT_MASK                                                                     0x00000004W
#define SDMA0_UTCW1_INV0__WD_IN_INVADW_MASK                                                                   0x00000008W
#define SDMA0_UTCW1_INV0__WW_IN_INVADW_MASK                                                                   0x00000010W
#define SDMA0_UTCW1_INV0__PAGE_NUWW_SW_MASK                                                                   0x00000020W
#define SDMA0_UTCW1_INV0__XNACK_IS_INVADW_MASK                                                                0x00000040W
#define SDMA0_UTCW1_INV0__INVWEQ_ENABWE_MASK                                                                  0x00000080W
#define SDMA0_UTCW1_INV0__NACK_TIMEOUT_SW_MASK                                                                0x00000100W
#define SDMA0_UTCW1_INV0__NFWUSH_INV_IDWE_MASK                                                                0x00000200W
#define SDMA0_UTCW1_INV0__FWUSH_INV_IDWE_MASK                                                                 0x00000400W
#define SDMA0_UTCW1_INV0__INV_FWUSHTYPE_MASK                                                                  0x00000800W
#define SDMA0_UTCW1_INV0__INV_VMID_VEC_MASK                                                                   0x0FFFF000W
#define SDMA0_UTCW1_INV0__INV_ADDW_HI_MASK                                                                    0xF0000000W
//SDMA0_UTCW1_INV1
#define SDMA0_UTCW1_INV1__INV_ADDW_WO__SHIFT                                                                  0x0
#define SDMA0_UTCW1_INV1__INV_ADDW_WO_MASK                                                                    0xFFFFFFFFW
//SDMA0_UTCW1_INV2
#define SDMA0_UTCW1_INV2__INV_NFWUSH_VMID_VEC__SHIFT                                                          0x0
#define SDMA0_UTCW1_INV2__INV_NFWUSH_VMID_VEC_MASK                                                            0xFFFFFFFFW
//SDMA0_UTCW1_WD_XNACK0
#define SDMA0_UTCW1_WD_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA0_UTCW1_WD_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA0_UTCW1_WD_XNACK1
#define SDMA0_UTCW1_WD_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA0_UTCW1_WD_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA0_UTCW1_WD_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA0_UTCW1_WD_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA0_UTCW1_WD_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA0_UTCW1_WD_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA0_UTCW1_WD_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA0_UTCW1_WD_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA0_UTCW1_WW_XNACK0
#define SDMA0_UTCW1_WW_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA0_UTCW1_WW_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA0_UTCW1_WW_XNACK1
#define SDMA0_UTCW1_WW_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA0_UTCW1_WW_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA0_UTCW1_WW_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA0_UTCW1_WW_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA0_UTCW1_WW_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA0_UTCW1_WW_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA0_UTCW1_WW_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA0_UTCW1_WW_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA0_UTCW1_TIMEOUT
#define SDMA0_UTCW1_TIMEOUT__WD_XNACK_WIMIT__SHIFT                                                            0x0
#define SDMA0_UTCW1_TIMEOUT__WW_XNACK_WIMIT__SHIFT                                                            0x10
#define SDMA0_UTCW1_TIMEOUT__WD_XNACK_WIMIT_MASK                                                              0x0000FFFFW
#define SDMA0_UTCW1_TIMEOUT__WW_XNACK_WIMIT_MASK                                                              0xFFFF0000W
//SDMA0_UTCW1_PAGE
#define SDMA0_UTCW1_PAGE__VM_HOWE__SHIFT                                                                      0x0
#define SDMA0_UTCW1_PAGE__WEQ_TYPE__SHIFT                                                                     0x1
#define SDMA0_UTCW1_PAGE__USE_MTYPE__SHIFT                                                                    0x6
#define SDMA0_UTCW1_PAGE__USE_PT_SNOOP__SHIFT                                                                 0x9
#define SDMA0_UTCW1_PAGE__VM_HOWE_MASK                                                                        0x00000001W
#define SDMA0_UTCW1_PAGE__WEQ_TYPE_MASK                                                                       0x0000001EW
#define SDMA0_UTCW1_PAGE__USE_MTYPE_MASK                                                                      0x000001C0W
#define SDMA0_UTCW1_PAGE__USE_PT_SNOOP_MASK                                                                   0x00000200W
//SDMA0_POWEW_CNTW_IDWE
#define SDMA0_POWEW_CNTW_IDWE__DEWAY0__SHIFT                                                                  0x0
#define SDMA0_POWEW_CNTW_IDWE__DEWAY1__SHIFT                                                                  0x10
#define SDMA0_POWEW_CNTW_IDWE__DEWAY2__SHIFT                                                                  0x18
#define SDMA0_POWEW_CNTW_IDWE__DEWAY0_MASK                                                                    0x0000FFFFW
#define SDMA0_POWEW_CNTW_IDWE__DEWAY1_MASK                                                                    0x00FF0000W
#define SDMA0_POWEW_CNTW_IDWE__DEWAY2_MASK                                                                    0xFF000000W
//SDMA0_WEWAX_OWDEWING_WUT
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED0__SHIFT                                                            0x0
#define SDMA0_WEWAX_OWDEWING_WUT__COPY__SHIFT                                                                 0x1
#define SDMA0_WEWAX_OWDEWING_WUT__WWITE__SHIFT                                                                0x2
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED3__SHIFT                                                            0x3
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED4__SHIFT                                                            0x4
#define SDMA0_WEWAX_OWDEWING_WUT__FENCE__SHIFT                                                                0x5
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED76__SHIFT                                                           0x6
#define SDMA0_WEWAX_OWDEWING_WUT__POWW_MEM__SHIFT                                                             0x8
#define SDMA0_WEWAX_OWDEWING_WUT__COND_EXE__SHIFT                                                             0x9
#define SDMA0_WEWAX_OWDEWING_WUT__ATOMIC__SHIFT                                                               0xa
#define SDMA0_WEWAX_OWDEWING_WUT__CONST_FIWW__SHIFT                                                           0xb
#define SDMA0_WEWAX_OWDEWING_WUT__PTEPDE__SHIFT                                                               0xc
#define SDMA0_WEWAX_OWDEWING_WUT__TIMESTAMP__SHIFT                                                            0xd
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED__SHIFT                                                             0xe
#define SDMA0_WEWAX_OWDEWING_WUT__WOWWD_SWITCH__SHIFT                                                         0x1b
#define SDMA0_WEWAX_OWDEWING_WUT__WPTW_WWB__SHIFT                                                             0x1c
#define SDMA0_WEWAX_OWDEWING_WUT__WPTW_POWW__SHIFT                                                            0x1d
#define SDMA0_WEWAX_OWDEWING_WUT__IB_FETCH__SHIFT                                                             0x1e
#define SDMA0_WEWAX_OWDEWING_WUT__WB_FETCH__SHIFT                                                             0x1f
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED0_MASK                                                              0x00000001W
#define SDMA0_WEWAX_OWDEWING_WUT__COPY_MASK                                                                   0x00000002W
#define SDMA0_WEWAX_OWDEWING_WUT__WWITE_MASK                                                                  0x00000004W
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED3_MASK                                                              0x00000008W
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED4_MASK                                                              0x00000010W
#define SDMA0_WEWAX_OWDEWING_WUT__FENCE_MASK                                                                  0x00000020W
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED76_MASK                                                             0x000000C0W
#define SDMA0_WEWAX_OWDEWING_WUT__POWW_MEM_MASK                                                               0x00000100W
#define SDMA0_WEWAX_OWDEWING_WUT__COND_EXE_MASK                                                               0x00000200W
#define SDMA0_WEWAX_OWDEWING_WUT__ATOMIC_MASK                                                                 0x00000400W
#define SDMA0_WEWAX_OWDEWING_WUT__CONST_FIWW_MASK                                                             0x00000800W
#define SDMA0_WEWAX_OWDEWING_WUT__PTEPDE_MASK                                                                 0x00001000W
#define SDMA0_WEWAX_OWDEWING_WUT__TIMESTAMP_MASK                                                              0x00002000W
#define SDMA0_WEWAX_OWDEWING_WUT__WESEWVED_MASK                                                               0x07FFC000W
#define SDMA0_WEWAX_OWDEWING_WUT__WOWWD_SWITCH_MASK                                                           0x08000000W
#define SDMA0_WEWAX_OWDEWING_WUT__WPTW_WWB_MASK                                                               0x10000000W
#define SDMA0_WEWAX_OWDEWING_WUT__WPTW_POWW_MASK                                                              0x20000000W
#define SDMA0_WEWAX_OWDEWING_WUT__IB_FETCH_MASK                                                               0x40000000W
#define SDMA0_WEWAX_OWDEWING_WUT__WB_FETCH_MASK                                                               0x80000000W
//SDMA0_CHICKEN_BITS_2
#define SDMA0_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY__SHIFT                                                       0x0
#define SDMA0_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN__SHIFT                                                     0x4
#define SDMA0_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY_MASK                                                         0x0000000FW
#define SDMA0_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN_MASK                                                       0x00000010W
//SDMA0_STATUS3_WEG
#define SDMA0_STATUS3_WEG__CMD_OP_STATUS__SHIFT                                                               0x0
#define SDMA0_STATUS3_WEG__PWEV_VM_CMD__SHIFT                                                                 0x10
#define SDMA0_STATUS3_WEG__EXCEPTION_IDWE__SHIFT                                                              0x14
#define SDMA0_STATUS3_WEG__QUEUE_ID_MATCH__SHIFT                                                              0x15
#define SDMA0_STATUS3_WEG__INT_QUEUE_ID__SHIFT                                                                0x16
#define SDMA0_STATUS3_WEG__CMD_OP_STATUS_MASK                                                                 0x0000FFFFW
#define SDMA0_STATUS3_WEG__PWEV_VM_CMD_MASK                                                                   0x000F0000W
#define SDMA0_STATUS3_WEG__EXCEPTION_IDWE_MASK                                                                0x00100000W
#define SDMA0_STATUS3_WEG__QUEUE_ID_MATCH_MASK                                                                0x00200000W
#define SDMA0_STATUS3_WEG__INT_QUEUE_ID_MASK                                                                  0x03C00000W
//SDMA0_PHYSICAW_ADDW_WO
#define SDMA0_PHYSICAW_ADDW_WO__D_VAWID__SHIFT                                                                0x0
#define SDMA0_PHYSICAW_ADDW_WO__DIWTY__SHIFT                                                                  0x1
#define SDMA0_PHYSICAW_ADDW_WO__PHY_VAWID__SHIFT                                                              0x2
#define SDMA0_PHYSICAW_ADDW_WO__ADDW__SHIFT                                                                   0xc
#define SDMA0_PHYSICAW_ADDW_WO__D_VAWID_MASK                                                                  0x00000001W
#define SDMA0_PHYSICAW_ADDW_WO__DIWTY_MASK                                                                    0x00000002W
#define SDMA0_PHYSICAW_ADDW_WO__PHY_VAWID_MASK                                                                0x00000004W
#define SDMA0_PHYSICAW_ADDW_WO__ADDW_MASK                                                                     0xFFFFF000W
//SDMA0_PHYSICAW_ADDW_HI
#define SDMA0_PHYSICAW_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_PHYSICAW_ADDW_HI__ADDW_MASK                                                                     0x0000FFFFW
//SDMA0_PHASE2_QUANTUM
#define SDMA0_PHASE2_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA0_PHASE2_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA0_PHASE2_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA0_PHASE2_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA0_PHASE2_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA0_PHASE2_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA0_EWWOW_WOG
#define SDMA0_EWWOW_WOG__OVEWWIDE__SHIFT                                                                      0x0
#define SDMA0_EWWOW_WOG__STATUS__SHIFT                                                                        0x10
#define SDMA0_EWWOW_WOG__OVEWWIDE_MASK                                                                        0x0000FFFFW
#define SDMA0_EWWOW_WOG__STATUS_MASK                                                                          0xFFFF0000W
//SDMA0_PUB_DUMMY_WEG0
#define SDMA0_PUB_DUMMY_WEG0__VAWUE__SHIFT                                                                    0x0
#define SDMA0_PUB_DUMMY_WEG0__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA0_PUB_DUMMY_WEG1
#define SDMA0_PUB_DUMMY_WEG1__VAWUE__SHIFT                                                                    0x0
#define SDMA0_PUB_DUMMY_WEG1__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA0_PUB_DUMMY_WEG2
#define SDMA0_PUB_DUMMY_WEG2__VAWUE__SHIFT                                                                    0x0
#define SDMA0_PUB_DUMMY_WEG2__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA0_PUB_DUMMY_WEG3
#define SDMA0_PUB_DUMMY_WEG3__VAWUE__SHIFT                                                                    0x0
#define SDMA0_PUB_DUMMY_WEG3__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA0_F32_COUNTEW
#define SDMA0_F32_COUNTEW__VAWUE__SHIFT                                                                       0x0
#define SDMA0_F32_COUNTEW__VAWUE_MASK                                                                         0xFFFFFFFFW
//SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT__SHIFT                                       0x0
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW__SHIFT                                             0x8
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW__SHIFT                                              0x10
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY__SHIFT                                                0x18
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW__SHIFT                                                 0x19
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE__SHIFT                                      0x1a
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT_MASK                                         0x0000000FW
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW_MASK                                               0x0000FF00W
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW_MASK                                                0x00FF0000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY_MASK                                                  0x01000000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW_MASK                                                   0x02000000W
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE_MASK                                        0x04000000W
//SDMA0_PEWFCNT_MISC_CNTW
#define SDMA0_PEWFCNT_MISC_CNTW__CMD_OP__SHIFT                                                                0x0
#define SDMA0_PEWFCNT_MISC_CNTW__CMD_OP_MASK                                                                  0x0000FFFFW
//SDMA0_PEWFCNT_PEWFCOUNTEW_WO
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO__SHIFT                                                       0x0
#define SDMA0_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO_MASK                                                         0xFFFFFFFFW
//SDMA0_PEWFCNT_PEWFCOUNTEW_HI
#define SDMA0_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI__SHIFT                                                       0x0
#define SDMA0_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE__SHIFT                                                    0x10
#define SDMA0_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI_MASK                                                         0x0000FFFFW
#define SDMA0_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE_MASK                                                      0xFFFF0000W
//SDMA0_CWD_CNTW
#define SDMA0_CWD_CNTW__MC_WWWEQ_CWEDIT__SHIFT                                                                0x7
#define SDMA0_CWD_CNTW__MC_WDWEQ_CWEDIT__SHIFT                                                                0xd
#define SDMA0_CWD_CNTW__MC_WWWEQ_CWEDIT_MASK                                                                  0x00001F80W
#define SDMA0_CWD_CNTW__MC_WDWEQ_CWEDIT_MASK                                                                  0x0007E000W
//SDMA0_UWV_CNTW
#define SDMA0_UWV_CNTW__HYSTEWESIS__SHIFT                                                                     0x0
#define SDMA0_UWV_CNTW__ENTEW_UWV_INT_CWW__SHIFT                                                              0x1b
#define SDMA0_UWV_CNTW__EXIT_UWV_INT_CWW__SHIFT                                                               0x1c
#define SDMA0_UWV_CNTW__ENTEW_UWV_INT__SHIFT                                                                  0x1d
#define SDMA0_UWV_CNTW__EXIT_UWV_INT__SHIFT                                                                   0x1e
#define SDMA0_UWV_CNTW__UWV_STATUS__SHIFT                                                                     0x1f
#define SDMA0_UWV_CNTW__HYSTEWESIS_MASK                                                                       0x0000001FW
#define SDMA0_UWV_CNTW__ENTEW_UWV_INT_CWW_MASK                                                                0x08000000W
#define SDMA0_UWV_CNTW__EXIT_UWV_INT_CWW_MASK                                                                 0x10000000W
#define SDMA0_UWV_CNTW__ENTEW_UWV_INT_MASK                                                                    0x20000000W
#define SDMA0_UWV_CNTW__EXIT_UWV_INT_MASK                                                                     0x40000000W
#define SDMA0_UWV_CNTW__UWV_STATUS_MASK                                                                       0x80000000W
//SDMA0_EA_DBIT_ADDW_DATA
#define SDMA0_EA_DBIT_ADDW_DATA__VAWUE__SHIFT                                                                 0x0
#define SDMA0_EA_DBIT_ADDW_DATA__VAWUE_MASK                                                                   0xFFFFFFFFW
//SDMA0_EA_DBIT_ADDW_INDEX
#define SDMA0_EA_DBIT_ADDW_INDEX__VAWUE__SHIFT                                                                0x0
#define SDMA0_EA_DBIT_ADDW_INDEX__VAWUE_MASK                                                                  0x00000007W
//SDMA0_STATUS4_WEG
#define SDMA0_STATUS4_WEG__IDWE__SHIFT                                                                        0x0
#define SDMA0_STATUS4_WEG__IH_OUTSTANDING__SHIFT                                                              0x2
#define SDMA0_STATUS4_WEG__SEM_OUTSTANDING__SHIFT                                                             0x3
#define SDMA0_STATUS4_WEG__MMHUB_WD_OUTSTANDING__SHIFT                                                        0x4
#define SDMA0_STATUS4_WEG__MMHUB_WW_OUTSTANDING__SHIFT                                                        0x5
#define SDMA0_STATUS4_WEG__UTCW2_WD_OUTSTANDING__SHIFT                                                        0x6
#define SDMA0_STATUS4_WEG__UTCW2_WW_OUTSTANDING__SHIFT                                                        0x7
#define SDMA0_STATUS4_WEG__WEG_POWWING__SHIFT                                                                 0x8
#define SDMA0_STATUS4_WEG__MEM_POWWING__SHIFT                                                                 0x9
#define SDMA0_STATUS4_WEG__UTCW2_WD_XNACK__SHIFT                                                              0xa
#define SDMA0_STATUS4_WEG__UTCW2_WW_XNACK__SHIFT                                                              0xc
#define SDMA0_STATUS4_WEG__ACTIVE_QUEUE_ID__SHIFT                                                             0xe
#define SDMA0_STATUS4_WEG__SWIOV_WATING_WWCV_CMD__SHIFT                                                       0x12
#define SDMA0_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD__SHIFT                                                    0x13
#define SDMA0_STATUS4_WEG__IDWE_MASK                                                                          0x00000001W
#define SDMA0_STATUS4_WEG__IH_OUTSTANDING_MASK                                                                0x00000004W
#define SDMA0_STATUS4_WEG__SEM_OUTSTANDING_MASK                                                               0x00000008W
#define SDMA0_STATUS4_WEG__MMHUB_WD_OUTSTANDING_MASK                                                          0x00000010W
#define SDMA0_STATUS4_WEG__MMHUB_WW_OUTSTANDING_MASK                                                          0x00000020W
#define SDMA0_STATUS4_WEG__UTCW2_WD_OUTSTANDING_MASK                                                          0x00000040W
#define SDMA0_STATUS4_WEG__UTCW2_WW_OUTSTANDING_MASK                                                          0x00000080W
#define SDMA0_STATUS4_WEG__WEG_POWWING_MASK                                                                   0x00000100W
#define SDMA0_STATUS4_WEG__MEM_POWWING_MASK                                                                   0x00000200W
#define SDMA0_STATUS4_WEG__UTCW2_WD_XNACK_MASK                                                                0x00000C00W
#define SDMA0_STATUS4_WEG__UTCW2_WW_XNACK_MASK                                                                0x00003000W
#define SDMA0_STATUS4_WEG__ACTIVE_QUEUE_ID_MASK                                                               0x0003C000W
#define SDMA0_STATUS4_WEG__SWIOV_WATING_WWCV_CMD_MASK                                                         0x00040000W
#define SDMA0_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD_MASK                                                      0x00080000W
//SDMA0_SCWATCH_WAM_DATA
#define SDMA0_SCWATCH_WAM_DATA__DATA__SHIFT                                                                   0x0
#define SDMA0_SCWATCH_WAM_DATA__DATA_MASK                                                                     0xFFFFFFFFW
//SDMA0_SCWATCH_WAM_ADDW
#define SDMA0_SCWATCH_WAM_ADDW__ADDW__SHIFT                                                                   0x0
#define SDMA0_SCWATCH_WAM_ADDW__ADDW_MASK                                                                     0x0000007FW
//SDMA0_CE_CTWW
#define SDMA0_CE_CTWW__WD_WUT_WATEWMAWK__SHIFT                                                                0x0
#define SDMA0_CE_CTWW__WD_WUT_DEPTH__SHIFT                                                                    0x3
#define SDMA0_CE_CTWW__WW_AFIFO_WATEWMAWK__SHIFT                                                              0x5
#define SDMA0_CE_CTWW__WESEWVED__SHIFT                                                                        0x8
#define SDMA0_CE_CTWW__WD_WUT_WATEWMAWK_MASK                                                                  0x00000007W
#define SDMA0_CE_CTWW__WD_WUT_DEPTH_MASK                                                                      0x00000018W
#define SDMA0_CE_CTWW__WW_AFIFO_WATEWMAWK_MASK                                                                0x000000E0W
#define SDMA0_CE_CTWW__WESEWVED_MASK                                                                          0xFFFFFF00W
//SDMA0_WAS_STATUS
#define SDMA0_WAS_STATUS__WB_FETCH_ECC__SHIFT                                                                 0x0
#define SDMA0_WAS_STATUS__IB_FETCH_ECC__SHIFT                                                                 0x1
#define SDMA0_WAS_STATUS__F32_DATA_ECC__SHIFT                                                                 0x2
#define SDMA0_WAS_STATUS__SEM_WPTW_ATOMIC_ECC__SHIFT                                                          0x3
#define SDMA0_WAS_STATUS__COPY_DATA_ECC__SHIFT                                                                0x4
#define SDMA0_WAS_STATUS__SWAM_ECC__SHIFT                                                                     0x5
#define SDMA0_WAS_STATUS__WB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x8
#define SDMA0_WAS_STATUS__IB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x9
#define SDMA0_WAS_STATUS__F32_DATA_NACK_GEN_EWW__SHIFT                                                        0xa
#define SDMA0_WAS_STATUS__COPY_DATA_NACK_GEN_EWW__SHIFT                                                       0xb
#define SDMA0_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW__SHIFT                                                      0xc
#define SDMA0_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW__SHIFT                                                0xd
#define SDMA0_WAS_STATUS__WB_FETCH_ECC_MASK                                                                   0x00000001W
#define SDMA0_WAS_STATUS__IB_FETCH_ECC_MASK                                                                   0x00000002W
#define SDMA0_WAS_STATUS__F32_DATA_ECC_MASK                                                                   0x00000004W
#define SDMA0_WAS_STATUS__SEM_WPTW_ATOMIC_ECC_MASK                                                            0x00000008W
#define SDMA0_WAS_STATUS__COPY_DATA_ECC_MASK                                                                  0x00000010W
#define SDMA0_WAS_STATUS__SWAM_ECC_MASK                                                                       0x00000020W
#define SDMA0_WAS_STATUS__WB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000100W
#define SDMA0_WAS_STATUS__IB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000200W
#define SDMA0_WAS_STATUS__F32_DATA_NACK_GEN_EWW_MASK                                                          0x00000400W
#define SDMA0_WAS_STATUS__COPY_DATA_NACK_GEN_EWW_MASK                                                         0x00000800W
#define SDMA0_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW_MASK                                                        0x00001000W
#define SDMA0_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW_MASK                                                  0x00002000W
//SDMA0_CWK_STATUS
#define SDMA0_CWK_STATUS__DYN_CWK__SHIFT                                                                      0x0
#define SDMA0_CWK_STATUS__PTW_CWK__SHIFT                                                                      0x1
#define SDMA0_CWK_STATUS__WEG_CWK__SHIFT                                                                      0x2
#define SDMA0_CWK_STATUS__F32_CWK__SHIFT                                                                      0x3
#define SDMA0_CWK_STATUS__DYN_CWK_MASK                                                                        0x00000001W
#define SDMA0_CWK_STATUS__PTW_CWK_MASK                                                                        0x00000002W
#define SDMA0_CWK_STATUS__WEG_CWK_MASK                                                                        0x00000004W
#define SDMA0_CWK_STATUS__F32_CWK_MASK                                                                        0x00000008W
//SDMA0_GFX_WB_CNTW
#define SDMA0_GFX_WB_CNTW__WB_ENABWE__SHIFT                                                                   0x0
#define SDMA0_GFX_WB_CNTW__WB_SIZE__SHIFT                                                                     0x1
#define SDMA0_GFX_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                              0x9
#define SDMA0_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                       0xc
#define SDMA0_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                  0xd
#define SDMA0_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                        0x10
#define SDMA0_GFX_WB_CNTW__WB_PWIV__SHIFT                                                                     0x17
#define SDMA0_GFX_WB_CNTW__WB_VMID__SHIFT                                                                     0x18
#define SDMA0_GFX_WB_CNTW__WB_ENABWE_MASK                                                                     0x00000001W
#define SDMA0_GFX_WB_CNTW__WB_SIZE_MASK                                                                       0x0000003EW
#define SDMA0_GFX_WB_CNTW__WB_SWAP_ENABWE_MASK                                                                0x00000200W
#define SDMA0_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                         0x00001000W
#define SDMA0_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                    0x00002000W
#define SDMA0_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                          0x001F0000W
#define SDMA0_GFX_WB_CNTW__WB_PWIV_MASK                                                                       0x00800000W
#define SDMA0_GFX_WB_CNTW__WB_VMID_MASK                                                                       0x0F000000W
//SDMA0_GFX_WB_BASE
#define SDMA0_GFX_WB_BASE__ADDW__SHIFT                                                                        0x0
#define SDMA0_GFX_WB_BASE__ADDW_MASK                                                                          0xFFFFFFFFW
//SDMA0_GFX_WB_BASE_HI
#define SDMA0_GFX_WB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA0_GFX_WB_BASE_HI__ADDW_MASK                                                                       0x00FFFFFFW
//SDMA0_GFX_WB_WPTW
#define SDMA0_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA0_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW_HI
#define SDMA0_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA0_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW
#define SDMA0_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA0_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW_HI
#define SDMA0_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA0_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW_POWW_CNTW
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                            0x0
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                       0x1
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                   0x2
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                         0x4
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                   0x10
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                              0x00000001W
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                         0x00000002W
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                     0x00000004W
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                           0x0000FFF0W
#define SDMA0_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                     0xFFFF0000W
//SDMA0_GFX_WB_WPTW_ADDW_HI
#define SDMA0_GFX_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                                0x0
#define SDMA0_GFX_WB_WPTW_ADDW_HI__ADDW_MASK                                                                  0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW_ADDW_WO
#define SDMA0_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                        0x0
#define SDMA0_GFX_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                                0x2
#define SDMA0_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                          0x00000001W
#define SDMA0_GFX_WB_WPTW_ADDW_WO__ADDW_MASK                                                                  0xFFFFFFFCW
//SDMA0_GFX_IB_CNTW
#define SDMA0_GFX_IB_CNTW__IB_ENABWE__SHIFT                                                                   0x0
#define SDMA0_GFX_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                              0x4
#define SDMA0_GFX_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                            0x8
#define SDMA0_GFX_IB_CNTW__CMD_VMID__SHIFT                                                                    0x10
#define SDMA0_GFX_IB_CNTW__IB_ENABWE_MASK                                                                     0x00000001W
#define SDMA0_GFX_IB_CNTW__IB_SWAP_ENABWE_MASK                                                                0x00000010W
#define SDMA0_GFX_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                              0x00000100W
#define SDMA0_GFX_IB_CNTW__CMD_VMID_MASK                                                                      0x000F0000W
//SDMA0_GFX_IB_WPTW
#define SDMA0_GFX_IB_WPTW__OFFSET__SHIFT                                                                      0x2
#define SDMA0_GFX_IB_WPTW__OFFSET_MASK                                                                        0x003FFFFCW
//SDMA0_GFX_IB_OFFSET
#define SDMA0_GFX_IB_OFFSET__OFFSET__SHIFT                                                                    0x2
#define SDMA0_GFX_IB_OFFSET__OFFSET_MASK                                                                      0x003FFFFCW
//SDMA0_GFX_IB_BASE_WO
#define SDMA0_GFX_IB_BASE_WO__ADDW__SHIFT                                                                     0x5
#define SDMA0_GFX_IB_BASE_WO__ADDW_MASK                                                                       0xFFFFFFE0W
//SDMA0_GFX_IB_BASE_HI
#define SDMA0_GFX_IB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA0_GFX_IB_BASE_HI__ADDW_MASK                                                                       0xFFFFFFFFW
//SDMA0_GFX_IB_SIZE
#define SDMA0_GFX_IB_SIZE__SIZE__SHIFT                                                                        0x0
#define SDMA0_GFX_IB_SIZE__SIZE_MASK                                                                          0x000FFFFFW
//SDMA0_GFX_SKIP_CNTW
#define SDMA0_GFX_SKIP_CNTW__SKIP_COUNT__SHIFT                                                                0x0
#define SDMA0_GFX_SKIP_CNTW__SKIP_COUNT_MASK                                                                  0x000FFFFFW
//SDMA0_GFX_CONTEXT_STATUS
#define SDMA0_GFX_CONTEXT_STATUS__SEWECTED__SHIFT                                                             0x0
#define SDMA0_GFX_CONTEXT_STATUS__IDWE__SHIFT                                                                 0x2
#define SDMA0_GFX_CONTEXT_STATUS__EXPIWED__SHIFT                                                              0x3
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT                                                            0x4
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                           0x7
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                          0x8
#define SDMA0_GFX_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                            0x9
#define SDMA0_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                      0xa
#define SDMA0_GFX_CONTEXT_STATUS__SEWECTED_MASK                                                               0x00000001W
#define SDMA0_GFX_CONTEXT_STATUS__IDWE_MASK                                                                   0x00000004W
#define SDMA0_GFX_CONTEXT_STATUS__EXPIWED_MASK                                                                0x00000008W
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK                                                              0x00000070W
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                             0x00000080W
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                            0x00000100W
#define SDMA0_GFX_CONTEXT_STATUS__PWEEMPTED_MASK                                                              0x00000200W
#define SDMA0_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                        0x00000400W
//SDMA0_GFX_DOOWBEWW
#define SDMA0_GFX_DOOWBEWW__ENABWE__SHIFT                                                                     0x1c
#define SDMA0_GFX_DOOWBEWW__CAPTUWED__SHIFT                                                                   0x1e
#define SDMA0_GFX_DOOWBEWW__ENABWE_MASK                                                                       0x10000000W
#define SDMA0_GFX_DOOWBEWW__CAPTUWED_MASK                                                                     0x40000000W
//SDMA0_GFX_CONTEXT_CNTW
#define SDMA0_GFX_CONTEXT_CNTW__WESUME_CTX__SHIFT                                                             0x10
#define SDMA0_GFX_CONTEXT_CNTW__SESSION_SEW__SHIFT                                                            0x18
#define SDMA0_GFX_CONTEXT_CNTW__WESUME_CTX_MASK                                                               0x00010000W
#define SDMA0_GFX_CONTEXT_CNTW__SESSION_SEW_MASK                                                              0x0F000000W
//SDMA0_GFX_STATUS
#define SDMA0_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                       0x0
#define SDMA0_GFX_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                          0x8
#define SDMA0_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                         0x000000FFW
#define SDMA0_GFX_STATUS__WPTW_UPDATE_PENDING_MASK                                                            0x00000100W
//SDMA0_GFX_DOOWBEWW_WOG
#define SDMA0_GFX_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                               0x0
#define SDMA0_GFX_DOOWBEWW_WOG__DATA__SHIFT                                                                   0x2
#define SDMA0_GFX_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                 0x00000001W
#define SDMA0_GFX_DOOWBEWW_WOG__DATA_MASK                                                                     0xFFFFFFFCW
//SDMA0_GFX_WATEWMAWK
#define SDMA0_GFX_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                            0x0
#define SDMA0_GFX_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                            0x10
#define SDMA0_GFX_WATEWMAWK__WD_OUTSTANDING_MASK                                                              0x00000FFFW
#define SDMA0_GFX_WATEWMAWK__WW_OUTSTANDING_MASK                                                              0x03FF0000W
//SDMA0_GFX_DOOWBEWW_OFFSET
#define SDMA0_GFX_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                              0x2
#define SDMA0_GFX_DOOWBEWW_OFFSET__OFFSET_MASK                                                                0x0FFFFFFCW
//SDMA0_GFX_CSA_ADDW_WO
#define SDMA0_GFX_CSA_ADDW_WO__ADDW__SHIFT                                                                    0x2
#define SDMA0_GFX_CSA_ADDW_WO__ADDW_MASK                                                                      0xFFFFFFFCW
//SDMA0_GFX_CSA_ADDW_HI
#define SDMA0_GFX_CSA_ADDW_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_GFX_CSA_ADDW_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_GFX_IB_SUB_WEMAIN
#define SDMA0_GFX_IB_SUB_WEMAIN__SIZE__SHIFT                                                                  0x0
#define SDMA0_GFX_IB_SUB_WEMAIN__SIZE_MASK                                                                    0x000FFFFFW
//SDMA0_GFX_PWEEMPT
#define SDMA0_GFX_PWEEMPT__IB_PWEEMPT__SHIFT                                                                  0x0
#define SDMA0_GFX_PWEEMPT__IB_PWEEMPT_MASK                                                                    0x00000001W
//SDMA0_GFX_DUMMY_WEG
#define SDMA0_GFX_DUMMY_WEG__DUMMY__SHIFT                                                                     0x0
#define SDMA0_GFX_DUMMY_WEG__DUMMY_MASK                                                                       0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW_POWW_ADDW_HI
#define SDMA0_GFX_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                           0x0
#define SDMA0_GFX_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                             0xFFFFFFFFW
//SDMA0_GFX_WB_WPTW_POWW_ADDW_WO
#define SDMA0_GFX_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                           0x2
#define SDMA0_GFX_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                             0xFFFFFFFCW
//SDMA0_GFX_WB_AQW_CNTW
#define SDMA0_GFX_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                              0x0
#define SDMA0_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                         0x1
#define SDMA0_GFX_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                             0x8
#define SDMA0_GFX_WB_AQW_CNTW__AQW_ENABWE_MASK                                                                0x00000001W
#define SDMA0_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                           0x000000FEW
#define SDMA0_GFX_WB_AQW_CNTW__PACKET_STEP_MASK                                                               0x0000FF00W
//SDMA0_GFX_MINOW_PTW_UPDATE
#define SDMA0_GFX_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                             0x0
#define SDMA0_GFX_MINOW_PTW_UPDATE__ENABWE_MASK                                                               0x00000001W
//SDMA0_GFX_MIDCMD_DATA0
#define SDMA0_GFX_MIDCMD_DATA0__DATA0__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA1
#define SDMA0_GFX_MIDCMD_DATA1__DATA1__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA2
#define SDMA0_GFX_MIDCMD_DATA2__DATA2__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA3
#define SDMA0_GFX_MIDCMD_DATA3__DATA3__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA4
#define SDMA0_GFX_MIDCMD_DATA4__DATA4__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA5
#define SDMA0_GFX_MIDCMD_DATA5__DATA5__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA6
#define SDMA0_GFX_MIDCMD_DATA6__DATA6__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA6__DATA6_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA7
#define SDMA0_GFX_MIDCMD_DATA7__DATA7__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA7__DATA7_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA8
#define SDMA0_GFX_MIDCMD_DATA8__DATA8__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA8__DATA8_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA9
#define SDMA0_GFX_MIDCMD_DATA9__DATA9__SHIFT                                                                  0x0
#define SDMA0_GFX_MIDCMD_DATA9__DATA9_MASK                                                                    0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_DATA10
#define SDMA0_GFX_MIDCMD_DATA10__DATA10__SHIFT                                                                0x0
#define SDMA0_GFX_MIDCMD_DATA10__DATA10_MASK                                                                  0xFFFFFFFFW
//SDMA0_GFX_MIDCMD_CNTW
#define SDMA0_GFX_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                              0x0
#define SDMA0_GFX_MIDCMD_CNTW__COPY_MODE__SHIFT                                                               0x1
#define SDMA0_GFX_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                             0x4
#define SDMA0_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                           0x8
#define SDMA0_GFX_MIDCMD_CNTW__DATA_VAWID_MASK                                                                0x00000001W
#define SDMA0_GFX_MIDCMD_CNTW__COPY_MODE_MASK                                                                 0x00000002W
#define SDMA0_GFX_MIDCMD_CNTW__SPWIT_STATE_MASK                                                               0x000000F0W
#define SDMA0_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                             0x00000100W
//SDMA0_PAGE_WB_CNTW
#define SDMA0_PAGE_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_PAGE_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_PAGE_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_PAGE_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_PAGE_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_PAGE_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_PAGE_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_PAGE_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_PAGE_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_PAGE_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_PAGE_WB_BASE
#define SDMA0_PAGE_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_PAGE_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_PAGE_WB_BASE_HI
#define SDMA0_PAGE_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_PAGE_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_PAGE_WB_WPTW
#define SDMA0_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW_HI
#define SDMA0_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW
#define SDMA0_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW_HI
#define SDMA0_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW_POWW_CNTW
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_PAGE_WB_WPTW_ADDW_HI
#define SDMA0_PAGE_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_PAGE_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW_ADDW_WO
#define SDMA0_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_PAGE_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_PAGE_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_PAGE_IB_CNTW
#define SDMA0_PAGE_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_PAGE_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_PAGE_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_PAGE_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_PAGE_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_PAGE_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_PAGE_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_PAGE_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_PAGE_IB_WPTW
#define SDMA0_PAGE_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_PAGE_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_PAGE_IB_OFFSET
#define SDMA0_PAGE_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_PAGE_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_PAGE_IB_BASE_WO
#define SDMA0_PAGE_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_PAGE_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_PAGE_IB_BASE_HI
#define SDMA0_PAGE_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_PAGE_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_PAGE_IB_SIZE
#define SDMA0_PAGE_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_PAGE_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_PAGE_SKIP_CNTW
#define SDMA0_PAGE_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_PAGE_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_PAGE_CONTEXT_STATUS
#define SDMA0_PAGE_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_PAGE_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_PAGE_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_PAGE_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_PAGE_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_PAGE_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_PAGE_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_PAGE_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_PAGE_DOOWBEWW
#define SDMA0_PAGE_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_PAGE_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_PAGE_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_PAGE_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_PAGE_STATUS
#define SDMA0_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_PAGE_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_PAGE_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_PAGE_DOOWBEWW_WOG
#define SDMA0_PAGE_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_PAGE_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_PAGE_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_PAGE_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_PAGE_WATEWMAWK
#define SDMA0_PAGE_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_PAGE_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_PAGE_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_PAGE_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_PAGE_DOOWBEWW_OFFSET
#define SDMA0_PAGE_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_PAGE_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_PAGE_CSA_ADDW_WO
#define SDMA0_PAGE_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_PAGE_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_PAGE_CSA_ADDW_HI
#define SDMA0_PAGE_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_PAGE_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_PAGE_IB_SUB_WEMAIN
#define SDMA0_PAGE_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_PAGE_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_PAGE_PWEEMPT
#define SDMA0_PAGE_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_PAGE_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_PAGE_DUMMY_WEG
#define SDMA0_PAGE_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_PAGE_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW_POWW_ADDW_HI
#define SDMA0_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_PAGE_WB_WPTW_POWW_ADDW_WO
#define SDMA0_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_PAGE_WB_AQW_CNTW
#define SDMA0_PAGE_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_PAGE_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_PAGE_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_PAGE_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_PAGE_MINOW_PTW_UPDATE
#define SDMA0_PAGE_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_PAGE_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_PAGE_MIDCMD_DATA0
#define SDMA0_PAGE_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA1
#define SDMA0_PAGE_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA2
#define SDMA0_PAGE_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA3
#define SDMA0_PAGE_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA4
#define SDMA0_PAGE_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA5
#define SDMA0_PAGE_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA6
#define SDMA0_PAGE_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA7
#define SDMA0_PAGE_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA8
#define SDMA0_PAGE_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA9
#define SDMA0_PAGE_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_PAGE_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_DATA10
#define SDMA0_PAGE_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_PAGE_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_PAGE_MIDCMD_CNTW
#define SDMA0_PAGE_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_PAGE_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_PAGE_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_PAGE_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_PAGE_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_PAGE_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC0_WB_CNTW
#define SDMA0_WWC0_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC0_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC0_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC0_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC0_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC0_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC0_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC0_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC0_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC0_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC0_WB_BASE
#define SDMA0_WWC0_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC0_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC0_WB_BASE_HI
#define SDMA0_WWC0_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC0_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC0_WB_WPTW
#define SDMA0_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW_HI
#define SDMA0_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW
#define SDMA0_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW_HI
#define SDMA0_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW_POWW_CNTW
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC0_WB_WPTW_ADDW_HI
#define SDMA0_WWC0_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC0_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW_ADDW_WO
#define SDMA0_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC0_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC0_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC0_IB_CNTW
#define SDMA0_WWC0_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC0_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC0_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC0_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC0_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC0_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC0_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC0_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC0_IB_WPTW
#define SDMA0_WWC0_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC0_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC0_IB_OFFSET
#define SDMA0_WWC0_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC0_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC0_IB_BASE_WO
#define SDMA0_WWC0_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC0_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC0_IB_BASE_HI
#define SDMA0_WWC0_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC0_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC0_IB_SIZE
#define SDMA0_WWC0_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC0_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC0_SKIP_CNTW
#define SDMA0_WWC0_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC0_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC0_CONTEXT_STATUS
#define SDMA0_WWC0_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC0_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC0_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC0_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC0_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC0_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC0_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC0_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC0_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC0_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC0_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC0_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC0_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC0_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC0_DOOWBEWW
#define SDMA0_WWC0_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC0_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC0_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC0_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC0_STATUS
#define SDMA0_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC0_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC0_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC0_DOOWBEWW_WOG
#define SDMA0_WWC0_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC0_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC0_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC0_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC0_WATEWMAWK
#define SDMA0_WWC0_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC0_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC0_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC0_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC0_DOOWBEWW_OFFSET
#define SDMA0_WWC0_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC0_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC0_CSA_ADDW_WO
#define SDMA0_WWC0_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC0_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC0_CSA_ADDW_HI
#define SDMA0_WWC0_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC0_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC0_IB_SUB_WEMAIN
#define SDMA0_WWC0_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC0_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC0_PWEEMPT
#define SDMA0_WWC0_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC0_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC0_DUMMY_WEG
#define SDMA0_WWC0_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC0_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC0_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC0_WB_AQW_CNTW
#define SDMA0_WWC0_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC0_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC0_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC0_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC0_MINOW_PTW_UPDATE
#define SDMA0_WWC0_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC0_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC0_MIDCMD_DATA0
#define SDMA0_WWC0_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA1
#define SDMA0_WWC0_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA2
#define SDMA0_WWC0_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA3
#define SDMA0_WWC0_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA4
#define SDMA0_WWC0_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA5
#define SDMA0_WWC0_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA6
#define SDMA0_WWC0_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA7
#define SDMA0_WWC0_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA8
#define SDMA0_WWC0_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA9
#define SDMA0_WWC0_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC0_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_DATA10
#define SDMA0_WWC0_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC0_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC0_MIDCMD_CNTW
#define SDMA0_WWC0_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC0_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC0_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC0_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC0_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC0_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC1_WB_CNTW
#define SDMA0_WWC1_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC1_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC1_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC1_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC1_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC1_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC1_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC1_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC1_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC1_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC1_WB_BASE
#define SDMA0_WWC1_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC1_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC1_WB_BASE_HI
#define SDMA0_WWC1_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC1_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC1_WB_WPTW
#define SDMA0_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW_HI
#define SDMA0_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW
#define SDMA0_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW_HI
#define SDMA0_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW_POWW_CNTW
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC1_WB_WPTW_ADDW_HI
#define SDMA0_WWC1_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC1_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW_ADDW_WO
#define SDMA0_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC1_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC1_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC1_IB_CNTW
#define SDMA0_WWC1_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC1_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC1_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC1_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC1_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC1_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC1_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC1_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC1_IB_WPTW
#define SDMA0_WWC1_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC1_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC1_IB_OFFSET
#define SDMA0_WWC1_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC1_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC1_IB_BASE_WO
#define SDMA0_WWC1_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC1_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC1_IB_BASE_HI
#define SDMA0_WWC1_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC1_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC1_IB_SIZE
#define SDMA0_WWC1_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC1_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC1_SKIP_CNTW
#define SDMA0_WWC1_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC1_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC1_CONTEXT_STATUS
#define SDMA0_WWC1_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC1_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC1_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC1_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC1_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC1_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC1_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC1_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC1_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC1_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC1_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC1_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC1_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC1_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC1_DOOWBEWW
#define SDMA0_WWC1_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC1_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC1_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC1_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC1_STATUS
#define SDMA0_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC1_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC1_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC1_DOOWBEWW_WOG
#define SDMA0_WWC1_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC1_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC1_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC1_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC1_WATEWMAWK
#define SDMA0_WWC1_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC1_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC1_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC1_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC1_DOOWBEWW_OFFSET
#define SDMA0_WWC1_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC1_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC1_CSA_ADDW_WO
#define SDMA0_WWC1_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC1_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC1_CSA_ADDW_HI
#define SDMA0_WWC1_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC1_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC1_IB_SUB_WEMAIN
#define SDMA0_WWC1_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC1_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC1_PWEEMPT
#define SDMA0_WWC1_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC1_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC1_DUMMY_WEG
#define SDMA0_WWC1_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC1_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC1_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC1_WB_AQW_CNTW
#define SDMA0_WWC1_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC1_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC1_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC1_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC1_MINOW_PTW_UPDATE
#define SDMA0_WWC1_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC1_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC1_MIDCMD_DATA0
#define SDMA0_WWC1_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA1
#define SDMA0_WWC1_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA2
#define SDMA0_WWC1_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA3
#define SDMA0_WWC1_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA4
#define SDMA0_WWC1_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA5
#define SDMA0_WWC1_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA6
#define SDMA0_WWC1_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA7
#define SDMA0_WWC1_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA8
#define SDMA0_WWC1_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA9
#define SDMA0_WWC1_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC1_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_DATA10
#define SDMA0_WWC1_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC1_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC1_MIDCMD_CNTW
#define SDMA0_WWC1_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC1_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC1_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC1_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC1_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC1_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC2_WB_CNTW
#define SDMA0_WWC2_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC2_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC2_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC2_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC2_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC2_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC2_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC2_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC2_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC2_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC2_WB_BASE
#define SDMA0_WWC2_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC2_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC2_WB_BASE_HI
#define SDMA0_WWC2_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC2_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC2_WB_WPTW
#define SDMA0_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW_HI
#define SDMA0_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW
#define SDMA0_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW_HI
#define SDMA0_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW_POWW_CNTW
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC2_WB_WPTW_ADDW_HI
#define SDMA0_WWC2_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC2_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW_ADDW_WO
#define SDMA0_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC2_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC2_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC2_IB_CNTW
#define SDMA0_WWC2_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC2_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC2_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC2_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC2_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC2_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC2_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC2_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC2_IB_WPTW
#define SDMA0_WWC2_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC2_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC2_IB_OFFSET
#define SDMA0_WWC2_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC2_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC2_IB_BASE_WO
#define SDMA0_WWC2_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC2_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC2_IB_BASE_HI
#define SDMA0_WWC2_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC2_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC2_IB_SIZE
#define SDMA0_WWC2_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC2_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC2_SKIP_CNTW
#define SDMA0_WWC2_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC2_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC2_CONTEXT_STATUS
#define SDMA0_WWC2_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC2_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC2_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC2_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC2_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC2_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC2_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC2_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC2_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC2_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC2_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC2_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC2_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC2_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC2_DOOWBEWW
#define SDMA0_WWC2_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC2_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC2_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC2_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC2_STATUS
#define SDMA0_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC2_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC2_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC2_DOOWBEWW_WOG
#define SDMA0_WWC2_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC2_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC2_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC2_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC2_WATEWMAWK
#define SDMA0_WWC2_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC2_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC2_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC2_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC2_DOOWBEWW_OFFSET
#define SDMA0_WWC2_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC2_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC2_CSA_ADDW_WO
#define SDMA0_WWC2_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC2_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC2_CSA_ADDW_HI
#define SDMA0_WWC2_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC2_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC2_IB_SUB_WEMAIN
#define SDMA0_WWC2_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC2_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC2_PWEEMPT
#define SDMA0_WWC2_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC2_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC2_DUMMY_WEG
#define SDMA0_WWC2_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC2_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC2_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC2_WB_AQW_CNTW
#define SDMA0_WWC2_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC2_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC2_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC2_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC2_MINOW_PTW_UPDATE
#define SDMA0_WWC2_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC2_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC2_MIDCMD_DATA0
#define SDMA0_WWC2_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA1
#define SDMA0_WWC2_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA2
#define SDMA0_WWC2_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA3
#define SDMA0_WWC2_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA4
#define SDMA0_WWC2_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA5
#define SDMA0_WWC2_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA6
#define SDMA0_WWC2_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA7
#define SDMA0_WWC2_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA8
#define SDMA0_WWC2_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA9
#define SDMA0_WWC2_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC2_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_DATA10
#define SDMA0_WWC2_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC2_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC2_MIDCMD_CNTW
#define SDMA0_WWC2_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC2_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC2_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC2_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC2_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC2_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC3_WB_CNTW
#define SDMA0_WWC3_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC3_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC3_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC3_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC3_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC3_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC3_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC3_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC3_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC3_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC3_WB_BASE
#define SDMA0_WWC3_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC3_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC3_WB_BASE_HI
#define SDMA0_WWC3_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC3_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC3_WB_WPTW
#define SDMA0_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW_HI
#define SDMA0_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW
#define SDMA0_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW_HI
#define SDMA0_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW_POWW_CNTW
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC3_WB_WPTW_ADDW_HI
#define SDMA0_WWC3_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC3_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW_ADDW_WO
#define SDMA0_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC3_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC3_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC3_IB_CNTW
#define SDMA0_WWC3_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC3_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC3_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC3_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC3_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC3_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC3_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC3_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC3_IB_WPTW
#define SDMA0_WWC3_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC3_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC3_IB_OFFSET
#define SDMA0_WWC3_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC3_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC3_IB_BASE_WO
#define SDMA0_WWC3_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC3_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC3_IB_BASE_HI
#define SDMA0_WWC3_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC3_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC3_IB_SIZE
#define SDMA0_WWC3_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC3_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC3_SKIP_CNTW
#define SDMA0_WWC3_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC3_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC3_CONTEXT_STATUS
#define SDMA0_WWC3_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC3_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC3_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC3_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC3_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC3_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC3_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC3_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC3_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC3_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC3_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC3_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC3_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC3_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC3_DOOWBEWW
#define SDMA0_WWC3_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC3_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC3_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC3_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC3_STATUS
#define SDMA0_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC3_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC3_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC3_DOOWBEWW_WOG
#define SDMA0_WWC3_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC3_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC3_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC3_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC3_WATEWMAWK
#define SDMA0_WWC3_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC3_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC3_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC3_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC3_DOOWBEWW_OFFSET
#define SDMA0_WWC3_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC3_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC3_CSA_ADDW_WO
#define SDMA0_WWC3_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC3_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC3_CSA_ADDW_HI
#define SDMA0_WWC3_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC3_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC3_IB_SUB_WEMAIN
#define SDMA0_WWC3_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC3_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC3_PWEEMPT
#define SDMA0_WWC3_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC3_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC3_DUMMY_WEG
#define SDMA0_WWC3_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC3_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC3_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC3_WB_AQW_CNTW
#define SDMA0_WWC3_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC3_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC3_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC3_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC3_MINOW_PTW_UPDATE
#define SDMA0_WWC3_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC3_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC3_MIDCMD_DATA0
#define SDMA0_WWC3_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA1
#define SDMA0_WWC3_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA2
#define SDMA0_WWC3_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA3
#define SDMA0_WWC3_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA4
#define SDMA0_WWC3_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA5
#define SDMA0_WWC3_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA6
#define SDMA0_WWC3_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA7
#define SDMA0_WWC3_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA8
#define SDMA0_WWC3_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA9
#define SDMA0_WWC3_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC3_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_DATA10
#define SDMA0_WWC3_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC3_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC3_MIDCMD_CNTW
#define SDMA0_WWC3_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC3_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC3_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC3_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC3_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC3_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC4_WB_CNTW
#define SDMA0_WWC4_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC4_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC4_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC4_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC4_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC4_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC4_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC4_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC4_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC4_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC4_WB_BASE
#define SDMA0_WWC4_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC4_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC4_WB_BASE_HI
#define SDMA0_WWC4_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC4_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC4_WB_WPTW
#define SDMA0_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW_HI
#define SDMA0_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW
#define SDMA0_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW_HI
#define SDMA0_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW_POWW_CNTW
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC4_WB_WPTW_ADDW_HI
#define SDMA0_WWC4_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC4_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW_ADDW_WO
#define SDMA0_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC4_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC4_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC4_IB_CNTW
#define SDMA0_WWC4_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC4_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC4_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC4_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC4_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC4_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC4_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC4_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC4_IB_WPTW
#define SDMA0_WWC4_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC4_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC4_IB_OFFSET
#define SDMA0_WWC4_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC4_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC4_IB_BASE_WO
#define SDMA0_WWC4_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC4_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC4_IB_BASE_HI
#define SDMA0_WWC4_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC4_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC4_IB_SIZE
#define SDMA0_WWC4_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC4_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC4_SKIP_CNTW
#define SDMA0_WWC4_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC4_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC4_CONTEXT_STATUS
#define SDMA0_WWC4_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC4_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC4_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC4_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC4_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC4_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC4_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC4_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC4_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC4_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC4_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC4_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC4_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC4_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC4_DOOWBEWW
#define SDMA0_WWC4_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC4_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC4_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC4_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC4_STATUS
#define SDMA0_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC4_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC4_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC4_DOOWBEWW_WOG
#define SDMA0_WWC4_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC4_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC4_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC4_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC4_WATEWMAWK
#define SDMA0_WWC4_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC4_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC4_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC4_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC4_DOOWBEWW_OFFSET
#define SDMA0_WWC4_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC4_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC4_CSA_ADDW_WO
#define SDMA0_WWC4_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC4_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC4_CSA_ADDW_HI
#define SDMA0_WWC4_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC4_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC4_IB_SUB_WEMAIN
#define SDMA0_WWC4_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC4_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC4_PWEEMPT
#define SDMA0_WWC4_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC4_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC4_DUMMY_WEG
#define SDMA0_WWC4_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC4_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC4_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC4_WB_AQW_CNTW
#define SDMA0_WWC4_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC4_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC4_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC4_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC4_MINOW_PTW_UPDATE
#define SDMA0_WWC4_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC4_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC4_MIDCMD_DATA0
#define SDMA0_WWC4_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA1
#define SDMA0_WWC4_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA2
#define SDMA0_WWC4_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA3
#define SDMA0_WWC4_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA4
#define SDMA0_WWC4_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA5
#define SDMA0_WWC4_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA6
#define SDMA0_WWC4_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA7
#define SDMA0_WWC4_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA8
#define SDMA0_WWC4_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA9
#define SDMA0_WWC4_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC4_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_DATA10
#define SDMA0_WWC4_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC4_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC4_MIDCMD_CNTW
#define SDMA0_WWC4_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC4_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC4_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC4_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC4_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC4_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC5_WB_CNTW
#define SDMA0_WWC5_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC5_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC5_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC5_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC5_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC5_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC5_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC5_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC5_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC5_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC5_WB_BASE
#define SDMA0_WWC5_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC5_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC5_WB_BASE_HI
#define SDMA0_WWC5_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC5_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC5_WB_WPTW
#define SDMA0_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW_HI
#define SDMA0_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW
#define SDMA0_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW_HI
#define SDMA0_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW_POWW_CNTW
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC5_WB_WPTW_ADDW_HI
#define SDMA0_WWC5_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC5_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW_ADDW_WO
#define SDMA0_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC5_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC5_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC5_IB_CNTW
#define SDMA0_WWC5_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC5_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC5_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC5_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC5_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC5_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC5_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC5_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC5_IB_WPTW
#define SDMA0_WWC5_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC5_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC5_IB_OFFSET
#define SDMA0_WWC5_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC5_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC5_IB_BASE_WO
#define SDMA0_WWC5_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC5_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC5_IB_BASE_HI
#define SDMA0_WWC5_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC5_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC5_IB_SIZE
#define SDMA0_WWC5_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC5_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC5_SKIP_CNTW
#define SDMA0_WWC5_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC5_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC5_CONTEXT_STATUS
#define SDMA0_WWC5_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC5_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC5_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC5_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC5_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC5_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC5_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC5_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC5_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC5_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC5_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC5_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC5_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC5_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC5_DOOWBEWW
#define SDMA0_WWC5_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC5_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC5_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC5_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC5_STATUS
#define SDMA0_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC5_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC5_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC5_DOOWBEWW_WOG
#define SDMA0_WWC5_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC5_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC5_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC5_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC5_WATEWMAWK
#define SDMA0_WWC5_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC5_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC5_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC5_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC5_DOOWBEWW_OFFSET
#define SDMA0_WWC5_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC5_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC5_CSA_ADDW_WO
#define SDMA0_WWC5_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC5_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC5_CSA_ADDW_HI
#define SDMA0_WWC5_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC5_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC5_IB_SUB_WEMAIN
#define SDMA0_WWC5_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC5_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC5_PWEEMPT
#define SDMA0_WWC5_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC5_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC5_DUMMY_WEG
#define SDMA0_WWC5_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC5_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC5_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC5_WB_AQW_CNTW
#define SDMA0_WWC5_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC5_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC5_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC5_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC5_MINOW_PTW_UPDATE
#define SDMA0_WWC5_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC5_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC5_MIDCMD_DATA0
#define SDMA0_WWC5_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA1
#define SDMA0_WWC5_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA2
#define SDMA0_WWC5_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA3
#define SDMA0_WWC5_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA4
#define SDMA0_WWC5_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA5
#define SDMA0_WWC5_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA6
#define SDMA0_WWC5_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA7
#define SDMA0_WWC5_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA8
#define SDMA0_WWC5_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA9
#define SDMA0_WWC5_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC5_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_DATA10
#define SDMA0_WWC5_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC5_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC5_MIDCMD_CNTW
#define SDMA0_WWC5_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC5_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC5_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC5_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC5_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC5_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC6_WB_CNTW
#define SDMA0_WWC6_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC6_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC6_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC6_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC6_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC6_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC6_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC6_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC6_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC6_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC6_WB_BASE
#define SDMA0_WWC6_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC6_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC6_WB_BASE_HI
#define SDMA0_WWC6_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC6_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC6_WB_WPTW
#define SDMA0_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW_HI
#define SDMA0_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW
#define SDMA0_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW_HI
#define SDMA0_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW_POWW_CNTW
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC6_WB_WPTW_ADDW_HI
#define SDMA0_WWC6_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC6_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW_ADDW_WO
#define SDMA0_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC6_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC6_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC6_IB_CNTW
#define SDMA0_WWC6_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC6_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC6_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC6_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC6_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC6_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC6_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC6_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC6_IB_WPTW
#define SDMA0_WWC6_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC6_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC6_IB_OFFSET
#define SDMA0_WWC6_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC6_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC6_IB_BASE_WO
#define SDMA0_WWC6_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC6_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC6_IB_BASE_HI
#define SDMA0_WWC6_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC6_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC6_IB_SIZE
#define SDMA0_WWC6_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC6_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC6_SKIP_CNTW
#define SDMA0_WWC6_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC6_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC6_CONTEXT_STATUS
#define SDMA0_WWC6_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC6_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC6_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC6_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC6_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC6_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC6_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC6_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC6_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC6_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC6_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC6_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC6_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC6_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC6_DOOWBEWW
#define SDMA0_WWC6_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC6_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC6_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC6_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC6_STATUS
#define SDMA0_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC6_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC6_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC6_DOOWBEWW_WOG
#define SDMA0_WWC6_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC6_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC6_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC6_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC6_WATEWMAWK
#define SDMA0_WWC6_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC6_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC6_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC6_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC6_DOOWBEWW_OFFSET
#define SDMA0_WWC6_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC6_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC6_CSA_ADDW_WO
#define SDMA0_WWC6_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC6_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC6_CSA_ADDW_HI
#define SDMA0_WWC6_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC6_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC6_IB_SUB_WEMAIN
#define SDMA0_WWC6_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC6_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC6_PWEEMPT
#define SDMA0_WWC6_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC6_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC6_DUMMY_WEG
#define SDMA0_WWC6_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC6_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC6_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC6_WB_AQW_CNTW
#define SDMA0_WWC6_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC6_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC6_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC6_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC6_MINOW_PTW_UPDATE
#define SDMA0_WWC6_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC6_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC6_MIDCMD_DATA0
#define SDMA0_WWC6_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA1
#define SDMA0_WWC6_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA2
#define SDMA0_WWC6_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA3
#define SDMA0_WWC6_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA4
#define SDMA0_WWC6_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA5
#define SDMA0_WWC6_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA6
#define SDMA0_WWC6_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA7
#define SDMA0_WWC6_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA8
#define SDMA0_WWC6_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA9
#define SDMA0_WWC6_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC6_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_DATA10
#define SDMA0_WWC6_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC6_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC6_MIDCMD_CNTW
#define SDMA0_WWC6_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC6_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC6_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC6_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC6_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC6_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA0_WWC7_WB_CNTW
#define SDMA0_WWC7_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC7_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA0_WWC7_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA0_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA0_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA0_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA0_WWC7_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA0_WWC7_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA0_WWC7_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC7_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA0_WWC7_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA0_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA0_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA0_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA0_WWC7_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA0_WWC7_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA0_WWC7_WB_BASE
#define SDMA0_WWC7_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA0_WWC7_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA0_WWC7_WB_BASE_HI
#define SDMA0_WWC7_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC7_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA0_WWC7_WB_WPTW
#define SDMA0_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW_HI
#define SDMA0_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW
#define SDMA0_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA0_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW_HI
#define SDMA0_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA0_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW_POWW_CNTW
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA0_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA0_WWC7_WB_WPTW_ADDW_HI
#define SDMA0_WWC7_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA0_WWC7_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW_ADDW_WO
#define SDMA0_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA0_WWC7_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA0_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA0_WWC7_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA0_WWC7_IB_CNTW
#define SDMA0_WWC7_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA0_WWC7_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA0_WWC7_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA0_WWC7_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA0_WWC7_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA0_WWC7_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA0_WWC7_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA0_WWC7_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA0_WWC7_IB_WPTW
#define SDMA0_WWC7_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA0_WWC7_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA0_WWC7_IB_OFFSET
#define SDMA0_WWC7_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA0_WWC7_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA0_WWC7_IB_BASE_WO
#define SDMA0_WWC7_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA0_WWC7_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA0_WWC7_IB_BASE_HI
#define SDMA0_WWC7_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA0_WWC7_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC7_IB_SIZE
#define SDMA0_WWC7_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA0_WWC7_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA0_WWC7_SKIP_CNTW
#define SDMA0_WWC7_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA0_WWC7_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA0_WWC7_CONTEXT_STATUS
#define SDMA0_WWC7_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA0_WWC7_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA0_WWC7_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA0_WWC7_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA0_WWC7_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA0_WWC7_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA0_WWC7_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA0_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA0_WWC7_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA0_WWC7_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA0_WWC7_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA0_WWC7_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA0_WWC7_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA0_WWC7_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA0_WWC7_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA0_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA0_WWC7_DOOWBEWW
#define SDMA0_WWC7_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA0_WWC7_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA0_WWC7_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA0_WWC7_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA0_WWC7_STATUS
#define SDMA0_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA0_WWC7_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA0_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA0_WWC7_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA0_WWC7_DOOWBEWW_WOG
#define SDMA0_WWC7_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA0_WWC7_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA0_WWC7_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA0_WWC7_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA0_WWC7_WATEWMAWK
#define SDMA0_WWC7_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA0_WWC7_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA0_WWC7_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA0_WWC7_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA0_WWC7_DOOWBEWW_OFFSET
#define SDMA0_WWC7_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA0_WWC7_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA0_WWC7_CSA_ADDW_WO
#define SDMA0_WWC7_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA0_WWC7_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA0_WWC7_CSA_ADDW_HI
#define SDMA0_WWC7_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA0_WWC7_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA0_WWC7_IB_SUB_WEMAIN
#define SDMA0_WWC7_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA0_WWC7_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA0_WWC7_PWEEMPT
#define SDMA0_WWC7_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA0_WWC7_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA0_WWC7_DUMMY_WEG
#define SDMA0_WWC7_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA0_WWC7_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW_POWW_ADDW_HI
#define SDMA0_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA0_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA0_WWC7_WB_WPTW_POWW_ADDW_WO
#define SDMA0_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA0_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA0_WWC7_WB_AQW_CNTW
#define SDMA0_WWC7_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA0_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA0_WWC7_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA0_WWC7_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA0_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA0_WWC7_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA0_WWC7_MINOW_PTW_UPDATE
#define SDMA0_WWC7_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA0_WWC7_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA0_WWC7_MIDCMD_DATA0
#define SDMA0_WWC7_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA1
#define SDMA0_WWC7_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA2
#define SDMA0_WWC7_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA3
#define SDMA0_WWC7_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA4
#define SDMA0_WWC7_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA5
#define SDMA0_WWC7_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA6
#define SDMA0_WWC7_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA7
#define SDMA0_WWC7_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA8
#define SDMA0_WWC7_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA9
#define SDMA0_WWC7_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA0_WWC7_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_DATA10
#define SDMA0_WWC7_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA0_WWC7_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA0_WWC7_MIDCMD_CNTW
#define SDMA0_WWC7_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA0_WWC7_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA0_WWC7_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA0_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA0_WWC7_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA0_WWC7_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA0_WWC7_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA0_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W


// addwessBwock: sdma0_sdma1dec
//SDMA1_UCODE_ADDW
#define SDMA1_UCODE_ADDW__VAWUE__SHIFT                                                                        0x0
#define SDMA1_UCODE_ADDW__VAWUE_MASK                                                                          0x00003FFFW
//SDMA1_UCODE_DATA
#define SDMA1_UCODE_DATA__VAWUE__SHIFT                                                                        0x0
#define SDMA1_UCODE_DATA__VAWUE_MASK                                                                          0xFFFFFFFFW
//SDMA1_VF_ENABWE
#define SDMA1_VF_ENABWE__VF_ENABWE__SHIFT                                                                     0x0
#define SDMA1_VF_ENABWE__VF_ENABWE_MASK                                                                       0x00000001W
#define SDMA1_PUB_WEG_TYPE0__SDMA1_UCODE_ADDW__SHIFT                                                          0x0
#define SDMA1_PUB_WEG_TYPE0__SDMA1_UCODE_DATA__SHIFT                                                          0x1
#define SDMA1_PUB_WEG_TYPE0__SDMA1_UCODE_ADDW_MASK                                                            0x00000001W
#define SDMA1_PUB_WEG_TYPE0__SDMA1_UCODE_DATA_MASK                                                            0x00000002W
//SDMA1_CONTEXT_GWOUP_BOUNDAWY
#define SDMA1_CONTEXT_GWOUP_BOUNDAWY__WESEWVED__SHIFT                                                         0x0
#define SDMA1_CONTEXT_GWOUP_BOUNDAWY__WESEWVED_MASK                                                           0xFFFFFFFFW
//SDMA1_POWEW_CNTW
#define SDMA1_POWEW_CNTW__PG_CNTW_ENABWE__SHIFT                                                               0x0
#define SDMA1_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ__SHIFT                                                          0x1
#define SDMA1_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ__SHIFT                                                         0x2
#define SDMA1_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME__SHIFT                                                   0x3
#define SDMA1_POWEW_CNTW__MEM_POWEW_OVEWWIDE__SHIFT                                                           0x8
#define SDMA1_POWEW_CNTW__MEM_POWEW_WS_EN__SHIFT                                                              0x9
#define SDMA1_POWEW_CNTW__MEM_POWEW_DS_EN__SHIFT                                                              0xa
#define SDMA1_POWEW_CNTW__MEM_POWEW_SD_EN__SHIFT                                                              0xb
#define SDMA1_POWEW_CNTW__MEM_POWEW_DEWAY__SHIFT                                                              0xc
#define SDMA1_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME__SHIFT                                                  0x1a
#define SDMA1_POWEW_CNTW__PG_CNTW_ENABWE_MASK                                                                 0x00000001W
#define SDMA1_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ_MASK                                                            0x00000002W
#define SDMA1_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ_MASK                                                           0x00000004W
#define SDMA1_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK                                                     0x000000F8W
#define SDMA1_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK                                                             0x00000100W
#define SDMA1_POWEW_CNTW__MEM_POWEW_WS_EN_MASK                                                                0x00000200W
#define SDMA1_POWEW_CNTW__MEM_POWEW_DS_EN_MASK                                                                0x00000400W
#define SDMA1_POWEW_CNTW__MEM_POWEW_SD_EN_MASK                                                                0x00000800W
#define SDMA1_POWEW_CNTW__MEM_POWEW_DEWAY_MASK                                                                0x003FF000W
#define SDMA1_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK                                                    0xFC000000W
//SDMA1_CWK_CTWW
#define SDMA1_CWK_CTWW__ON_DEWAY__SHIFT                                                                       0x0
#define SDMA1_CWK_CTWW__OFF_HYSTEWESIS__SHIFT                                                                 0x4
#define SDMA1_CWK_CTWW__WESEWVED__SHIFT                                                                       0xc
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE7__SHIFT                                                                 0x18
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE6__SHIFT                                                                 0x19
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE5__SHIFT                                                                 0x1a
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE4__SHIFT                                                                 0x1b
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE3__SHIFT                                                                 0x1c
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE2__SHIFT                                                                 0x1d
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE1__SHIFT                                                                 0x1e
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE0__SHIFT                                                                 0x1f
#define SDMA1_CWK_CTWW__ON_DEWAY_MASK                                                                         0x0000000FW
#define SDMA1_CWK_CTWW__OFF_HYSTEWESIS_MASK                                                                   0x00000FF0W
#define SDMA1_CWK_CTWW__WESEWVED_MASK                                                                         0x00FFF000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE7_MASK                                                                   0x01000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE6_MASK                                                                   0x02000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE5_MASK                                                                   0x04000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE4_MASK                                                                   0x08000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE3_MASK                                                                   0x10000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE2_MASK                                                                   0x20000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE1_MASK                                                                   0x40000000W
#define SDMA1_CWK_CTWW__SOFT_OVEWWIDE0_MASK                                                                   0x80000000W
//SDMA1_CNTW
#define SDMA1_CNTW__TWAP_ENABWE__SHIFT                                                                        0x0
#define SDMA1_CNTW__UTC_W1_ENABWE__SHIFT                                                                      0x1
#define SDMA1_CNTW__SEM_WAIT_INT_ENABWE__SHIFT                                                                0x2
#define SDMA1_CNTW__DATA_SWAP_ENABWE__SHIFT                                                                   0x3
#define SDMA1_CNTW__FENCE_SWAP_ENABWE__SHIFT                                                                  0x4
#define SDMA1_CNTW__MIDCMD_PWEEMPT_ENABWE__SHIFT                                                              0x5
#define SDMA1_CNTW__MIDCMD_EXPIWE_ENABWE__SHIFT                                                               0x6
#define SDMA1_CNTW__MIDCMD_WOWWDSWITCH_ENABWE__SHIFT                                                          0x11
#define SDMA1_CNTW__AUTO_CTXSW_ENABWE__SHIFT                                                                  0x12
#define SDMA1_CNTW__CTXEMPTY_INT_ENABWE__SHIFT                                                                0x1c
#define SDMA1_CNTW__FWOZEN_INT_ENABWE__SHIFT                                                                  0x1d
#define SDMA1_CNTW__IB_PWEEMPT_INT_ENABWE__SHIFT                                                              0x1e
#define SDMA1_CNTW__TWAP_ENABWE_MASK                                                                          0x00000001W
#define SDMA1_CNTW__UTC_W1_ENABWE_MASK                                                                        0x00000002W
#define SDMA1_CNTW__SEM_WAIT_INT_ENABWE_MASK                                                                  0x00000004W
#define SDMA1_CNTW__DATA_SWAP_ENABWE_MASK                                                                     0x00000008W
#define SDMA1_CNTW__FENCE_SWAP_ENABWE_MASK                                                                    0x00000010W
#define SDMA1_CNTW__MIDCMD_PWEEMPT_ENABWE_MASK                                                                0x00000020W
#define SDMA1_CNTW__MIDCMD_EXPIWE_ENABWE_MASK                                                                 0x00000040W
#define SDMA1_CNTW__MIDCMD_WOWWDSWITCH_ENABWE_MASK                                                            0x00020000W
#define SDMA1_CNTW__AUTO_CTXSW_ENABWE_MASK                                                                    0x00040000W
#define SDMA1_CNTW__CTXEMPTY_INT_ENABWE_MASK                                                                  0x10000000W
#define SDMA1_CNTW__FWOZEN_INT_ENABWE_MASK                                                                    0x20000000W
#define SDMA1_CNTW__IB_PWEEMPT_INT_ENABWE_MASK                                                                0x40000000W
//SDMA1_CHICKEN_BITS
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE__SHIFT                                                     0x0
#define SDMA1_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE__SHIFT                                                 0x1
#define SDMA1_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE__SHIFT                                        0x2
#define SDMA1_CHICKEN_BITS__WWITE_BUWST_WENGTH__SHIFT                                                         0x8
#define SDMA1_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE__SHIFT                                                     0xa
#define SDMA1_CHICKEN_BITS__COPY_OVEWWAP_ENABWE__SHIFT                                                        0x10
#define SDMA1_CHICKEN_BITS__WAW_CHECK_ENABWE__SHIFT                                                           0x11
#define SDMA1_CHICKEN_BITS__SWBM_POWW_WETWYING__SHIFT                                                         0x14
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT                                                           0x17
#define SDMA1_CHICKEN_BITS__TIME_BASED_QOS__SHIFT                                                             0x19
#define SDMA1_CHICKEN_BITS__SWAM_FGCG_ENABWE__SHIFT                                                           0x1a
#define SDMA1_CHICKEN_BITS__WESEWVED__SHIFT                                                                   0x1b
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE_MASK                                                       0x00000001W
#define SDMA1_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE_MASK                                                   0x00000002W
#define SDMA1_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE_MASK                                          0x00000004W
#define SDMA1_CHICKEN_BITS__WWITE_BUWST_WENGTH_MASK                                                           0x00000300W
#define SDMA1_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE_MASK                                                       0x00001C00W
#define SDMA1_CHICKEN_BITS__COPY_OVEWWAP_ENABWE_MASK                                                          0x00010000W
#define SDMA1_CHICKEN_BITS__WAW_CHECK_ENABWE_MASK                                                             0x00020000W
#define SDMA1_CHICKEN_BITS__SWBM_POWW_WETWYING_MASK                                                           0x00100000W
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK                                                             0x00800000W
#define SDMA1_CHICKEN_BITS__TIME_BASED_QOS_MASK                                                               0x02000000W
#define SDMA1_CHICKEN_BITS__SWAM_FGCG_ENABWE_MASK                                                             0x04000000W
#define SDMA1_CHICKEN_BITS__WESEWVED_MASK                                                                     0xF8000000W
//SDMA1_GB_ADDW_CONFIG
#define SDMA1_GB_ADDW_CONFIG__NUM_PIPES__SHIFT                                                                0x0
#define SDMA1_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE__SHIFT                                                     0x3
#define SDMA1_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE__SHIFT                                                     0x8
#define SDMA1_GB_ADDW_CONFIG__NUM_BANKS__SHIFT                                                                0xc
#define SDMA1_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES__SHIFT                                                       0x13
#define SDMA1_GB_ADDW_CONFIG__NUM_PIPES_MASK                                                                  0x00000007W
#define SDMA1_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE_MASK                                                       0x00000038W
#define SDMA1_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE_MASK                                                       0x00000700W
#define SDMA1_GB_ADDW_CONFIG__NUM_BANKS_MASK                                                                  0x00007000W
#define SDMA1_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES_MASK                                                         0x00180000W
//SDMA1_GB_ADDW_CONFIG_WEAD
#define SDMA1_GB_ADDW_CONFIG_WEAD__NUM_PIPES__SHIFT                                                           0x0
#define SDMA1_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE__SHIFT                                                0x3
#define SDMA1_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE__SHIFT                                                0x8
#define SDMA1_GB_ADDW_CONFIG_WEAD__NUM_BANKS__SHIFT                                                           0xc
#define SDMA1_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES__SHIFT                                                  0x13
#define SDMA1_GB_ADDW_CONFIG_WEAD__NUM_PIPES_MASK                                                             0x00000007W
#define SDMA1_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE_MASK                                                  0x00000038W
#define SDMA1_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE_MASK                                                  0x00000700W
#define SDMA1_GB_ADDW_CONFIG_WEAD__NUM_BANKS_MASK                                                             0x00007000W
#define SDMA1_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES_MASK                                                    0x00180000W
//SDMA1_WB_WPTW_FETCH_HI
#define SDMA1_WB_WPTW_FETCH_HI__OFFSET__SHIFT                                                                 0x0
#define SDMA1_WB_WPTW_FETCH_HI__OFFSET_MASK                                                                   0xFFFFFFFFW
//SDMA1_SEM_WAIT_FAIW_TIMEW_CNTW
#define SDMA1_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW__SHIFT                                                          0x0
#define SDMA1_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW_MASK                                                            0xFFFFFFFFW
//SDMA1_WB_WPTW_FETCH
#define SDMA1_WB_WPTW_FETCH__OFFSET__SHIFT                                                                    0x2
#define SDMA1_WB_WPTW_FETCH__OFFSET_MASK                                                                      0xFFFFFFFCW
//SDMA1_IB_OFFSET_FETCH
#define SDMA1_IB_OFFSET_FETCH__OFFSET__SHIFT                                                                  0x2
#define SDMA1_IB_OFFSET_FETCH__OFFSET_MASK                                                                    0x003FFFFCW
//SDMA1_PWOGWAM
#define SDMA1_PWOGWAM__STWEAM__SHIFT                                                                          0x0
#define SDMA1_PWOGWAM__STWEAM_MASK                                                                            0xFFFFFFFFW
//SDMA1_STATUS_WEG
#define SDMA1_STATUS_WEG__IDWE__SHIFT                                                                         0x0
#define SDMA1_STATUS_WEG__WEG_IDWE__SHIFT                                                                     0x1
#define SDMA1_STATUS_WEG__WB_EMPTY__SHIFT                                                                     0x2
#define SDMA1_STATUS_WEG__WB_FUWW__SHIFT                                                                      0x3
#define SDMA1_STATUS_WEG__WB_CMD_IDWE__SHIFT                                                                  0x4
#define SDMA1_STATUS_WEG__WB_CMD_FUWW__SHIFT                                                                  0x5
#define SDMA1_STATUS_WEG__IB_CMD_IDWE__SHIFT                                                                  0x6
#define SDMA1_STATUS_WEG__IB_CMD_FUWW__SHIFT                                                                  0x7
#define SDMA1_STATUS_WEG__BWOCK_IDWE__SHIFT                                                                   0x8
#define SDMA1_STATUS_WEG__INSIDE_IB__SHIFT                                                                    0x9
#define SDMA1_STATUS_WEG__EX_IDWE__SHIFT                                                                      0xa
#define SDMA1_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE__SHIFT                                                    0xb
#define SDMA1_STATUS_WEG__PACKET_WEADY__SHIFT                                                                 0xc
#define SDMA1_STATUS_WEG__MC_WW_IDWE__SHIFT                                                                   0xd
#define SDMA1_STATUS_WEG__SWBM_IDWE__SHIFT                                                                    0xe
#define SDMA1_STATUS_WEG__CONTEXT_EMPTY__SHIFT                                                                0xf
#define SDMA1_STATUS_WEG__DEWTA_WPTW_FUWW__SHIFT                                                              0x10
#define SDMA1_STATUS_WEG__WB_MC_WWEQ_IDWE__SHIFT                                                              0x11
#define SDMA1_STATUS_WEG__IB_MC_WWEQ_IDWE__SHIFT                                                              0x12
#define SDMA1_STATUS_WEG__MC_WD_IDWE__SHIFT                                                                   0x13
#define SDMA1_STATUS_WEG__DEWTA_WPTW_EMPTY__SHIFT                                                             0x14
#define SDMA1_STATUS_WEG__MC_WD_WET_STAWW__SHIFT                                                              0x15
#define SDMA1_STATUS_WEG__MC_WD_NO_POWW_IDWE__SHIFT                                                           0x16
#define SDMA1_STATUS_WEG__PWEV_CMD_IDWE__SHIFT                                                                0x19
#define SDMA1_STATUS_WEG__SEM_IDWE__SHIFT                                                                     0x1a
#define SDMA1_STATUS_WEG__SEM_WEQ_STAWW__SHIFT                                                                0x1b
#define SDMA1_STATUS_WEG__SEM_WESP_STATE__SHIFT                                                               0x1c
#define SDMA1_STATUS_WEG__INT_IDWE__SHIFT                                                                     0x1e
#define SDMA1_STATUS_WEG__INT_WEQ_STAWW__SHIFT                                                                0x1f
#define SDMA1_STATUS_WEG__IDWE_MASK                                                                           0x00000001W
#define SDMA1_STATUS_WEG__WEG_IDWE_MASK                                                                       0x00000002W
#define SDMA1_STATUS_WEG__WB_EMPTY_MASK                                                                       0x00000004W
#define SDMA1_STATUS_WEG__WB_FUWW_MASK                                                                        0x00000008W
#define SDMA1_STATUS_WEG__WB_CMD_IDWE_MASK                                                                    0x00000010W
#define SDMA1_STATUS_WEG__WB_CMD_FUWW_MASK                                                                    0x00000020W
#define SDMA1_STATUS_WEG__IB_CMD_IDWE_MASK                                                                    0x00000040W
#define SDMA1_STATUS_WEG__IB_CMD_FUWW_MASK                                                                    0x00000080W
#define SDMA1_STATUS_WEG__BWOCK_IDWE_MASK                                                                     0x00000100W
#define SDMA1_STATUS_WEG__INSIDE_IB_MASK                                                                      0x00000200W
#define SDMA1_STATUS_WEG__EX_IDWE_MASK                                                                        0x00000400W
#define SDMA1_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE_MASK                                                      0x00000800W
#define SDMA1_STATUS_WEG__PACKET_WEADY_MASK                                                                   0x00001000W
#define SDMA1_STATUS_WEG__MC_WW_IDWE_MASK                                                                     0x00002000W
#define SDMA1_STATUS_WEG__SWBM_IDWE_MASK                                                                      0x00004000W
#define SDMA1_STATUS_WEG__CONTEXT_EMPTY_MASK                                                                  0x00008000W
#define SDMA1_STATUS_WEG__DEWTA_WPTW_FUWW_MASK                                                                0x00010000W
#define SDMA1_STATUS_WEG__WB_MC_WWEQ_IDWE_MASK                                                                0x00020000W
#define SDMA1_STATUS_WEG__IB_MC_WWEQ_IDWE_MASK                                                                0x00040000W
#define SDMA1_STATUS_WEG__MC_WD_IDWE_MASK                                                                     0x00080000W
#define SDMA1_STATUS_WEG__DEWTA_WPTW_EMPTY_MASK                                                               0x00100000W
#define SDMA1_STATUS_WEG__MC_WD_WET_STAWW_MASK                                                                0x00200000W
#define SDMA1_STATUS_WEG__MC_WD_NO_POWW_IDWE_MASK                                                             0x00400000W
#define SDMA1_STATUS_WEG__PWEV_CMD_IDWE_MASK                                                                  0x02000000W
#define SDMA1_STATUS_WEG__SEM_IDWE_MASK                                                                       0x04000000W
#define SDMA1_STATUS_WEG__SEM_WEQ_STAWW_MASK                                                                  0x08000000W
#define SDMA1_STATUS_WEG__SEM_WESP_STATE_MASK                                                                 0x30000000W
#define SDMA1_STATUS_WEG__INT_IDWE_MASK                                                                       0x40000000W
#define SDMA1_STATUS_WEG__INT_WEQ_STAWW_MASK                                                                  0x80000000W
//SDMA1_STATUS1_WEG
#define SDMA1_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x0
#define SDMA1_STATUS1_WEG__CE_WW_IDWE__SHIFT                                                                  0x1
#define SDMA1_STATUS1_WEG__CE_SPWIT_IDWE__SHIFT                                                               0x2
#define SDMA1_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x3
#define SDMA1_STATUS1_WEG__CE_OUT_IDWE__SHIFT                                                                 0x4
#define SDMA1_STATUS1_WEG__CE_IN_IDWE__SHIFT                                                                  0x5
#define SDMA1_STATUS1_WEG__CE_DST_IDWE__SHIFT                                                                 0x6
#define SDMA1_STATUS1_WEG__CE_CMD_IDWE__SHIFT                                                                 0x9
#define SDMA1_STATUS1_WEG__CE_AFIFO_FUWW__SHIFT                                                               0xa
#define SDMA1_STATUS1_WEG__CE_INFO_FUWW__SHIFT                                                                0xd
#define SDMA1_STATUS1_WEG__CE_INFO1_FUWW__SHIFT                                                               0xe
#define SDMA1_STATUS1_WEG__EX_STAWT__SHIFT                                                                    0xf
#define SDMA1_STATUS1_WEG__CE_WD_STAWW__SHIFT                                                                 0x11
#define SDMA1_STATUS1_WEG__CE_WW_STAWW__SHIFT                                                                 0x12
#define SDMA1_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000001W
#define SDMA1_STATUS1_WEG__CE_WW_IDWE_MASK                                                                    0x00000002W
#define SDMA1_STATUS1_WEG__CE_SPWIT_IDWE_MASK                                                                 0x00000004W
#define SDMA1_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000008W
#define SDMA1_STATUS1_WEG__CE_OUT_IDWE_MASK                                                                   0x00000010W
#define SDMA1_STATUS1_WEG__CE_IN_IDWE_MASK                                                                    0x00000020W
#define SDMA1_STATUS1_WEG__CE_DST_IDWE_MASK                                                                   0x00000040W
#define SDMA1_STATUS1_WEG__CE_CMD_IDWE_MASK                                                                   0x00000200W
#define SDMA1_STATUS1_WEG__CE_AFIFO_FUWW_MASK                                                                 0x00000400W
#define SDMA1_STATUS1_WEG__CE_INFO_FUWW_MASK                                                                  0x00002000W
#define SDMA1_STATUS1_WEG__CE_INFO1_FUWW_MASK                                                                 0x00004000W
#define SDMA1_STATUS1_WEG__EX_STAWT_MASK                                                                      0x00008000W
#define SDMA1_STATUS1_WEG__CE_WD_STAWW_MASK                                                                   0x00020000W
#define SDMA1_STATUS1_WEG__CE_WW_STAWW_MASK                                                                   0x00040000W
//SDMA1_WD_BUWST_CNTW
#define SDMA1_WD_BUWST_CNTW__WD_BUWST__SHIFT                                                                  0x0
#define SDMA1_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST__SHIFT                                                       0x2
#define SDMA1_WD_BUWST_CNTW__WD_BUWST_MASK                                                                    0x00000003W
#define SDMA1_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST_MASK                                                         0x0000000CW
//SDMA1_HBM_PAGE_CONFIG
#define SDMA1_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT                                                      0x0
#define SDMA1_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK                                                        0x00000003W
//SDMA1_UCODE_CHECKSUM
#define SDMA1_UCODE_CHECKSUM__DATA__SHIFT                                                                     0x0
#define SDMA1_UCODE_CHECKSUM__DATA_MASK                                                                       0xFFFFFFFFW
//SDMA1_F32_CNTW
#define SDMA1_F32_CNTW__HAWT__SHIFT                                                                           0x0
#define SDMA1_F32_CNTW__STEP__SHIFT                                                                           0x1
#define SDMA1_F32_CNTW__WESET__SHIFT                                                                          0x8
#define SDMA1_F32_CNTW__HAWT_MASK                                                                             0x00000001W
#define SDMA1_F32_CNTW__STEP_MASK                                                                             0x00000002W
#define SDMA1_F32_CNTW__WESET_MASK                                                                            0x00000100W
//SDMA1_FWEEZE
#define SDMA1_FWEEZE__PWEEMPT__SHIFT                                                                          0x0
#define SDMA1_FWEEZE__FWEEZE__SHIFT                                                                           0x4
#define SDMA1_FWEEZE__FWOZEN__SHIFT                                                                           0x5
#define SDMA1_FWEEZE__F32_FWEEZE__SHIFT                                                                       0x6
#define SDMA1_FWEEZE__PWEEMPT_MASK                                                                            0x00000001W
#define SDMA1_FWEEZE__FWEEZE_MASK                                                                             0x00000010W
#define SDMA1_FWEEZE__FWOZEN_MASK                                                                             0x00000020W
#define SDMA1_FWEEZE__F32_FWEEZE_MASK                                                                         0x00000040W
//SDMA1_PHASE0_QUANTUM
#define SDMA1_PHASE0_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA1_PHASE0_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA1_PHASE0_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA1_PHASE0_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA1_PHASE0_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA1_PHASE0_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA1_PHASE1_QUANTUM
#define SDMA1_PHASE1_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA1_PHASE1_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA1_PHASE1_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA1_PHASE1_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA1_PHASE1_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA1_PHASE1_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//CC_SDMA1_EDC_CONFIG
#define CC_SDMA1_EDC_CONFIG__DIS_EDC__SHIFT                                                                   0x1
#define CC_SDMA1_EDC_CONFIG__DIS_EDC_MASK                                                                     0x00000002W
//SDMA1_BA_THWESHOWD
#define SDMA1_BA_THWESHOWD__WEAD_THWES__SHIFT                                                                 0x0
#define SDMA1_BA_THWESHOWD__WWITE_THWES__SHIFT                                                                0x10
#define SDMA1_BA_THWESHOWD__WEAD_THWES_MASK                                                                   0x000003FFW
#define SDMA1_BA_THWESHOWD__WWITE_THWES_MASK                                                                  0x03FF0000W
//SDMA1_ID
#define SDMA1_ID__DEVICE_ID__SHIFT                                                                            0x0
#define SDMA1_ID__DEVICE_ID_MASK                                                                              0x000000FFW
//SDMA1_VEWSION
#define SDMA1_VEWSION__MINVEW__SHIFT                                                                          0x0
#define SDMA1_VEWSION__MAJVEW__SHIFT                                                                          0x8
#define SDMA1_VEWSION__WEV__SHIFT                                                                             0x10
#define SDMA1_VEWSION__MINVEW_MASK                                                                            0x0000007FW
#define SDMA1_VEWSION__MAJVEW_MASK                                                                            0x00007F00W
#define SDMA1_VEWSION__WEV_MASK                                                                               0x003F0000W
//SDMA1_EDC_COUNTEW
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED__SHIFT                                                    0x0
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED__SHIFT                                                    0x2
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED__SHIFT                                                    0x4
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED__SHIFT                                                    0x6
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED__SHIFT                                                    0x8
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED__SHIFT                                                    0xa
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED__SHIFT                                                    0xc
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED__SHIFT                                                    0xe
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED__SHIFT                                                    0x10
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED__SHIFT                                                    0x12
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED__SHIFT                                                   0x14
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED__SHIFT                                                   0x16
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED__SHIFT                                                   0x18
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED__SHIFT                                                   0x1a
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED__SHIFT                                                   0x1c
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED__SHIFT                                                   0x1e
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED_MASK                                                      0x00000003W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED_MASK                                                      0x0000000CW
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED_MASK                                                      0x00000030W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED_MASK                                                      0x000000C0W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED_MASK                                                      0x00000300W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED_MASK                                                      0x00000C00W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED_MASK                                                      0x00003000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED_MASK                                                      0x0000C000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED_MASK                                                      0x00030000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED_MASK                                                      0x000C0000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED_MASK                                                     0x00300000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED_MASK                                                     0x00C00000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED_MASK                                                     0x03000000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED_MASK                                                     0x0C000000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED_MASK                                                     0x30000000W
#define SDMA1_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED_MASK                                                     0xC0000000W
//SDMA1_EDC_COUNTEW2
#define SDMA1_EDC_COUNTEW2__SDMA_UCODE_BUF_SED__SHIFT                                                         0x0
#define SDMA1_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED__SHIFT                                                        0x2
#define SDMA1_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED__SHIFT                                                        0x4
#define SDMA1_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED__SHIFT                                                     0x6
#define SDMA1_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED__SHIFT                                                  0x8
#define SDMA1_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED__SHIFT                                                     0xa
#define SDMA1_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED__SHIFT                                                     0xc
#define SDMA1_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED__SHIFT                                                    0xe
#define SDMA1_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED__SHIFT                                                   0x10
#define SDMA1_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED__SHIFT                                                      0x12
#define SDMA1_EDC_COUNTEW2__SDMA_UCODE_BUF_SED_MASK                                                           0x00000003W
#define SDMA1_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED_MASK                                                          0x0000000CW
#define SDMA1_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED_MASK                                                          0x00000030W
#define SDMA1_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED_MASK                                                       0x000000C0W
#define SDMA1_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED_MASK                                                    0x00000300W
#define SDMA1_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED_MASK                                                       0x00000C00W
#define SDMA1_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED_MASK                                                       0x00003000W
#define SDMA1_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED_MASK                                                      0x0000C000W
#define SDMA1_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED_MASK                                                     0x00030000W
#define SDMA1_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED_MASK                                                        0x000C0000W
//SDMA1_STATUS2_WEG
#define SDMA1_STATUS2_WEG__ID__SHIFT                                                                          0x0
#define SDMA1_STATUS2_WEG__F32_INSTW_PTW__SHIFT                                                               0x3
#define SDMA1_STATUS2_WEG__CMD_OP__SHIFT                                                                      0x10
#define SDMA1_STATUS2_WEG__ID_MASK                                                                            0x00000007W
#define SDMA1_STATUS2_WEG__F32_INSTW_PTW_MASK                                                                 0x0000FFF8W
#define SDMA1_STATUS2_WEG__CMD_OP_MASK                                                                        0xFFFF0000W
//SDMA1_ATOMIC_CNTW
#define SDMA1_ATOMIC_CNTW__WOOP_TIMEW__SHIFT                                                                  0x0
#define SDMA1_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE__SHIFT                                                       0x1f
#define SDMA1_ATOMIC_CNTW__WOOP_TIMEW_MASK                                                                    0x7FFFFFFFW
#define SDMA1_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE_MASK                                                         0x80000000W
//SDMA1_ATOMIC_PWEOP_WO
#define SDMA1_ATOMIC_PWEOP_WO__DATA__SHIFT                                                                    0x0
#define SDMA1_ATOMIC_PWEOP_WO__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA1_ATOMIC_PWEOP_HI
#define SDMA1_ATOMIC_PWEOP_HI__DATA__SHIFT                                                                    0x0
#define SDMA1_ATOMIC_PWEOP_HI__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA1_UTCW1_CNTW
#define SDMA1_UTCW1_CNTW__WEDO_ENABWE__SHIFT                                                                  0x0
#define SDMA1_UTCW1_CNTW__WEDO_DEWAY__SHIFT                                                                   0x1
#define SDMA1_UTCW1_CNTW__WEDO_WATEWMK__SHIFT                                                                 0xb
#define SDMA1_UTCW1_CNTW__INVACK_DEWAY__SHIFT                                                                 0xe
#define SDMA1_UTCW1_CNTW__WEQW2_CWEDIT__SHIFT                                                                 0x18
#define SDMA1_UTCW1_CNTW__VADDW_WATEWMK__SHIFT                                                                0x1d
#define SDMA1_UTCW1_CNTW__WEDO_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_UTCW1_CNTW__WEDO_DEWAY_MASK                                                                     0x000007FEW
#define SDMA1_UTCW1_CNTW__WEDO_WATEWMK_MASK                                                                   0x00003800W
#define SDMA1_UTCW1_CNTW__INVACK_DEWAY_MASK                                                                   0x00FFC000W
#define SDMA1_UTCW1_CNTW__WEQW2_CWEDIT_MASK                                                                   0x1F000000W
#define SDMA1_UTCW1_CNTW__VADDW_WATEWMK_MASK                                                                  0xE0000000W
//SDMA1_UTCW1_WATEWMK
#define SDMA1_UTCW1_WATEWMK__WEQ_WATEWMK__SHIFT                                                               0x0
#define SDMA1_UTCW1_WATEWMK__WEQ_DEPTH__SHIFT                                                                 0x3
#define SDMA1_UTCW1_WATEWMK__PAGE_WATEWMK__SHIFT                                                              0x5
#define SDMA1_UTCW1_WATEWMK__INVWEQ_WATEWMK__SHIFT                                                            0x8
#define SDMA1_UTCW1_WATEWMK__WESEWVED__SHIFT                                                                  0x10
#define SDMA1_UTCW1_WATEWMK__WEQ_WATEWMK_MASK                                                                 0x00000007W
#define SDMA1_UTCW1_WATEWMK__WEQ_DEPTH_MASK                                                                   0x00000018W
#define SDMA1_UTCW1_WATEWMK__PAGE_WATEWMK_MASK                                                                0x000000E0W
#define SDMA1_UTCW1_WATEWMK__INVWEQ_WATEWMK_MASK                                                              0x0000FF00W
#define SDMA1_UTCW1_WATEWMK__WESEWVED_MASK                                                                    0xFFFF0000W
//SDMA1_UTCW1_WD_STATUS
#define SDMA1_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA1_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA1_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA1_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA1_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA1_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA1_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA1_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA1_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA1_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA1_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA1_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA1_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA1_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA1_UTCW1_WD_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA1_UTCW1_WD_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA1_UTCW1_WD_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA1_UTCW1_WD_STATUS__CE_W1_STAWW__SHIFT                                                             0x15
#define SDMA1_UTCW1_WD_STATUS__NEXT_WD_VECTOW__SHIFT                                                          0x16
#define SDMA1_UTCW1_WD_STATUS__MEWGE_STATE__SHIFT                                                             0x1a
#define SDMA1_UTCW1_WD_STATUS__ADDW_WD_WTW__SHIFT                                                             0x1d
#define SDMA1_UTCW1_WD_STATUS__WPTW_POWWING__SHIFT                                                            0x1e
#define SDMA1_UTCW1_WD_STATUS__INVWEQ_SIZE__SHIFT                                                             0x1f
#define SDMA1_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA1_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA1_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA1_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA1_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA1_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA1_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA1_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA1_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA1_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA1_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA1_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA1_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA1_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA1_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA1_UTCW1_WD_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA1_UTCW1_WD_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA1_UTCW1_WD_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA1_UTCW1_WD_STATUS__CE_W1_STAWW_MASK                                                               0x00200000W
#define SDMA1_UTCW1_WD_STATUS__NEXT_WD_VECTOW_MASK                                                            0x03C00000W
#define SDMA1_UTCW1_WD_STATUS__MEWGE_STATE_MASK                                                               0x1C000000W
#define SDMA1_UTCW1_WD_STATUS__ADDW_WD_WTW_MASK                                                               0x20000000W
#define SDMA1_UTCW1_WD_STATUS__WPTW_POWWING_MASK                                                              0x40000000W
#define SDMA1_UTCW1_WD_STATUS__INVWEQ_SIZE_MASK                                                               0x80000000W
//SDMA1_UTCW1_WW_STATUS
#define SDMA1_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA1_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA1_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA1_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA1_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA1_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA1_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA1_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA1_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA1_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA1_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA1_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA1_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA1_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA1_UTCW1_WW_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA1_UTCW1_WW_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA1_UTCW1_WW_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA1_UTCW1_WW_STATUS__F32_WW_WTW__SHIFT                                                              0x15
#define SDMA1_UTCW1_WW_STATUS__NEXT_WW_VECTOW__SHIFT                                                          0x16
#define SDMA1_UTCW1_WW_STATUS__MEWGE_STATE__SHIFT                                                             0x19
#define SDMA1_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY__SHIFT                                                    0x1c
#define SDMA1_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW__SHIFT                                                     0x1d
#define SDMA1_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY__SHIFT                                                   0x1e
#define SDMA1_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW__SHIFT                                                    0x1f
#define SDMA1_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA1_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA1_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA1_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA1_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA1_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA1_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA1_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA1_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA1_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA1_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA1_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA1_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA1_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA1_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA1_UTCW1_WW_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA1_UTCW1_WW_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA1_UTCW1_WW_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA1_UTCW1_WW_STATUS__F32_WW_WTW_MASK                                                                0x00200000W
#define SDMA1_UTCW1_WW_STATUS__NEXT_WW_VECTOW_MASK                                                            0x01C00000W
#define SDMA1_UTCW1_WW_STATUS__MEWGE_STATE_MASK                                                               0x0E000000W
#define SDMA1_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY_MASK                                                      0x10000000W
#define SDMA1_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW_MASK                                                       0x20000000W
#define SDMA1_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY_MASK                                                     0x40000000W
#define SDMA1_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW_MASK                                                      0x80000000W
//SDMA1_UTCW1_INV0
#define SDMA1_UTCW1_INV0__INV_MIDDWE__SHIFT                                                                   0x0
#define SDMA1_UTCW1_INV0__WD_TIMEOUT__SHIFT                                                                   0x1
#define SDMA1_UTCW1_INV0__WW_TIMEOUT__SHIFT                                                                   0x2
#define SDMA1_UTCW1_INV0__WD_IN_INVADW__SHIFT                                                                 0x3
#define SDMA1_UTCW1_INV0__WW_IN_INVADW__SHIFT                                                                 0x4
#define SDMA1_UTCW1_INV0__PAGE_NUWW_SW__SHIFT                                                                 0x5
#define SDMA1_UTCW1_INV0__XNACK_IS_INVADW__SHIFT                                                              0x6
#define SDMA1_UTCW1_INV0__INVWEQ_ENABWE__SHIFT                                                                0x7
#define SDMA1_UTCW1_INV0__NACK_TIMEOUT_SW__SHIFT                                                              0x8
#define SDMA1_UTCW1_INV0__NFWUSH_INV_IDWE__SHIFT                                                              0x9
#define SDMA1_UTCW1_INV0__FWUSH_INV_IDWE__SHIFT                                                               0xa
#define SDMA1_UTCW1_INV0__INV_FWUSHTYPE__SHIFT                                                                0xb
#define SDMA1_UTCW1_INV0__INV_VMID_VEC__SHIFT                                                                 0xc
#define SDMA1_UTCW1_INV0__INV_ADDW_HI__SHIFT                                                                  0x1c
#define SDMA1_UTCW1_INV0__INV_MIDDWE_MASK                                                                     0x00000001W
#define SDMA1_UTCW1_INV0__WD_TIMEOUT_MASK                                                                     0x00000002W
#define SDMA1_UTCW1_INV0__WW_TIMEOUT_MASK                                                                     0x00000004W
#define SDMA1_UTCW1_INV0__WD_IN_INVADW_MASK                                                                   0x00000008W
#define SDMA1_UTCW1_INV0__WW_IN_INVADW_MASK                                                                   0x00000010W
#define SDMA1_UTCW1_INV0__PAGE_NUWW_SW_MASK                                                                   0x00000020W
#define SDMA1_UTCW1_INV0__XNACK_IS_INVADW_MASK                                                                0x00000040W
#define SDMA1_UTCW1_INV0__INVWEQ_ENABWE_MASK                                                                  0x00000080W
#define SDMA1_UTCW1_INV0__NACK_TIMEOUT_SW_MASK                                                                0x00000100W
#define SDMA1_UTCW1_INV0__NFWUSH_INV_IDWE_MASK                                                                0x00000200W
#define SDMA1_UTCW1_INV0__FWUSH_INV_IDWE_MASK                                                                 0x00000400W
#define SDMA1_UTCW1_INV0__INV_FWUSHTYPE_MASK                                                                  0x00000800W
#define SDMA1_UTCW1_INV0__INV_VMID_VEC_MASK                                                                   0x0FFFF000W
#define SDMA1_UTCW1_INV0__INV_ADDW_HI_MASK                                                                    0xF0000000W
//SDMA1_UTCW1_INV1
#define SDMA1_UTCW1_INV1__INV_ADDW_WO__SHIFT                                                                  0x0
#define SDMA1_UTCW1_INV1__INV_ADDW_WO_MASK                                                                    0xFFFFFFFFW
//SDMA1_UTCW1_INV2
#define SDMA1_UTCW1_INV2__INV_NFWUSH_VMID_VEC__SHIFT                                                          0x0
#define SDMA1_UTCW1_INV2__INV_NFWUSH_VMID_VEC_MASK                                                            0xFFFFFFFFW
//SDMA1_UTCW1_WD_XNACK0
#define SDMA1_UTCW1_WD_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA1_UTCW1_WD_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA1_UTCW1_WD_XNACK1
#define SDMA1_UTCW1_WD_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA1_UTCW1_WD_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA1_UTCW1_WD_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA1_UTCW1_WD_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA1_UTCW1_WD_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA1_UTCW1_WD_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA1_UTCW1_WD_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA1_UTCW1_WD_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA1_UTCW1_WW_XNACK0
#define SDMA1_UTCW1_WW_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA1_UTCW1_WW_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA1_UTCW1_WW_XNACK1
#define SDMA1_UTCW1_WW_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA1_UTCW1_WW_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA1_UTCW1_WW_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA1_UTCW1_WW_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA1_UTCW1_WW_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA1_UTCW1_WW_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA1_UTCW1_WW_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA1_UTCW1_WW_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA1_UTCW1_TIMEOUT
#define SDMA1_UTCW1_TIMEOUT__WD_XNACK_WIMIT__SHIFT                                                            0x0
#define SDMA1_UTCW1_TIMEOUT__WW_XNACK_WIMIT__SHIFT                                                            0x10
#define SDMA1_UTCW1_TIMEOUT__WD_XNACK_WIMIT_MASK                                                              0x0000FFFFW
#define SDMA1_UTCW1_TIMEOUT__WW_XNACK_WIMIT_MASK                                                              0xFFFF0000W
//SDMA1_UTCW1_PAGE
#define SDMA1_UTCW1_PAGE__VM_HOWE__SHIFT                                                                      0x0
#define SDMA1_UTCW1_PAGE__WEQ_TYPE__SHIFT                                                                     0x1
#define SDMA1_UTCW1_PAGE__USE_MTYPE__SHIFT                                                                    0x6
#define SDMA1_UTCW1_PAGE__USE_PT_SNOOP__SHIFT                                                                 0x9
#define SDMA1_UTCW1_PAGE__VM_HOWE_MASK                                                                        0x00000001W
#define SDMA1_UTCW1_PAGE__WEQ_TYPE_MASK                                                                       0x0000001EW
#define SDMA1_UTCW1_PAGE__USE_MTYPE_MASK                                                                      0x000001C0W
#define SDMA1_UTCW1_PAGE__USE_PT_SNOOP_MASK                                                                   0x00000200W
//SDMA1_POWEW_CNTW_IDWE
#define SDMA1_POWEW_CNTW_IDWE__DEWAY0__SHIFT                                                                  0x0
#define SDMA1_POWEW_CNTW_IDWE__DEWAY1__SHIFT                                                                  0x10
#define SDMA1_POWEW_CNTW_IDWE__DEWAY2__SHIFT                                                                  0x18
#define SDMA1_POWEW_CNTW_IDWE__DEWAY0_MASK                                                                    0x0000FFFFW
#define SDMA1_POWEW_CNTW_IDWE__DEWAY1_MASK                                                                    0x00FF0000W
#define SDMA1_POWEW_CNTW_IDWE__DEWAY2_MASK                                                                    0xFF000000W
//SDMA1_WEWAX_OWDEWING_WUT
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED0__SHIFT                                                            0x0
#define SDMA1_WEWAX_OWDEWING_WUT__COPY__SHIFT                                                                 0x1
#define SDMA1_WEWAX_OWDEWING_WUT__WWITE__SHIFT                                                                0x2
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED3__SHIFT                                                            0x3
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED4__SHIFT                                                            0x4
#define SDMA1_WEWAX_OWDEWING_WUT__FENCE__SHIFT                                                                0x5
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED76__SHIFT                                                           0x6
#define SDMA1_WEWAX_OWDEWING_WUT__POWW_MEM__SHIFT                                                             0x8
#define SDMA1_WEWAX_OWDEWING_WUT__COND_EXE__SHIFT                                                             0x9
#define SDMA1_WEWAX_OWDEWING_WUT__ATOMIC__SHIFT                                                               0xa
#define SDMA1_WEWAX_OWDEWING_WUT__CONST_FIWW__SHIFT                                                           0xb
#define SDMA1_WEWAX_OWDEWING_WUT__PTEPDE__SHIFT                                                               0xc
#define SDMA1_WEWAX_OWDEWING_WUT__TIMESTAMP__SHIFT                                                            0xd
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED__SHIFT                                                             0xe
#define SDMA1_WEWAX_OWDEWING_WUT__WOWWD_SWITCH__SHIFT                                                         0x1b
#define SDMA1_WEWAX_OWDEWING_WUT__WPTW_WWB__SHIFT                                                             0x1c
#define SDMA1_WEWAX_OWDEWING_WUT__WPTW_POWW__SHIFT                                                            0x1d
#define SDMA1_WEWAX_OWDEWING_WUT__IB_FETCH__SHIFT                                                             0x1e
#define SDMA1_WEWAX_OWDEWING_WUT__WB_FETCH__SHIFT                                                             0x1f
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED0_MASK                                                              0x00000001W
#define SDMA1_WEWAX_OWDEWING_WUT__COPY_MASK                                                                   0x00000002W
#define SDMA1_WEWAX_OWDEWING_WUT__WWITE_MASK                                                                  0x00000004W
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED3_MASK                                                              0x00000008W
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED4_MASK                                                              0x00000010W
#define SDMA1_WEWAX_OWDEWING_WUT__FENCE_MASK                                                                  0x00000020W
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED76_MASK                                                             0x000000C0W
#define SDMA1_WEWAX_OWDEWING_WUT__POWW_MEM_MASK                                                               0x00000100W
#define SDMA1_WEWAX_OWDEWING_WUT__COND_EXE_MASK                                                               0x00000200W
#define SDMA1_WEWAX_OWDEWING_WUT__ATOMIC_MASK                                                                 0x00000400W
#define SDMA1_WEWAX_OWDEWING_WUT__CONST_FIWW_MASK                                                             0x00000800W
#define SDMA1_WEWAX_OWDEWING_WUT__PTEPDE_MASK                                                                 0x00001000W
#define SDMA1_WEWAX_OWDEWING_WUT__TIMESTAMP_MASK                                                              0x00002000W
#define SDMA1_WEWAX_OWDEWING_WUT__WESEWVED_MASK                                                               0x07FFC000W
#define SDMA1_WEWAX_OWDEWING_WUT__WOWWD_SWITCH_MASK                                                           0x08000000W
#define SDMA1_WEWAX_OWDEWING_WUT__WPTW_WWB_MASK                                                               0x10000000W
#define SDMA1_WEWAX_OWDEWING_WUT__WPTW_POWW_MASK                                                              0x20000000W
#define SDMA1_WEWAX_OWDEWING_WUT__IB_FETCH_MASK                                                               0x40000000W
#define SDMA1_WEWAX_OWDEWING_WUT__WB_FETCH_MASK                                                               0x80000000W
//SDMA1_CHICKEN_BITS_2
#define SDMA1_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY__SHIFT                                                       0x0
#define SDMA1_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN__SHIFT                                                     0x4
#define SDMA1_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY_MASK                                                         0x0000000FW
#define SDMA1_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN_MASK                                                       0x00000010W
//SDMA1_STATUS3_WEG
#define SDMA1_STATUS3_WEG__CMD_OP_STATUS__SHIFT                                                               0x0
#define SDMA1_STATUS3_WEG__PWEV_VM_CMD__SHIFT                                                                 0x10
#define SDMA1_STATUS3_WEG__EXCEPTION_IDWE__SHIFT                                                              0x14
#define SDMA1_STATUS3_WEG__QUEUE_ID_MATCH__SHIFT                                                              0x15
#define SDMA1_STATUS3_WEG__INT_QUEUE_ID__SHIFT                                                                0x16
#define SDMA1_STATUS3_WEG__CMD_OP_STATUS_MASK                                                                 0x0000FFFFW
#define SDMA1_STATUS3_WEG__PWEV_VM_CMD_MASK                                                                   0x000F0000W
#define SDMA1_STATUS3_WEG__EXCEPTION_IDWE_MASK                                                                0x00100000W
#define SDMA1_STATUS3_WEG__QUEUE_ID_MATCH_MASK                                                                0x00200000W
#define SDMA1_STATUS3_WEG__INT_QUEUE_ID_MASK                                                                  0x03C00000W
//SDMA1_PHYSICAW_ADDW_WO
#define SDMA1_PHYSICAW_ADDW_WO__D_VAWID__SHIFT                                                                0x0
#define SDMA1_PHYSICAW_ADDW_WO__DIWTY__SHIFT                                                                  0x1
#define SDMA1_PHYSICAW_ADDW_WO__PHY_VAWID__SHIFT                                                              0x2
#define SDMA1_PHYSICAW_ADDW_WO__ADDW__SHIFT                                                                   0xc
#define SDMA1_PHYSICAW_ADDW_WO__D_VAWID_MASK                                                                  0x00000001W
#define SDMA1_PHYSICAW_ADDW_WO__DIWTY_MASK                                                                    0x00000002W
#define SDMA1_PHYSICAW_ADDW_WO__PHY_VAWID_MASK                                                                0x00000004W
#define SDMA1_PHYSICAW_ADDW_WO__ADDW_MASK                                                                     0xFFFFF000W
//SDMA1_PHYSICAW_ADDW_HI
#define SDMA1_PHYSICAW_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_PHYSICAW_ADDW_HI__ADDW_MASK                                                                     0x0000FFFFW
//SDMA1_PHASE2_QUANTUM
#define SDMA1_PHASE2_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA1_PHASE2_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA1_PHASE2_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA1_PHASE2_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA1_PHASE2_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA1_PHASE2_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA1_EWWOW_WOG
#define SDMA1_EWWOW_WOG__OVEWWIDE__SHIFT                                                                      0x0
#define SDMA1_EWWOW_WOG__STATUS__SHIFT                                                                        0x10
#define SDMA1_EWWOW_WOG__OVEWWIDE_MASK                                                                        0x0000FFFFW
#define SDMA1_EWWOW_WOG__STATUS_MASK                                                                          0xFFFF0000W
//SDMA1_PUB_DUMMY_WEG0
#define SDMA1_PUB_DUMMY_WEG0__VAWUE__SHIFT                                                                    0x0
#define SDMA1_PUB_DUMMY_WEG0__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA1_PUB_DUMMY_WEG1
#define SDMA1_PUB_DUMMY_WEG1__VAWUE__SHIFT                                                                    0x0
#define SDMA1_PUB_DUMMY_WEG1__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA1_PUB_DUMMY_WEG2
#define SDMA1_PUB_DUMMY_WEG2__VAWUE__SHIFT                                                                    0x0
#define SDMA1_PUB_DUMMY_WEG2__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA1_PUB_DUMMY_WEG3
#define SDMA1_PUB_DUMMY_WEG3__VAWUE__SHIFT                                                                    0x0
#define SDMA1_PUB_DUMMY_WEG3__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA1_F32_COUNTEW
#define SDMA1_F32_COUNTEW__VAWUE__SHIFT                                                                       0x0
#define SDMA1_F32_COUNTEW__VAWUE_MASK                                                                         0xFFFFFFFFW
//SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT__SHIFT                                       0x0
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW__SHIFT                                             0x8
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW__SHIFT                                              0x10
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY__SHIFT                                                0x18
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW__SHIFT                                                 0x19
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE__SHIFT                                      0x1a
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT_MASK                                         0x0000000FW
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW_MASK                                               0x0000FF00W
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW_MASK                                                0x00FF0000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY_MASK                                                  0x01000000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW_MASK                                                   0x02000000W
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE_MASK                                        0x04000000W
//SDMA1_PEWFCNT_MISC_CNTW
#define SDMA1_PEWFCNT_MISC_CNTW__CMD_OP__SHIFT                                                                0x0
#define SDMA1_PEWFCNT_MISC_CNTW__CMD_OP_MASK                                                                  0x0000FFFFW
//SDMA1_PEWFCNT_PEWFCOUNTEW_WO
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO__SHIFT                                                       0x0
#define SDMA1_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO_MASK                                                         0xFFFFFFFFW
//SDMA1_PEWFCNT_PEWFCOUNTEW_HI
#define SDMA1_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI__SHIFT                                                       0x0
#define SDMA1_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE__SHIFT                                                    0x10
#define SDMA1_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI_MASK                                                         0x0000FFFFW
#define SDMA1_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE_MASK                                                      0xFFFF0000W
//SDMA1_CWD_CNTW
#define SDMA1_CWD_CNTW__MC_WWWEQ_CWEDIT__SHIFT                                                                0x7
#define SDMA1_CWD_CNTW__MC_WDWEQ_CWEDIT__SHIFT                                                                0xd
#define SDMA1_CWD_CNTW__MC_WWWEQ_CWEDIT_MASK                                                                  0x00001F80W
#define SDMA1_CWD_CNTW__MC_WDWEQ_CWEDIT_MASK                                                                  0x0007E000W
//SDMA1_UWV_CNTW
#define SDMA1_UWV_CNTW__HYSTEWESIS__SHIFT                                                                     0x0
#define SDMA1_UWV_CNTW__ENTEW_UWV_INT_CWW__SHIFT                                                              0x1b
#define SDMA1_UWV_CNTW__EXIT_UWV_INT_CWW__SHIFT                                                               0x1c
#define SDMA1_UWV_CNTW__ENTEW_UWV_INT__SHIFT                                                                  0x1d
#define SDMA1_UWV_CNTW__EXIT_UWV_INT__SHIFT                                                                   0x1e
#define SDMA1_UWV_CNTW__UWV_STATUS__SHIFT                                                                     0x1f
#define SDMA1_UWV_CNTW__HYSTEWESIS_MASK                                                                       0x0000001FW
#define SDMA1_UWV_CNTW__ENTEW_UWV_INT_CWW_MASK                                                                0x08000000W
#define SDMA1_UWV_CNTW__EXIT_UWV_INT_CWW_MASK                                                                 0x10000000W
#define SDMA1_UWV_CNTW__ENTEW_UWV_INT_MASK                                                                    0x20000000W
#define SDMA1_UWV_CNTW__EXIT_UWV_INT_MASK                                                                     0x40000000W
#define SDMA1_UWV_CNTW__UWV_STATUS_MASK                                                                       0x80000000W
//SDMA1_EA_DBIT_ADDW_DATA
#define SDMA1_EA_DBIT_ADDW_DATA__VAWUE__SHIFT                                                                 0x0
#define SDMA1_EA_DBIT_ADDW_DATA__VAWUE_MASK                                                                   0xFFFFFFFFW
//SDMA1_EA_DBIT_ADDW_INDEX
#define SDMA1_EA_DBIT_ADDW_INDEX__VAWUE__SHIFT                                                                0x0
#define SDMA1_EA_DBIT_ADDW_INDEX__VAWUE_MASK                                                                  0x00000007W
//SDMA1_STATUS4_WEG
#define SDMA1_STATUS4_WEG__IDWE__SHIFT                                                                        0x0
#define SDMA1_STATUS4_WEG__IH_OUTSTANDING__SHIFT                                                              0x2
#define SDMA1_STATUS4_WEG__SEM_OUTSTANDING__SHIFT                                                             0x3
#define SDMA1_STATUS4_WEG__MMHUB_WD_OUTSTANDING__SHIFT                                                        0x4
#define SDMA1_STATUS4_WEG__MMHUB_WW_OUTSTANDING__SHIFT                                                        0x5
#define SDMA1_STATUS4_WEG__UTCW2_WD_OUTSTANDING__SHIFT                                                        0x6
#define SDMA1_STATUS4_WEG__UTCW2_WW_OUTSTANDING__SHIFT                                                        0x7
#define SDMA1_STATUS4_WEG__WEG_POWWING__SHIFT                                                                 0x8
#define SDMA1_STATUS4_WEG__MEM_POWWING__SHIFT                                                                 0x9
#define SDMA1_STATUS4_WEG__UTCW2_WD_XNACK__SHIFT                                                              0xa
#define SDMA1_STATUS4_WEG__UTCW2_WW_XNACK__SHIFT                                                              0xc
#define SDMA1_STATUS4_WEG__ACTIVE_QUEUE_ID__SHIFT                                                             0xe
#define SDMA1_STATUS4_WEG__SWIOV_WATING_WWCV_CMD__SHIFT                                                       0x12
#define SDMA1_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD__SHIFT                                                    0x13
#define SDMA1_STATUS4_WEG__IDWE_MASK                                                                          0x00000001W
#define SDMA1_STATUS4_WEG__IH_OUTSTANDING_MASK                                                                0x00000004W
#define SDMA1_STATUS4_WEG__SEM_OUTSTANDING_MASK                                                               0x00000008W
#define SDMA1_STATUS4_WEG__MMHUB_WD_OUTSTANDING_MASK                                                          0x00000010W
#define SDMA1_STATUS4_WEG__MMHUB_WW_OUTSTANDING_MASK                                                          0x00000020W
#define SDMA1_STATUS4_WEG__UTCW2_WD_OUTSTANDING_MASK                                                          0x00000040W
#define SDMA1_STATUS4_WEG__UTCW2_WW_OUTSTANDING_MASK                                                          0x00000080W
#define SDMA1_STATUS4_WEG__WEG_POWWING_MASK                                                                   0x00000100W
#define SDMA1_STATUS4_WEG__MEM_POWWING_MASK                                                                   0x00000200W
#define SDMA1_STATUS4_WEG__UTCW2_WD_XNACK_MASK                                                                0x00000C00W
#define SDMA1_STATUS4_WEG__UTCW2_WW_XNACK_MASK                                                                0x00003000W
#define SDMA1_STATUS4_WEG__ACTIVE_QUEUE_ID_MASK                                                               0x0003C000W
#define SDMA1_STATUS4_WEG__SWIOV_WATING_WWCV_CMD_MASK                                                         0x00040000W
#define SDMA1_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD_MASK                                                      0x00080000W
//SDMA1_SCWATCH_WAM_DATA
#define SDMA1_SCWATCH_WAM_DATA__DATA__SHIFT                                                                   0x0
#define SDMA1_SCWATCH_WAM_DATA__DATA_MASK                                                                     0xFFFFFFFFW
//SDMA1_SCWATCH_WAM_ADDW
#define SDMA1_SCWATCH_WAM_ADDW__ADDW__SHIFT                                                                   0x0
#define SDMA1_SCWATCH_WAM_ADDW__ADDW_MASK                                                                     0x0000007FW
//SDMA1_CE_CTWW
#define SDMA1_CE_CTWW__WD_WUT_WATEWMAWK__SHIFT                                                                0x0
#define SDMA1_CE_CTWW__WD_WUT_DEPTH__SHIFT                                                                    0x3
#define SDMA1_CE_CTWW__WW_AFIFO_WATEWMAWK__SHIFT                                                              0x5
#define SDMA1_CE_CTWW__WESEWVED__SHIFT                                                                        0x8
#define SDMA1_CE_CTWW__WD_WUT_WATEWMAWK_MASK                                                                  0x00000007W
#define SDMA1_CE_CTWW__WD_WUT_DEPTH_MASK                                                                      0x00000018W
#define SDMA1_CE_CTWW__WW_AFIFO_WATEWMAWK_MASK                                                                0x000000E0W
#define SDMA1_CE_CTWW__WESEWVED_MASK                                                                          0xFFFFFF00W
//SDMA1_WAS_STATUS
#define SDMA1_WAS_STATUS__WB_FETCH_ECC__SHIFT                                                                 0x0
#define SDMA1_WAS_STATUS__IB_FETCH_ECC__SHIFT                                                                 0x1
#define SDMA1_WAS_STATUS__F32_DATA_ECC__SHIFT                                                                 0x2
#define SDMA1_WAS_STATUS__SEM_WPTW_ATOMIC_ECC__SHIFT                                                          0x3
#define SDMA1_WAS_STATUS__COPY_DATA_ECC__SHIFT                                                                0x4
#define SDMA1_WAS_STATUS__SWAM_ECC__SHIFT                                                                     0x5
#define SDMA1_WAS_STATUS__WB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x8
#define SDMA1_WAS_STATUS__IB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x9
#define SDMA1_WAS_STATUS__F32_DATA_NACK_GEN_EWW__SHIFT                                                        0xa
#define SDMA1_WAS_STATUS__COPY_DATA_NACK_GEN_EWW__SHIFT                                                       0xb
#define SDMA1_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW__SHIFT                                                      0xc
#define SDMA1_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW__SHIFT                                                0xd
#define SDMA1_WAS_STATUS__WB_FETCH_ECC_MASK                                                                   0x00000001W
#define SDMA1_WAS_STATUS__IB_FETCH_ECC_MASK                                                                   0x00000002W
#define SDMA1_WAS_STATUS__F32_DATA_ECC_MASK                                                                   0x00000004W
#define SDMA1_WAS_STATUS__SEM_WPTW_ATOMIC_ECC_MASK                                                            0x00000008W
#define SDMA1_WAS_STATUS__COPY_DATA_ECC_MASK                                                                  0x00000010W
#define SDMA1_WAS_STATUS__SWAM_ECC_MASK                                                                       0x00000020W
#define SDMA1_WAS_STATUS__WB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000100W
#define SDMA1_WAS_STATUS__IB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000200W
#define SDMA1_WAS_STATUS__F32_DATA_NACK_GEN_EWW_MASK                                                          0x00000400W
#define SDMA1_WAS_STATUS__COPY_DATA_NACK_GEN_EWW_MASK                                                         0x00000800W
#define SDMA1_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW_MASK                                                        0x00001000W
#define SDMA1_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW_MASK                                                  0x00002000W
//SDMA1_CWK_STATUS
#define SDMA1_CWK_STATUS__DYN_CWK__SHIFT                                                                      0x0
#define SDMA1_CWK_STATUS__PTW_CWK__SHIFT                                                                      0x1
#define SDMA1_CWK_STATUS__WEG_CWK__SHIFT                                                                      0x2
#define SDMA1_CWK_STATUS__F32_CWK__SHIFT                                                                      0x3
#define SDMA1_CWK_STATUS__DYN_CWK_MASK                                                                        0x00000001W
#define SDMA1_CWK_STATUS__PTW_CWK_MASK                                                                        0x00000002W
#define SDMA1_CWK_STATUS__WEG_CWK_MASK                                                                        0x00000004W
#define SDMA1_CWK_STATUS__F32_CWK_MASK                                                                        0x00000008W
//SDMA1_GFX_WB_CNTW
#define SDMA1_GFX_WB_CNTW__WB_ENABWE__SHIFT                                                                   0x0
#define SDMA1_GFX_WB_CNTW__WB_SIZE__SHIFT                                                                     0x1
#define SDMA1_GFX_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                              0x9
#define SDMA1_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                       0xc
#define SDMA1_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                  0xd
#define SDMA1_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                        0x10
#define SDMA1_GFX_WB_CNTW__WB_PWIV__SHIFT                                                                     0x17
#define SDMA1_GFX_WB_CNTW__WB_VMID__SHIFT                                                                     0x18
#define SDMA1_GFX_WB_CNTW__WB_ENABWE_MASK                                                                     0x00000001W
#define SDMA1_GFX_WB_CNTW__WB_SIZE_MASK                                                                       0x0000003EW
#define SDMA1_GFX_WB_CNTW__WB_SWAP_ENABWE_MASK                                                                0x00000200W
#define SDMA1_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                         0x00001000W
#define SDMA1_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                    0x00002000W
#define SDMA1_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                          0x001F0000W
#define SDMA1_GFX_WB_CNTW__WB_PWIV_MASK                                                                       0x00800000W
#define SDMA1_GFX_WB_CNTW__WB_VMID_MASK                                                                       0x0F000000W
//SDMA1_GFX_WB_BASE
#define SDMA1_GFX_WB_BASE__ADDW__SHIFT                                                                        0x0
#define SDMA1_GFX_WB_BASE__ADDW_MASK                                                                          0xFFFFFFFFW
//SDMA1_GFX_WB_BASE_HI
#define SDMA1_GFX_WB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA1_GFX_WB_BASE_HI__ADDW_MASK                                                                       0x00FFFFFFW
//SDMA1_GFX_WB_WPTW
#define SDMA1_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA1_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW_HI
#define SDMA1_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA1_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW
#define SDMA1_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA1_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW_HI
#define SDMA1_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA1_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW_POWW_CNTW
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                            0x0
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                       0x1
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                   0x2
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                         0x4
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                   0x10
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                              0x00000001W
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                         0x00000002W
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                     0x00000004W
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                           0x0000FFF0W
#define SDMA1_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                     0xFFFF0000W
//SDMA1_GFX_WB_WPTW_ADDW_HI
#define SDMA1_GFX_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                                0x0
#define SDMA1_GFX_WB_WPTW_ADDW_HI__ADDW_MASK                                                                  0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW_ADDW_WO
#define SDMA1_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                        0x0
#define SDMA1_GFX_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                                0x2
#define SDMA1_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                          0x00000001W
#define SDMA1_GFX_WB_WPTW_ADDW_WO__ADDW_MASK                                                                  0xFFFFFFFCW
//SDMA1_GFX_IB_CNTW
#define SDMA1_GFX_IB_CNTW__IB_ENABWE__SHIFT                                                                   0x0
#define SDMA1_GFX_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                              0x4
#define SDMA1_GFX_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                            0x8
#define SDMA1_GFX_IB_CNTW__CMD_VMID__SHIFT                                                                    0x10
#define SDMA1_GFX_IB_CNTW__IB_ENABWE_MASK                                                                     0x00000001W
#define SDMA1_GFX_IB_CNTW__IB_SWAP_ENABWE_MASK                                                                0x00000010W
#define SDMA1_GFX_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                              0x00000100W
#define SDMA1_GFX_IB_CNTW__CMD_VMID_MASK                                                                      0x000F0000W
//SDMA1_GFX_IB_WPTW
#define SDMA1_GFX_IB_WPTW__OFFSET__SHIFT                                                                      0x2
#define SDMA1_GFX_IB_WPTW__OFFSET_MASK                                                                        0x003FFFFCW
//SDMA1_GFX_IB_OFFSET
#define SDMA1_GFX_IB_OFFSET__OFFSET__SHIFT                                                                    0x2
#define SDMA1_GFX_IB_OFFSET__OFFSET_MASK                                                                      0x003FFFFCW
//SDMA1_GFX_IB_BASE_WO
#define SDMA1_GFX_IB_BASE_WO__ADDW__SHIFT                                                                     0x5
#define SDMA1_GFX_IB_BASE_WO__ADDW_MASK                                                                       0xFFFFFFE0W
//SDMA1_GFX_IB_BASE_HI
#define SDMA1_GFX_IB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA1_GFX_IB_BASE_HI__ADDW_MASK                                                                       0xFFFFFFFFW
//SDMA1_GFX_IB_SIZE
#define SDMA1_GFX_IB_SIZE__SIZE__SHIFT                                                                        0x0
#define SDMA1_GFX_IB_SIZE__SIZE_MASK                                                                          0x000FFFFFW
//SDMA1_GFX_SKIP_CNTW
#define SDMA1_GFX_SKIP_CNTW__SKIP_COUNT__SHIFT                                                                0x0
#define SDMA1_GFX_SKIP_CNTW__SKIP_COUNT_MASK                                                                  0x000FFFFFW
//SDMA1_GFX_CONTEXT_STATUS
#define SDMA1_GFX_CONTEXT_STATUS__SEWECTED__SHIFT                                                             0x0
#define SDMA1_GFX_CONTEXT_STATUS__IDWE__SHIFT                                                                 0x2
#define SDMA1_GFX_CONTEXT_STATUS__EXPIWED__SHIFT                                                              0x3
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT                                                            0x4
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                           0x7
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                          0x8
#define SDMA1_GFX_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                            0x9
#define SDMA1_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                      0xa
#define SDMA1_GFX_CONTEXT_STATUS__SEWECTED_MASK                                                               0x00000001W
#define SDMA1_GFX_CONTEXT_STATUS__IDWE_MASK                                                                   0x00000004W
#define SDMA1_GFX_CONTEXT_STATUS__EXPIWED_MASK                                                                0x00000008W
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION_MASK                                                              0x00000070W
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                             0x00000080W
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                            0x00000100W
#define SDMA1_GFX_CONTEXT_STATUS__PWEEMPTED_MASK                                                              0x00000200W
#define SDMA1_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                        0x00000400W
//SDMA1_GFX_DOOWBEWW
#define SDMA1_GFX_DOOWBEWW__ENABWE__SHIFT                                                                     0x1c
#define SDMA1_GFX_DOOWBEWW__CAPTUWED__SHIFT                                                                   0x1e
#define SDMA1_GFX_DOOWBEWW__ENABWE_MASK                                                                       0x10000000W
#define SDMA1_GFX_DOOWBEWW__CAPTUWED_MASK                                                                     0x40000000W
//SDMA1_GFX_CONTEXT_CNTW
#define SDMA1_GFX_CONTEXT_CNTW__WESUME_CTX__SHIFT                                                             0x10
#define SDMA1_GFX_CONTEXT_CNTW__SESSION_SEW__SHIFT                                                            0x18
#define SDMA1_GFX_CONTEXT_CNTW__WESUME_CTX_MASK                                                               0x00010000W
#define SDMA1_GFX_CONTEXT_CNTW__SESSION_SEW_MASK                                                              0x0F000000W
//SDMA1_GFX_STATUS
#define SDMA1_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                       0x0
#define SDMA1_GFX_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                          0x8
#define SDMA1_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                         0x000000FFW
#define SDMA1_GFX_STATUS__WPTW_UPDATE_PENDING_MASK                                                            0x00000100W
//SDMA1_GFX_DOOWBEWW_WOG
#define SDMA1_GFX_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                               0x0
#define SDMA1_GFX_DOOWBEWW_WOG__DATA__SHIFT                                                                   0x2
#define SDMA1_GFX_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                 0x00000001W
#define SDMA1_GFX_DOOWBEWW_WOG__DATA_MASK                                                                     0xFFFFFFFCW
//SDMA1_GFX_WATEWMAWK
#define SDMA1_GFX_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                            0x0
#define SDMA1_GFX_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                            0x10
#define SDMA1_GFX_WATEWMAWK__WD_OUTSTANDING_MASK                                                              0x00000FFFW
#define SDMA1_GFX_WATEWMAWK__WW_OUTSTANDING_MASK                                                              0x03FF0000W
//SDMA1_GFX_DOOWBEWW_OFFSET
#define SDMA1_GFX_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                              0x2
#define SDMA1_GFX_DOOWBEWW_OFFSET__OFFSET_MASK                                                                0x0FFFFFFCW
//SDMA1_GFX_CSA_ADDW_WO
#define SDMA1_GFX_CSA_ADDW_WO__ADDW__SHIFT                                                                    0x2
#define SDMA1_GFX_CSA_ADDW_WO__ADDW_MASK                                                                      0xFFFFFFFCW
//SDMA1_GFX_CSA_ADDW_HI
#define SDMA1_GFX_CSA_ADDW_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_GFX_CSA_ADDW_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_GFX_IB_SUB_WEMAIN
#define SDMA1_GFX_IB_SUB_WEMAIN__SIZE__SHIFT                                                                  0x0
#define SDMA1_GFX_IB_SUB_WEMAIN__SIZE_MASK                                                                    0x000FFFFFW
//SDMA1_GFX_PWEEMPT
#define SDMA1_GFX_PWEEMPT__IB_PWEEMPT__SHIFT                                                                  0x0
#define SDMA1_GFX_PWEEMPT__IB_PWEEMPT_MASK                                                                    0x00000001W
//SDMA1_GFX_DUMMY_WEG
#define SDMA1_GFX_DUMMY_WEG__DUMMY__SHIFT                                                                     0x0
#define SDMA1_GFX_DUMMY_WEG__DUMMY_MASK                                                                       0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW_POWW_ADDW_HI
#define SDMA1_GFX_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                           0x0
#define SDMA1_GFX_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                             0xFFFFFFFFW
//SDMA1_GFX_WB_WPTW_POWW_ADDW_WO
#define SDMA1_GFX_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                           0x2
#define SDMA1_GFX_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                             0xFFFFFFFCW
//SDMA1_GFX_WB_AQW_CNTW
#define SDMA1_GFX_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                              0x0
#define SDMA1_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                         0x1
#define SDMA1_GFX_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                             0x8
#define SDMA1_GFX_WB_AQW_CNTW__AQW_ENABWE_MASK                                                                0x00000001W
#define SDMA1_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                           0x000000FEW
#define SDMA1_GFX_WB_AQW_CNTW__PACKET_STEP_MASK                                                               0x0000FF00W
//SDMA1_GFX_MINOW_PTW_UPDATE
#define SDMA1_GFX_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                             0x0
#define SDMA1_GFX_MINOW_PTW_UPDATE__ENABWE_MASK                                                               0x00000001W
//SDMA1_GFX_MIDCMD_DATA0
#define SDMA1_GFX_MIDCMD_DATA0__DATA0__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA0__DATA0_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA1
#define SDMA1_GFX_MIDCMD_DATA1__DATA1__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA1__DATA1_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA2
#define SDMA1_GFX_MIDCMD_DATA2__DATA2__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA2__DATA2_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA3
#define SDMA1_GFX_MIDCMD_DATA3__DATA3__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA3__DATA3_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA4
#define SDMA1_GFX_MIDCMD_DATA4__DATA4__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA4__DATA4_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA5
#define SDMA1_GFX_MIDCMD_DATA5__DATA5__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA6
#define SDMA1_GFX_MIDCMD_DATA6__DATA6__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA6__DATA6_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA7
#define SDMA1_GFX_MIDCMD_DATA7__DATA7__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA7__DATA7_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA8
#define SDMA1_GFX_MIDCMD_DATA8__DATA8__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA8__DATA8_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA9
#define SDMA1_GFX_MIDCMD_DATA9__DATA9__SHIFT                                                                  0x0
#define SDMA1_GFX_MIDCMD_DATA9__DATA9_MASK                                                                    0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_DATA10
#define SDMA1_GFX_MIDCMD_DATA10__DATA10__SHIFT                                                                0x0
#define SDMA1_GFX_MIDCMD_DATA10__DATA10_MASK                                                                  0xFFFFFFFFW
//SDMA1_GFX_MIDCMD_CNTW
#define SDMA1_GFX_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                              0x0
#define SDMA1_GFX_MIDCMD_CNTW__COPY_MODE__SHIFT                                                               0x1
#define SDMA1_GFX_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                             0x4
#define SDMA1_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                           0x8
#define SDMA1_GFX_MIDCMD_CNTW__DATA_VAWID_MASK                                                                0x00000001W
#define SDMA1_GFX_MIDCMD_CNTW__COPY_MODE_MASK                                                                 0x00000002W
#define SDMA1_GFX_MIDCMD_CNTW__SPWIT_STATE_MASK                                                               0x000000F0W
#define SDMA1_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                             0x00000100W
//SDMA1_PAGE_WB_CNTW
#define SDMA1_PAGE_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_PAGE_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_PAGE_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_PAGE_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_PAGE_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_PAGE_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_PAGE_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_PAGE_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_PAGE_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_PAGE_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_PAGE_WB_BASE
#define SDMA1_PAGE_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_PAGE_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_PAGE_WB_BASE_HI
#define SDMA1_PAGE_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_PAGE_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_PAGE_WB_WPTW
#define SDMA1_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW_HI
#define SDMA1_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW
#define SDMA1_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW_HI
#define SDMA1_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW_POWW_CNTW
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_PAGE_WB_WPTW_ADDW_HI
#define SDMA1_PAGE_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_PAGE_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW_ADDW_WO
#define SDMA1_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_PAGE_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_PAGE_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_PAGE_IB_CNTW
#define SDMA1_PAGE_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_PAGE_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_PAGE_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_PAGE_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_PAGE_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_PAGE_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_PAGE_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_PAGE_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_PAGE_IB_WPTW
#define SDMA1_PAGE_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_PAGE_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_PAGE_IB_OFFSET
#define SDMA1_PAGE_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_PAGE_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_PAGE_IB_BASE_WO
#define SDMA1_PAGE_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_PAGE_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_PAGE_IB_BASE_HI
#define SDMA1_PAGE_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_PAGE_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_PAGE_IB_SIZE
#define SDMA1_PAGE_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_PAGE_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_PAGE_SKIP_CNTW
#define SDMA1_PAGE_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_PAGE_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_PAGE_CONTEXT_STATUS
#define SDMA1_PAGE_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_PAGE_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_PAGE_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_PAGE_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_PAGE_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_PAGE_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_PAGE_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_PAGE_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_PAGE_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_PAGE_DOOWBEWW
#define SDMA1_PAGE_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_PAGE_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_PAGE_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_PAGE_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_PAGE_STATUS
#define SDMA1_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_PAGE_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_PAGE_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_PAGE_DOOWBEWW_WOG
#define SDMA1_PAGE_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_PAGE_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_PAGE_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_PAGE_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_PAGE_WATEWMAWK
#define SDMA1_PAGE_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_PAGE_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_PAGE_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_PAGE_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_PAGE_DOOWBEWW_OFFSET
#define SDMA1_PAGE_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_PAGE_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_PAGE_CSA_ADDW_WO
#define SDMA1_PAGE_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_PAGE_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_PAGE_CSA_ADDW_HI
#define SDMA1_PAGE_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_PAGE_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_PAGE_IB_SUB_WEMAIN
#define SDMA1_PAGE_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_PAGE_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_PAGE_PWEEMPT
#define SDMA1_PAGE_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_PAGE_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_PAGE_DUMMY_WEG
#define SDMA1_PAGE_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_PAGE_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW_POWW_ADDW_HI
#define SDMA1_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_PAGE_WB_WPTW_POWW_ADDW_WO
#define SDMA1_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_PAGE_WB_AQW_CNTW
#define SDMA1_PAGE_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_PAGE_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_PAGE_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_PAGE_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_PAGE_MINOW_PTW_UPDATE
#define SDMA1_PAGE_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_PAGE_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_PAGE_MIDCMD_DATA0
#define SDMA1_PAGE_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA1
#define SDMA1_PAGE_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA2
#define SDMA1_PAGE_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA3
#define SDMA1_PAGE_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA4
#define SDMA1_PAGE_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA5
#define SDMA1_PAGE_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA6
#define SDMA1_PAGE_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA7
#define SDMA1_PAGE_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA8
#define SDMA1_PAGE_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA9
#define SDMA1_PAGE_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_PAGE_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_DATA10
#define SDMA1_PAGE_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_PAGE_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_PAGE_MIDCMD_CNTW
#define SDMA1_PAGE_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_PAGE_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_PAGE_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_PAGE_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_PAGE_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_PAGE_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC0_WB_CNTW
#define SDMA1_WWC0_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC0_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC0_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC0_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC0_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC0_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC0_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC0_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC0_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC0_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC0_WB_BASE
#define SDMA1_WWC0_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC0_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC0_WB_BASE_HI
#define SDMA1_WWC0_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC0_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC0_WB_WPTW
#define SDMA1_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW_HI
#define SDMA1_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW
#define SDMA1_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW_HI
#define SDMA1_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW_POWW_CNTW
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC0_WB_WPTW_ADDW_HI
#define SDMA1_WWC0_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC0_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW_ADDW_WO
#define SDMA1_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC0_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC0_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC0_IB_CNTW
#define SDMA1_WWC0_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC0_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC0_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC0_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC0_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC0_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC0_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC0_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC0_IB_WPTW
#define SDMA1_WWC0_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC0_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC0_IB_OFFSET
#define SDMA1_WWC0_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC0_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC0_IB_BASE_WO
#define SDMA1_WWC0_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC0_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC0_IB_BASE_HI
#define SDMA1_WWC0_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC0_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC0_IB_SIZE
#define SDMA1_WWC0_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC0_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC0_SKIP_CNTW
#define SDMA1_WWC0_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC0_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC0_CONTEXT_STATUS
#define SDMA1_WWC0_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC0_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC0_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC0_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC0_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC0_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC0_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC0_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC0_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC0_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC0_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC0_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC0_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC0_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC0_DOOWBEWW
#define SDMA1_WWC0_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC0_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC0_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC0_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC0_STATUS
#define SDMA1_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC0_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC0_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC0_DOOWBEWW_WOG
#define SDMA1_WWC0_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC0_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC0_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC0_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC0_WATEWMAWK
#define SDMA1_WWC0_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC0_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC0_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC0_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC0_DOOWBEWW_OFFSET
#define SDMA1_WWC0_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC0_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC0_CSA_ADDW_WO
#define SDMA1_WWC0_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC0_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC0_CSA_ADDW_HI
#define SDMA1_WWC0_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC0_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC0_IB_SUB_WEMAIN
#define SDMA1_WWC0_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC0_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC0_PWEEMPT
#define SDMA1_WWC0_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC0_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC0_DUMMY_WEG
#define SDMA1_WWC0_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC0_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC0_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC0_WB_AQW_CNTW
#define SDMA1_WWC0_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC0_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC0_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC0_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC0_MINOW_PTW_UPDATE
#define SDMA1_WWC0_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC0_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC0_MIDCMD_DATA0
#define SDMA1_WWC0_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA1
#define SDMA1_WWC0_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA2
#define SDMA1_WWC0_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA3
#define SDMA1_WWC0_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA4
#define SDMA1_WWC0_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA5
#define SDMA1_WWC0_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA6
#define SDMA1_WWC0_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA7
#define SDMA1_WWC0_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA8
#define SDMA1_WWC0_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA9
#define SDMA1_WWC0_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC0_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_DATA10
#define SDMA1_WWC0_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC0_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC0_MIDCMD_CNTW
#define SDMA1_WWC0_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC0_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC0_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC0_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC0_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC0_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC1_WB_CNTW
#define SDMA1_WWC1_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC1_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC1_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC1_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC1_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC1_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC1_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC1_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC1_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC1_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC1_WB_BASE
#define SDMA1_WWC1_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC1_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC1_WB_BASE_HI
#define SDMA1_WWC1_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC1_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC1_WB_WPTW
#define SDMA1_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW_HI
#define SDMA1_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW
#define SDMA1_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW_HI
#define SDMA1_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW_POWW_CNTW
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC1_WB_WPTW_ADDW_HI
#define SDMA1_WWC1_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC1_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW_ADDW_WO
#define SDMA1_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC1_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC1_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC1_IB_CNTW
#define SDMA1_WWC1_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC1_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC1_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC1_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC1_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC1_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC1_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC1_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC1_IB_WPTW
#define SDMA1_WWC1_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC1_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC1_IB_OFFSET
#define SDMA1_WWC1_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC1_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC1_IB_BASE_WO
#define SDMA1_WWC1_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC1_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC1_IB_BASE_HI
#define SDMA1_WWC1_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC1_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC1_IB_SIZE
#define SDMA1_WWC1_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC1_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC1_SKIP_CNTW
#define SDMA1_WWC1_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC1_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC1_CONTEXT_STATUS
#define SDMA1_WWC1_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC1_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC1_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC1_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC1_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC1_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC1_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC1_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC1_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC1_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC1_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC1_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC1_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC1_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC1_DOOWBEWW
#define SDMA1_WWC1_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC1_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC1_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC1_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC1_STATUS
#define SDMA1_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC1_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC1_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC1_DOOWBEWW_WOG
#define SDMA1_WWC1_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC1_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC1_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC1_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC1_WATEWMAWK
#define SDMA1_WWC1_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC1_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC1_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC1_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC1_DOOWBEWW_OFFSET
#define SDMA1_WWC1_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC1_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC1_CSA_ADDW_WO
#define SDMA1_WWC1_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC1_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC1_CSA_ADDW_HI
#define SDMA1_WWC1_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC1_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC1_IB_SUB_WEMAIN
#define SDMA1_WWC1_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC1_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC1_PWEEMPT
#define SDMA1_WWC1_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC1_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC1_DUMMY_WEG
#define SDMA1_WWC1_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC1_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC1_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC1_WB_AQW_CNTW
#define SDMA1_WWC1_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC1_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC1_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC1_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC1_MINOW_PTW_UPDATE
#define SDMA1_WWC1_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC1_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC1_MIDCMD_DATA0
#define SDMA1_WWC1_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA1
#define SDMA1_WWC1_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA2
#define SDMA1_WWC1_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA3
#define SDMA1_WWC1_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA4
#define SDMA1_WWC1_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA5
#define SDMA1_WWC1_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA6
#define SDMA1_WWC1_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA7
#define SDMA1_WWC1_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA8
#define SDMA1_WWC1_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA9
#define SDMA1_WWC1_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC1_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_DATA10
#define SDMA1_WWC1_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC1_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC1_MIDCMD_CNTW
#define SDMA1_WWC1_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC1_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC1_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC1_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC1_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC1_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC2_WB_CNTW
#define SDMA1_WWC2_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC2_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC2_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC2_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC2_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC2_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC2_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC2_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC2_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC2_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC2_WB_BASE
#define SDMA1_WWC2_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC2_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC2_WB_BASE_HI
#define SDMA1_WWC2_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC2_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC2_WB_WPTW
#define SDMA1_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW_HI
#define SDMA1_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW
#define SDMA1_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW_HI
#define SDMA1_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW_POWW_CNTW
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC2_WB_WPTW_ADDW_HI
#define SDMA1_WWC2_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC2_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW_ADDW_WO
#define SDMA1_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC2_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC2_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC2_IB_CNTW
#define SDMA1_WWC2_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC2_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC2_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC2_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC2_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC2_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC2_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC2_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC2_IB_WPTW
#define SDMA1_WWC2_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC2_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC2_IB_OFFSET
#define SDMA1_WWC2_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC2_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC2_IB_BASE_WO
#define SDMA1_WWC2_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC2_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC2_IB_BASE_HI
#define SDMA1_WWC2_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC2_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC2_IB_SIZE
#define SDMA1_WWC2_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC2_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC2_SKIP_CNTW
#define SDMA1_WWC2_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC2_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC2_CONTEXT_STATUS
#define SDMA1_WWC2_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC2_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC2_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC2_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC2_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC2_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC2_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC2_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC2_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC2_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC2_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC2_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC2_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC2_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC2_DOOWBEWW
#define SDMA1_WWC2_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC2_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC2_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC2_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC2_STATUS
#define SDMA1_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC2_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC2_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC2_DOOWBEWW_WOG
#define SDMA1_WWC2_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC2_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC2_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC2_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC2_WATEWMAWK
#define SDMA1_WWC2_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC2_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC2_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC2_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC2_DOOWBEWW_OFFSET
#define SDMA1_WWC2_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC2_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC2_CSA_ADDW_WO
#define SDMA1_WWC2_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC2_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC2_CSA_ADDW_HI
#define SDMA1_WWC2_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC2_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC2_IB_SUB_WEMAIN
#define SDMA1_WWC2_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC2_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC2_PWEEMPT
#define SDMA1_WWC2_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC2_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC2_DUMMY_WEG
#define SDMA1_WWC2_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC2_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC2_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC2_WB_AQW_CNTW
#define SDMA1_WWC2_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC2_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC2_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC2_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC2_MINOW_PTW_UPDATE
#define SDMA1_WWC2_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC2_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC2_MIDCMD_DATA0
#define SDMA1_WWC2_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA1
#define SDMA1_WWC2_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA2
#define SDMA1_WWC2_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA3
#define SDMA1_WWC2_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA4
#define SDMA1_WWC2_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA5
#define SDMA1_WWC2_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA6
#define SDMA1_WWC2_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA7
#define SDMA1_WWC2_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA8
#define SDMA1_WWC2_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA9
#define SDMA1_WWC2_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC2_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_DATA10
#define SDMA1_WWC2_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC2_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC2_MIDCMD_CNTW
#define SDMA1_WWC2_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC2_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC2_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC2_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC2_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC2_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC3_WB_CNTW
#define SDMA1_WWC3_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC3_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC3_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC3_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC3_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC3_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC3_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC3_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC3_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC3_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC3_WB_BASE
#define SDMA1_WWC3_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC3_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC3_WB_BASE_HI
#define SDMA1_WWC3_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC3_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC3_WB_WPTW
#define SDMA1_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW_HI
#define SDMA1_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW
#define SDMA1_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW_HI
#define SDMA1_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW_POWW_CNTW
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC3_WB_WPTW_ADDW_HI
#define SDMA1_WWC3_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC3_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW_ADDW_WO
#define SDMA1_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC3_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC3_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC3_IB_CNTW
#define SDMA1_WWC3_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC3_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC3_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC3_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC3_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC3_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC3_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC3_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC3_IB_WPTW
#define SDMA1_WWC3_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC3_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC3_IB_OFFSET
#define SDMA1_WWC3_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC3_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC3_IB_BASE_WO
#define SDMA1_WWC3_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC3_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC3_IB_BASE_HI
#define SDMA1_WWC3_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC3_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC3_IB_SIZE
#define SDMA1_WWC3_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC3_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC3_SKIP_CNTW
#define SDMA1_WWC3_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC3_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC3_CONTEXT_STATUS
#define SDMA1_WWC3_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC3_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC3_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC3_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC3_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC3_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC3_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC3_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC3_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC3_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC3_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC3_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC3_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC3_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC3_DOOWBEWW
#define SDMA1_WWC3_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC3_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC3_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC3_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC3_STATUS
#define SDMA1_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC3_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC3_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC3_DOOWBEWW_WOG
#define SDMA1_WWC3_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC3_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC3_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC3_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC3_WATEWMAWK
#define SDMA1_WWC3_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC3_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC3_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC3_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC3_DOOWBEWW_OFFSET
#define SDMA1_WWC3_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC3_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC3_CSA_ADDW_WO
#define SDMA1_WWC3_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC3_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC3_CSA_ADDW_HI
#define SDMA1_WWC3_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC3_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC3_IB_SUB_WEMAIN
#define SDMA1_WWC3_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC3_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC3_PWEEMPT
#define SDMA1_WWC3_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC3_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC3_DUMMY_WEG
#define SDMA1_WWC3_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC3_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC3_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC3_WB_AQW_CNTW
#define SDMA1_WWC3_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC3_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC3_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC3_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC3_MINOW_PTW_UPDATE
#define SDMA1_WWC3_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC3_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC3_MIDCMD_DATA0
#define SDMA1_WWC3_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA1
#define SDMA1_WWC3_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA2
#define SDMA1_WWC3_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA3
#define SDMA1_WWC3_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA4
#define SDMA1_WWC3_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA5
#define SDMA1_WWC3_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA6
#define SDMA1_WWC3_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA7
#define SDMA1_WWC3_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA8
#define SDMA1_WWC3_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA9
#define SDMA1_WWC3_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC3_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_DATA10
#define SDMA1_WWC3_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC3_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC3_MIDCMD_CNTW
#define SDMA1_WWC3_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC3_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC3_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC3_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC3_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC3_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC4_WB_CNTW
#define SDMA1_WWC4_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC4_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC4_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC4_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC4_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC4_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC4_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC4_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC4_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC4_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC4_WB_BASE
#define SDMA1_WWC4_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC4_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC4_WB_BASE_HI
#define SDMA1_WWC4_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC4_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC4_WB_WPTW
#define SDMA1_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW_HI
#define SDMA1_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW
#define SDMA1_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW_HI
#define SDMA1_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW_POWW_CNTW
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC4_WB_WPTW_ADDW_HI
#define SDMA1_WWC4_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC4_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW_ADDW_WO
#define SDMA1_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC4_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC4_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC4_IB_CNTW
#define SDMA1_WWC4_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC4_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC4_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC4_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC4_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC4_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC4_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC4_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC4_IB_WPTW
#define SDMA1_WWC4_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC4_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC4_IB_OFFSET
#define SDMA1_WWC4_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC4_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC4_IB_BASE_WO
#define SDMA1_WWC4_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC4_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC4_IB_BASE_HI
#define SDMA1_WWC4_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC4_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC4_IB_SIZE
#define SDMA1_WWC4_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC4_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC4_SKIP_CNTW
#define SDMA1_WWC4_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC4_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC4_CONTEXT_STATUS
#define SDMA1_WWC4_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC4_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC4_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC4_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC4_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC4_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC4_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC4_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC4_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC4_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC4_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC4_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC4_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC4_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC4_DOOWBEWW
#define SDMA1_WWC4_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC4_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC4_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC4_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC4_STATUS
#define SDMA1_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC4_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC4_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC4_DOOWBEWW_WOG
#define SDMA1_WWC4_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC4_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC4_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC4_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC4_WATEWMAWK
#define SDMA1_WWC4_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC4_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC4_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC4_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC4_DOOWBEWW_OFFSET
#define SDMA1_WWC4_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC4_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC4_CSA_ADDW_WO
#define SDMA1_WWC4_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC4_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC4_CSA_ADDW_HI
#define SDMA1_WWC4_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC4_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC4_IB_SUB_WEMAIN
#define SDMA1_WWC4_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC4_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC4_PWEEMPT
#define SDMA1_WWC4_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC4_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC4_DUMMY_WEG
#define SDMA1_WWC4_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC4_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC4_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC4_WB_AQW_CNTW
#define SDMA1_WWC4_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC4_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC4_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC4_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC4_MINOW_PTW_UPDATE
#define SDMA1_WWC4_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC4_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC4_MIDCMD_DATA0
#define SDMA1_WWC4_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA1
#define SDMA1_WWC4_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA2
#define SDMA1_WWC4_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA3
#define SDMA1_WWC4_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA4
#define SDMA1_WWC4_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA5
#define SDMA1_WWC4_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA6
#define SDMA1_WWC4_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA7
#define SDMA1_WWC4_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA8
#define SDMA1_WWC4_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA9
#define SDMA1_WWC4_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC4_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_DATA10
#define SDMA1_WWC4_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC4_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC4_MIDCMD_CNTW
#define SDMA1_WWC4_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC4_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC4_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC4_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC4_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC4_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC5_WB_CNTW
#define SDMA1_WWC5_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC5_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC5_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC5_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC5_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC5_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC5_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC5_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC5_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC5_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC5_WB_BASE
#define SDMA1_WWC5_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC5_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC5_WB_BASE_HI
#define SDMA1_WWC5_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC5_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC5_WB_WPTW
#define SDMA1_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW_HI
#define SDMA1_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW
#define SDMA1_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW_HI
#define SDMA1_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW_POWW_CNTW
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC5_WB_WPTW_ADDW_HI
#define SDMA1_WWC5_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC5_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW_ADDW_WO
#define SDMA1_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC5_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC5_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC5_IB_CNTW
#define SDMA1_WWC5_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC5_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC5_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC5_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC5_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC5_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC5_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC5_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC5_IB_WPTW
#define SDMA1_WWC5_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC5_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC5_IB_OFFSET
#define SDMA1_WWC5_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC5_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC5_IB_BASE_WO
#define SDMA1_WWC5_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC5_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC5_IB_BASE_HI
#define SDMA1_WWC5_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC5_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC5_IB_SIZE
#define SDMA1_WWC5_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC5_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC5_SKIP_CNTW
#define SDMA1_WWC5_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC5_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC5_CONTEXT_STATUS
#define SDMA1_WWC5_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC5_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC5_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC5_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC5_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC5_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC5_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC5_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC5_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC5_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC5_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC5_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC5_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC5_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC5_DOOWBEWW
#define SDMA1_WWC5_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC5_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC5_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC5_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC5_STATUS
#define SDMA1_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC5_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC5_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC5_DOOWBEWW_WOG
#define SDMA1_WWC5_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC5_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC5_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC5_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC5_WATEWMAWK
#define SDMA1_WWC5_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC5_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC5_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC5_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC5_DOOWBEWW_OFFSET
#define SDMA1_WWC5_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC5_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC5_CSA_ADDW_WO
#define SDMA1_WWC5_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC5_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC5_CSA_ADDW_HI
#define SDMA1_WWC5_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC5_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC5_IB_SUB_WEMAIN
#define SDMA1_WWC5_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC5_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC5_PWEEMPT
#define SDMA1_WWC5_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC5_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC5_DUMMY_WEG
#define SDMA1_WWC5_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC5_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC5_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC5_WB_AQW_CNTW
#define SDMA1_WWC5_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC5_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC5_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC5_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC5_MINOW_PTW_UPDATE
#define SDMA1_WWC5_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC5_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC5_MIDCMD_DATA0
#define SDMA1_WWC5_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA1
#define SDMA1_WWC5_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA2
#define SDMA1_WWC5_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA3
#define SDMA1_WWC5_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA4
#define SDMA1_WWC5_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA5
#define SDMA1_WWC5_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA6
#define SDMA1_WWC5_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA7
#define SDMA1_WWC5_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA8
#define SDMA1_WWC5_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA9
#define SDMA1_WWC5_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC5_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_DATA10
#define SDMA1_WWC5_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC5_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC5_MIDCMD_CNTW
#define SDMA1_WWC5_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC5_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC5_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC5_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC5_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC5_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC6_WB_CNTW
#define SDMA1_WWC6_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC6_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC6_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC6_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC6_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC6_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC6_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC6_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC6_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC6_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC6_WB_BASE
#define SDMA1_WWC6_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC6_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC6_WB_BASE_HI
#define SDMA1_WWC6_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC6_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC6_WB_WPTW
#define SDMA1_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW_HI
#define SDMA1_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW
#define SDMA1_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW_HI
#define SDMA1_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW_POWW_CNTW
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC6_WB_WPTW_ADDW_HI
#define SDMA1_WWC6_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC6_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW_ADDW_WO
#define SDMA1_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC6_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC6_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC6_IB_CNTW
#define SDMA1_WWC6_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC6_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC6_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC6_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC6_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC6_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC6_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC6_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC6_IB_WPTW
#define SDMA1_WWC6_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC6_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC6_IB_OFFSET
#define SDMA1_WWC6_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC6_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC6_IB_BASE_WO
#define SDMA1_WWC6_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC6_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC6_IB_BASE_HI
#define SDMA1_WWC6_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC6_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC6_IB_SIZE
#define SDMA1_WWC6_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC6_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC6_SKIP_CNTW
#define SDMA1_WWC6_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC6_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC6_CONTEXT_STATUS
#define SDMA1_WWC6_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC6_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC6_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC6_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC6_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC6_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC6_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC6_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC6_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC6_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC6_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC6_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC6_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC6_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC6_DOOWBEWW
#define SDMA1_WWC6_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC6_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC6_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC6_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC6_STATUS
#define SDMA1_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC6_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC6_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC6_DOOWBEWW_WOG
#define SDMA1_WWC6_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC6_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC6_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC6_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC6_WATEWMAWK
#define SDMA1_WWC6_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC6_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC6_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC6_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC6_DOOWBEWW_OFFSET
#define SDMA1_WWC6_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC6_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC6_CSA_ADDW_WO
#define SDMA1_WWC6_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC6_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC6_CSA_ADDW_HI
#define SDMA1_WWC6_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC6_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC6_IB_SUB_WEMAIN
#define SDMA1_WWC6_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC6_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC6_PWEEMPT
#define SDMA1_WWC6_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC6_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC6_DUMMY_WEG
#define SDMA1_WWC6_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC6_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC6_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC6_WB_AQW_CNTW
#define SDMA1_WWC6_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC6_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC6_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC6_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC6_MINOW_PTW_UPDATE
#define SDMA1_WWC6_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC6_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC6_MIDCMD_DATA0
#define SDMA1_WWC6_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA1
#define SDMA1_WWC6_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA2
#define SDMA1_WWC6_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA3
#define SDMA1_WWC6_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA4
#define SDMA1_WWC6_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA5
#define SDMA1_WWC6_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA6
#define SDMA1_WWC6_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA7
#define SDMA1_WWC6_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA8
#define SDMA1_WWC6_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA9
#define SDMA1_WWC6_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC6_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_DATA10
#define SDMA1_WWC6_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC6_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC6_MIDCMD_CNTW
#define SDMA1_WWC6_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC6_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC6_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC6_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC6_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC6_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA1_WWC7_WB_CNTW
#define SDMA1_WWC7_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC7_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA1_WWC7_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA1_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA1_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA1_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA1_WWC7_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA1_WWC7_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA1_WWC7_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC7_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA1_WWC7_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA1_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA1_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA1_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA1_WWC7_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA1_WWC7_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA1_WWC7_WB_BASE
#define SDMA1_WWC7_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA1_WWC7_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA1_WWC7_WB_BASE_HI
#define SDMA1_WWC7_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC7_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA1_WWC7_WB_WPTW
#define SDMA1_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW_HI
#define SDMA1_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW
#define SDMA1_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA1_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW_HI
#define SDMA1_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA1_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW_POWW_CNTW
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA1_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA1_WWC7_WB_WPTW_ADDW_HI
#define SDMA1_WWC7_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA1_WWC7_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW_ADDW_WO
#define SDMA1_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA1_WWC7_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA1_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA1_WWC7_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA1_WWC7_IB_CNTW
#define SDMA1_WWC7_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA1_WWC7_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA1_WWC7_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA1_WWC7_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA1_WWC7_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA1_WWC7_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA1_WWC7_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA1_WWC7_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA1_WWC7_IB_WPTW
#define SDMA1_WWC7_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA1_WWC7_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA1_WWC7_IB_OFFSET
#define SDMA1_WWC7_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA1_WWC7_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA1_WWC7_IB_BASE_WO
#define SDMA1_WWC7_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA1_WWC7_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA1_WWC7_IB_BASE_HI
#define SDMA1_WWC7_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA1_WWC7_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC7_IB_SIZE
#define SDMA1_WWC7_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA1_WWC7_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA1_WWC7_SKIP_CNTW
#define SDMA1_WWC7_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA1_WWC7_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA1_WWC7_CONTEXT_STATUS
#define SDMA1_WWC7_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA1_WWC7_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA1_WWC7_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA1_WWC7_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA1_WWC7_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA1_WWC7_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA1_WWC7_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA1_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA1_WWC7_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA1_WWC7_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA1_WWC7_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA1_WWC7_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA1_WWC7_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA1_WWC7_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA1_WWC7_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA1_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA1_WWC7_DOOWBEWW
#define SDMA1_WWC7_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA1_WWC7_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA1_WWC7_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA1_WWC7_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA1_WWC7_STATUS
#define SDMA1_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA1_WWC7_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA1_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA1_WWC7_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA1_WWC7_DOOWBEWW_WOG
#define SDMA1_WWC7_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA1_WWC7_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA1_WWC7_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA1_WWC7_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA1_WWC7_WATEWMAWK
#define SDMA1_WWC7_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA1_WWC7_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA1_WWC7_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA1_WWC7_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA1_WWC7_DOOWBEWW_OFFSET
#define SDMA1_WWC7_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA1_WWC7_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA1_WWC7_CSA_ADDW_WO
#define SDMA1_WWC7_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA1_WWC7_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA1_WWC7_CSA_ADDW_HI
#define SDMA1_WWC7_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA1_WWC7_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA1_WWC7_IB_SUB_WEMAIN
#define SDMA1_WWC7_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA1_WWC7_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA1_WWC7_PWEEMPT
#define SDMA1_WWC7_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA1_WWC7_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA1_WWC7_DUMMY_WEG
#define SDMA1_WWC7_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA1_WWC7_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW_POWW_ADDW_HI
#define SDMA1_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA1_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA1_WWC7_WB_WPTW_POWW_ADDW_WO
#define SDMA1_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA1_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA1_WWC7_WB_AQW_CNTW
#define SDMA1_WWC7_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA1_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA1_WWC7_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA1_WWC7_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA1_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA1_WWC7_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA1_WWC7_MINOW_PTW_UPDATE
#define SDMA1_WWC7_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA1_WWC7_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA1_WWC7_MIDCMD_DATA0
#define SDMA1_WWC7_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA1
#define SDMA1_WWC7_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA2
#define SDMA1_WWC7_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA3
#define SDMA1_WWC7_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA4
#define SDMA1_WWC7_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA5
#define SDMA1_WWC7_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA6
#define SDMA1_WWC7_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA7
#define SDMA1_WWC7_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA8
#define SDMA1_WWC7_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA9
#define SDMA1_WWC7_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA1_WWC7_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_DATA10
#define SDMA1_WWC7_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA1_WWC7_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA1_WWC7_MIDCMD_CNTW
#define SDMA1_WWC7_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA1_WWC7_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA1_WWC7_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA1_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA1_WWC7_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA1_WWC7_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA1_WWC7_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA1_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W


// addwessBwock: sdma0_sdma2dec
//SDMA2_UCODE_ADDW
#define SDMA2_UCODE_ADDW__VAWUE__SHIFT                                                                        0x0
#define SDMA2_UCODE_ADDW__VAWUE_MASK                                                                          0x00003FFFW
//SDMA2_UCODE_DATA
#define SDMA2_UCODE_DATA__VAWUE__SHIFT                                                                        0x0
#define SDMA2_UCODE_DATA__VAWUE_MASK                                                                          0xFFFFFFFFW
//SDMA2_VF_ENABWE
#define SDMA2_VF_ENABWE__VF_ENABWE__SHIFT                                                                     0x0
#define SDMA2_VF_ENABWE__VF_ENABWE_MASK                                                                       0x00000001W
#define SDMA2_PUB_WEG_TYPE0__SDMA2_UCODE_ADDW__SHIFT                                                          0x0
#define SDMA2_PUB_WEG_TYPE0__SDMA2_UCODE_DATA__SHIFT                                                          0x1
#define SDMA2_PUB_WEG_TYPE0__SDMA2_UCODE_ADDW_MASK                                                            0x00000001W
#define SDMA2_PUB_WEG_TYPE0__SDMA2_UCODE_DATA_MASK                                                            0x00000002W
//SDMA2_CONTEXT_GWOUP_BOUNDAWY
#define SDMA2_CONTEXT_GWOUP_BOUNDAWY__WESEWVED__SHIFT                                                         0x0
#define SDMA2_CONTEXT_GWOUP_BOUNDAWY__WESEWVED_MASK                                                           0xFFFFFFFFW
//SDMA2_POWEW_CNTW
#define SDMA2_POWEW_CNTW__PG_CNTW_ENABWE__SHIFT                                                               0x0
#define SDMA2_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ__SHIFT                                                          0x1
#define SDMA2_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ__SHIFT                                                         0x2
#define SDMA2_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME__SHIFT                                                   0x3
#define SDMA2_POWEW_CNTW__MEM_POWEW_OVEWWIDE__SHIFT                                                           0x8
#define SDMA2_POWEW_CNTW__MEM_POWEW_WS_EN__SHIFT                                                              0x9
#define SDMA2_POWEW_CNTW__MEM_POWEW_DS_EN__SHIFT                                                              0xa
#define SDMA2_POWEW_CNTW__MEM_POWEW_SD_EN__SHIFT                                                              0xb
#define SDMA2_POWEW_CNTW__MEM_POWEW_DEWAY__SHIFT                                                              0xc
#define SDMA2_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME__SHIFT                                                  0x1a
#define SDMA2_POWEW_CNTW__PG_CNTW_ENABWE_MASK                                                                 0x00000001W
#define SDMA2_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ_MASK                                                            0x00000002W
#define SDMA2_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ_MASK                                                           0x00000004W
#define SDMA2_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK                                                     0x000000F8W
#define SDMA2_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK                                                             0x00000100W
#define SDMA2_POWEW_CNTW__MEM_POWEW_WS_EN_MASK                                                                0x00000200W
#define SDMA2_POWEW_CNTW__MEM_POWEW_DS_EN_MASK                                                                0x00000400W
#define SDMA2_POWEW_CNTW__MEM_POWEW_SD_EN_MASK                                                                0x00000800W
#define SDMA2_POWEW_CNTW__MEM_POWEW_DEWAY_MASK                                                                0x003FF000W
#define SDMA2_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK                                                    0xFC000000W
//SDMA2_CWK_CTWW
#define SDMA2_CWK_CTWW__ON_DEWAY__SHIFT                                                                       0x0
#define SDMA2_CWK_CTWW__OFF_HYSTEWESIS__SHIFT                                                                 0x4
#define SDMA2_CWK_CTWW__WESEWVED__SHIFT                                                                       0xc
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE7__SHIFT                                                                 0x18
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE6__SHIFT                                                                 0x19
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE5__SHIFT                                                                 0x1a
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE4__SHIFT                                                                 0x1b
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE3__SHIFT                                                                 0x1c
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE2__SHIFT                                                                 0x1d
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE1__SHIFT                                                                 0x1e
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE0__SHIFT                                                                 0x1f
#define SDMA2_CWK_CTWW__ON_DEWAY_MASK                                                                         0x0000000FW
#define SDMA2_CWK_CTWW__OFF_HYSTEWESIS_MASK                                                                   0x00000FF0W
#define SDMA2_CWK_CTWW__WESEWVED_MASK                                                                         0x00FFF000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE7_MASK                                                                   0x01000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE6_MASK                                                                   0x02000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE5_MASK                                                                   0x04000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE4_MASK                                                                   0x08000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE3_MASK                                                                   0x10000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE2_MASK                                                                   0x20000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE1_MASK                                                                   0x40000000W
#define SDMA2_CWK_CTWW__SOFT_OVEWWIDE0_MASK                                                                   0x80000000W
//SDMA2_CNTW
#define SDMA2_CNTW__TWAP_ENABWE__SHIFT                                                                        0x0
#define SDMA2_CNTW__UTC_W1_ENABWE__SHIFT                                                                      0x1
#define SDMA2_CNTW__SEM_WAIT_INT_ENABWE__SHIFT                                                                0x2
#define SDMA2_CNTW__DATA_SWAP_ENABWE__SHIFT                                                                   0x3
#define SDMA2_CNTW__FENCE_SWAP_ENABWE__SHIFT                                                                  0x4
#define SDMA2_CNTW__MIDCMD_PWEEMPT_ENABWE__SHIFT                                                              0x5
#define SDMA2_CNTW__MIDCMD_EXPIWE_ENABWE__SHIFT                                                               0x6
#define SDMA2_CNTW__MIDCMD_WOWWDSWITCH_ENABWE__SHIFT                                                          0x11
#define SDMA2_CNTW__AUTO_CTXSW_ENABWE__SHIFT                                                                  0x12
#define SDMA2_CNTW__CTXEMPTY_INT_ENABWE__SHIFT                                                                0x1c
#define SDMA2_CNTW__FWOZEN_INT_ENABWE__SHIFT                                                                  0x1d
#define SDMA2_CNTW__IB_PWEEMPT_INT_ENABWE__SHIFT                                                              0x1e
#define SDMA2_CNTW__TWAP_ENABWE_MASK                                                                          0x00000001W
#define SDMA2_CNTW__UTC_W1_ENABWE_MASK                                                                        0x00000002W
#define SDMA2_CNTW__SEM_WAIT_INT_ENABWE_MASK                                                                  0x00000004W
#define SDMA2_CNTW__DATA_SWAP_ENABWE_MASK                                                                     0x00000008W
#define SDMA2_CNTW__FENCE_SWAP_ENABWE_MASK                                                                    0x00000010W
#define SDMA2_CNTW__MIDCMD_PWEEMPT_ENABWE_MASK                                                                0x00000020W
#define SDMA2_CNTW__MIDCMD_EXPIWE_ENABWE_MASK                                                                 0x00000040W
#define SDMA2_CNTW__MIDCMD_WOWWDSWITCH_ENABWE_MASK                                                            0x00020000W
#define SDMA2_CNTW__AUTO_CTXSW_ENABWE_MASK                                                                    0x00040000W
#define SDMA2_CNTW__CTXEMPTY_INT_ENABWE_MASK                                                                  0x10000000W
#define SDMA2_CNTW__FWOZEN_INT_ENABWE_MASK                                                                    0x20000000W
#define SDMA2_CNTW__IB_PWEEMPT_INT_ENABWE_MASK                                                                0x40000000W
//SDMA2_CHICKEN_BITS
#define SDMA2_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE__SHIFT                                                     0x0
#define SDMA2_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE__SHIFT                                                 0x1
#define SDMA2_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE__SHIFT                                        0x2
#define SDMA2_CHICKEN_BITS__WWITE_BUWST_WENGTH__SHIFT                                                         0x8
#define SDMA2_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE__SHIFT                                                     0xa
#define SDMA2_CHICKEN_BITS__COPY_OVEWWAP_ENABWE__SHIFT                                                        0x10
#define SDMA2_CHICKEN_BITS__WAW_CHECK_ENABWE__SHIFT                                                           0x11
#define SDMA2_CHICKEN_BITS__SWBM_POWW_WETWYING__SHIFT                                                         0x14
#define SDMA2_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT                                                           0x17
#define SDMA2_CHICKEN_BITS__TIME_BASED_QOS__SHIFT                                                             0x19
#define SDMA2_CHICKEN_BITS__SWAM_FGCG_ENABWE__SHIFT                                                           0x1a
#define SDMA2_CHICKEN_BITS__WESEWVED__SHIFT                                                                   0x1b
#define SDMA2_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE_MASK                                                       0x00000001W
#define SDMA2_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE_MASK                                                   0x00000002W
#define SDMA2_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE_MASK                                          0x00000004W
#define SDMA2_CHICKEN_BITS__WWITE_BUWST_WENGTH_MASK                                                           0x00000300W
#define SDMA2_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE_MASK                                                       0x00001C00W
#define SDMA2_CHICKEN_BITS__COPY_OVEWWAP_ENABWE_MASK                                                          0x00010000W
#define SDMA2_CHICKEN_BITS__WAW_CHECK_ENABWE_MASK                                                             0x00020000W
#define SDMA2_CHICKEN_BITS__SWBM_POWW_WETWYING_MASK                                                           0x00100000W
#define SDMA2_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK                                                             0x00800000W
#define SDMA2_CHICKEN_BITS__TIME_BASED_QOS_MASK                                                               0x02000000W
#define SDMA2_CHICKEN_BITS__SWAM_FGCG_ENABWE_MASK                                                             0x04000000W
#define SDMA2_CHICKEN_BITS__WESEWVED_MASK                                                                     0xF8000000W
//SDMA2_GB_ADDW_CONFIG
#define SDMA2_GB_ADDW_CONFIG__NUM_PIPES__SHIFT                                                                0x0
#define SDMA2_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE__SHIFT                                                     0x3
#define SDMA2_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE__SHIFT                                                     0x8
#define SDMA2_GB_ADDW_CONFIG__NUM_BANKS__SHIFT                                                                0xc
#define SDMA2_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES__SHIFT                                                       0x13
#define SDMA2_GB_ADDW_CONFIG__NUM_PIPES_MASK                                                                  0x00000007W
#define SDMA2_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE_MASK                                                       0x00000038W
#define SDMA2_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE_MASK                                                       0x00000700W
#define SDMA2_GB_ADDW_CONFIG__NUM_BANKS_MASK                                                                  0x00007000W
#define SDMA2_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES_MASK                                                         0x00180000W
//SDMA2_GB_ADDW_CONFIG_WEAD
#define SDMA2_GB_ADDW_CONFIG_WEAD__NUM_PIPES__SHIFT                                                           0x0
#define SDMA2_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE__SHIFT                                                0x3
#define SDMA2_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE__SHIFT                                                0x8
#define SDMA2_GB_ADDW_CONFIG_WEAD__NUM_BANKS__SHIFT                                                           0xc
#define SDMA2_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES__SHIFT                                                  0x13
#define SDMA2_GB_ADDW_CONFIG_WEAD__NUM_PIPES_MASK                                                             0x00000007W
#define SDMA2_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE_MASK                                                  0x00000038W
#define SDMA2_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE_MASK                                                  0x00000700W
#define SDMA2_GB_ADDW_CONFIG_WEAD__NUM_BANKS_MASK                                                             0x00007000W
#define SDMA2_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES_MASK                                                    0x00180000W
//SDMA2_WB_WPTW_FETCH_HI
#define SDMA2_WB_WPTW_FETCH_HI__OFFSET__SHIFT                                                                 0x0
#define SDMA2_WB_WPTW_FETCH_HI__OFFSET_MASK                                                                   0xFFFFFFFFW
//SDMA2_SEM_WAIT_FAIW_TIMEW_CNTW
#define SDMA2_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW__SHIFT                                                          0x0
#define SDMA2_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW_MASK                                                            0xFFFFFFFFW
//SDMA2_WB_WPTW_FETCH
#define SDMA2_WB_WPTW_FETCH__OFFSET__SHIFT                                                                    0x2
#define SDMA2_WB_WPTW_FETCH__OFFSET_MASK                                                                      0xFFFFFFFCW
//SDMA2_IB_OFFSET_FETCH
#define SDMA2_IB_OFFSET_FETCH__OFFSET__SHIFT                                                                  0x2
#define SDMA2_IB_OFFSET_FETCH__OFFSET_MASK                                                                    0x003FFFFCW
//SDMA2_PWOGWAM
#define SDMA2_PWOGWAM__STWEAM__SHIFT                                                                          0x0
#define SDMA2_PWOGWAM__STWEAM_MASK                                                                            0xFFFFFFFFW
//SDMA2_STATUS_WEG
#define SDMA2_STATUS_WEG__IDWE__SHIFT                                                                         0x0
#define SDMA2_STATUS_WEG__WEG_IDWE__SHIFT                                                                     0x1
#define SDMA2_STATUS_WEG__WB_EMPTY__SHIFT                                                                     0x2
#define SDMA2_STATUS_WEG__WB_FUWW__SHIFT                                                                      0x3
#define SDMA2_STATUS_WEG__WB_CMD_IDWE__SHIFT                                                                  0x4
#define SDMA2_STATUS_WEG__WB_CMD_FUWW__SHIFT                                                                  0x5
#define SDMA2_STATUS_WEG__IB_CMD_IDWE__SHIFT                                                                  0x6
#define SDMA2_STATUS_WEG__IB_CMD_FUWW__SHIFT                                                                  0x7
#define SDMA2_STATUS_WEG__BWOCK_IDWE__SHIFT                                                                   0x8
#define SDMA2_STATUS_WEG__INSIDE_IB__SHIFT                                                                    0x9
#define SDMA2_STATUS_WEG__EX_IDWE__SHIFT                                                                      0xa
#define SDMA2_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE__SHIFT                                                    0xb
#define SDMA2_STATUS_WEG__PACKET_WEADY__SHIFT                                                                 0xc
#define SDMA2_STATUS_WEG__MC_WW_IDWE__SHIFT                                                                   0xd
#define SDMA2_STATUS_WEG__SWBM_IDWE__SHIFT                                                                    0xe
#define SDMA2_STATUS_WEG__CONTEXT_EMPTY__SHIFT                                                                0xf
#define SDMA2_STATUS_WEG__DEWTA_WPTW_FUWW__SHIFT                                                              0x10
#define SDMA2_STATUS_WEG__WB_MC_WWEQ_IDWE__SHIFT                                                              0x11
#define SDMA2_STATUS_WEG__IB_MC_WWEQ_IDWE__SHIFT                                                              0x12
#define SDMA2_STATUS_WEG__MC_WD_IDWE__SHIFT                                                                   0x13
#define SDMA2_STATUS_WEG__DEWTA_WPTW_EMPTY__SHIFT                                                             0x14
#define SDMA2_STATUS_WEG__MC_WD_WET_STAWW__SHIFT                                                              0x15
#define SDMA2_STATUS_WEG__MC_WD_NO_POWW_IDWE__SHIFT                                                           0x16
#define SDMA2_STATUS_WEG__PWEV_CMD_IDWE__SHIFT                                                                0x19
#define SDMA2_STATUS_WEG__SEM_IDWE__SHIFT                                                                     0x1a
#define SDMA2_STATUS_WEG__SEM_WEQ_STAWW__SHIFT                                                                0x1b
#define SDMA2_STATUS_WEG__SEM_WESP_STATE__SHIFT                                                               0x1c
#define SDMA2_STATUS_WEG__INT_IDWE__SHIFT                                                                     0x1e
#define SDMA2_STATUS_WEG__INT_WEQ_STAWW__SHIFT                                                                0x1f
#define SDMA2_STATUS_WEG__IDWE_MASK                                                                           0x00000001W
#define SDMA2_STATUS_WEG__WEG_IDWE_MASK                                                                       0x00000002W
#define SDMA2_STATUS_WEG__WB_EMPTY_MASK                                                                       0x00000004W
#define SDMA2_STATUS_WEG__WB_FUWW_MASK                                                                        0x00000008W
#define SDMA2_STATUS_WEG__WB_CMD_IDWE_MASK                                                                    0x00000010W
#define SDMA2_STATUS_WEG__WB_CMD_FUWW_MASK                                                                    0x00000020W
#define SDMA2_STATUS_WEG__IB_CMD_IDWE_MASK                                                                    0x00000040W
#define SDMA2_STATUS_WEG__IB_CMD_FUWW_MASK                                                                    0x00000080W
#define SDMA2_STATUS_WEG__BWOCK_IDWE_MASK                                                                     0x00000100W
#define SDMA2_STATUS_WEG__INSIDE_IB_MASK                                                                      0x00000200W
#define SDMA2_STATUS_WEG__EX_IDWE_MASK                                                                        0x00000400W
#define SDMA2_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE_MASK                                                      0x00000800W
#define SDMA2_STATUS_WEG__PACKET_WEADY_MASK                                                                   0x00001000W
#define SDMA2_STATUS_WEG__MC_WW_IDWE_MASK                                                                     0x00002000W
#define SDMA2_STATUS_WEG__SWBM_IDWE_MASK                                                                      0x00004000W
#define SDMA2_STATUS_WEG__CONTEXT_EMPTY_MASK                                                                  0x00008000W
#define SDMA2_STATUS_WEG__DEWTA_WPTW_FUWW_MASK                                                                0x00010000W
#define SDMA2_STATUS_WEG__WB_MC_WWEQ_IDWE_MASK                                                                0x00020000W
#define SDMA2_STATUS_WEG__IB_MC_WWEQ_IDWE_MASK                                                                0x00040000W
#define SDMA2_STATUS_WEG__MC_WD_IDWE_MASK                                                                     0x00080000W
#define SDMA2_STATUS_WEG__DEWTA_WPTW_EMPTY_MASK                                                               0x00100000W
#define SDMA2_STATUS_WEG__MC_WD_WET_STAWW_MASK                                                                0x00200000W
#define SDMA2_STATUS_WEG__MC_WD_NO_POWW_IDWE_MASK                                                             0x00400000W
#define SDMA2_STATUS_WEG__PWEV_CMD_IDWE_MASK                                                                  0x02000000W
#define SDMA2_STATUS_WEG__SEM_IDWE_MASK                                                                       0x04000000W
#define SDMA2_STATUS_WEG__SEM_WEQ_STAWW_MASK                                                                  0x08000000W
#define SDMA2_STATUS_WEG__SEM_WESP_STATE_MASK                                                                 0x30000000W
#define SDMA2_STATUS_WEG__INT_IDWE_MASK                                                                       0x40000000W
#define SDMA2_STATUS_WEG__INT_WEQ_STAWW_MASK                                                                  0x80000000W
//SDMA2_STATUS1_WEG
#define SDMA2_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x0
#define SDMA2_STATUS1_WEG__CE_WW_IDWE__SHIFT                                                                  0x1
#define SDMA2_STATUS1_WEG__CE_SPWIT_IDWE__SHIFT                                                               0x2
#define SDMA2_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x3
#define SDMA2_STATUS1_WEG__CE_OUT_IDWE__SHIFT                                                                 0x4
#define SDMA2_STATUS1_WEG__CE_IN_IDWE__SHIFT                                                                  0x5
#define SDMA2_STATUS1_WEG__CE_DST_IDWE__SHIFT                                                                 0x6
#define SDMA2_STATUS1_WEG__CE_CMD_IDWE__SHIFT                                                                 0x9
#define SDMA2_STATUS1_WEG__CE_AFIFO_FUWW__SHIFT                                                               0xa
#define SDMA2_STATUS1_WEG__CE_INFO_FUWW__SHIFT                                                                0xd
#define SDMA2_STATUS1_WEG__CE_INFO1_FUWW__SHIFT                                                               0xe
#define SDMA2_STATUS1_WEG__EX_STAWT__SHIFT                                                                    0xf
#define SDMA2_STATUS1_WEG__CE_WD_STAWW__SHIFT                                                                 0x11
#define SDMA2_STATUS1_WEG__CE_WW_STAWW__SHIFT                                                                 0x12
#define SDMA2_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000001W
#define SDMA2_STATUS1_WEG__CE_WW_IDWE_MASK                                                                    0x00000002W
#define SDMA2_STATUS1_WEG__CE_SPWIT_IDWE_MASK                                                                 0x00000004W
#define SDMA2_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000008W
#define SDMA2_STATUS1_WEG__CE_OUT_IDWE_MASK                                                                   0x00000010W
#define SDMA2_STATUS1_WEG__CE_IN_IDWE_MASK                                                                    0x00000020W
#define SDMA2_STATUS1_WEG__CE_DST_IDWE_MASK                                                                   0x00000040W
#define SDMA2_STATUS1_WEG__CE_CMD_IDWE_MASK                                                                   0x00000200W
#define SDMA2_STATUS1_WEG__CE_AFIFO_FUWW_MASK                                                                 0x00000400W
#define SDMA2_STATUS1_WEG__CE_INFO_FUWW_MASK                                                                  0x00002000W
#define SDMA2_STATUS1_WEG__CE_INFO1_FUWW_MASK                                                                 0x00004000W
#define SDMA2_STATUS1_WEG__EX_STAWT_MASK                                                                      0x00008000W
#define SDMA2_STATUS1_WEG__CE_WD_STAWW_MASK                                                                   0x00020000W
#define SDMA2_STATUS1_WEG__CE_WW_STAWW_MASK                                                                   0x00040000W
//SDMA2_WD_BUWST_CNTW
#define SDMA2_WD_BUWST_CNTW__WD_BUWST__SHIFT                                                                  0x0
#define SDMA2_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST__SHIFT                                                       0x2
#define SDMA2_WD_BUWST_CNTW__WD_BUWST_MASK                                                                    0x00000003W
#define SDMA2_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST_MASK                                                         0x0000000CW
//SDMA2_HBM_PAGE_CONFIG
#define SDMA2_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT                                                      0x0
#define SDMA2_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK                                                        0x00000003W
//SDMA2_UCODE_CHECKSUM
#define SDMA2_UCODE_CHECKSUM__DATA__SHIFT                                                                     0x0
#define SDMA2_UCODE_CHECKSUM__DATA_MASK                                                                       0xFFFFFFFFW
//SDMA2_F32_CNTW
#define SDMA2_F32_CNTW__HAWT__SHIFT                                                                           0x0
#define SDMA2_F32_CNTW__STEP__SHIFT                                                                           0x1
#define SDMA2_F32_CNTW__WESET__SHIFT                                                                          0x8
#define SDMA2_F32_CNTW__HAWT_MASK                                                                             0x00000001W
#define SDMA2_F32_CNTW__STEP_MASK                                                                             0x00000002W
#define SDMA2_F32_CNTW__WESET_MASK                                                                            0x00000100W
//SDMA2_FWEEZE
#define SDMA2_FWEEZE__PWEEMPT__SHIFT                                                                          0x0
#define SDMA2_FWEEZE__FWEEZE__SHIFT                                                                           0x4
#define SDMA2_FWEEZE__FWOZEN__SHIFT                                                                           0x5
#define SDMA2_FWEEZE__F32_FWEEZE__SHIFT                                                                       0x6
#define SDMA2_FWEEZE__PWEEMPT_MASK                                                                            0x00000001W
#define SDMA2_FWEEZE__FWEEZE_MASK                                                                             0x00000010W
#define SDMA2_FWEEZE__FWOZEN_MASK                                                                             0x00000020W
#define SDMA2_FWEEZE__F32_FWEEZE_MASK                                                                         0x00000040W
//SDMA2_PHASE0_QUANTUM
#define SDMA2_PHASE0_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA2_PHASE0_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA2_PHASE0_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA2_PHASE0_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA2_PHASE0_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA2_PHASE0_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA2_PHASE1_QUANTUM
#define SDMA2_PHASE1_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA2_PHASE1_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA2_PHASE1_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA2_PHASE1_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA2_PHASE1_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA2_PHASE1_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//CC_SDMA2_EDC_CONFIG
#define CC_SDMA2_EDC_CONFIG__DIS_EDC__SHIFT                                                                   0x1
#define CC_SDMA2_EDC_CONFIG__DIS_EDC_MASK                                                                     0x00000002W
//SDMA2_BA_THWESHOWD
#define SDMA2_BA_THWESHOWD__WEAD_THWES__SHIFT                                                                 0x0
#define SDMA2_BA_THWESHOWD__WWITE_THWES__SHIFT                                                                0x10
#define SDMA2_BA_THWESHOWD__WEAD_THWES_MASK                                                                   0x000003FFW
#define SDMA2_BA_THWESHOWD__WWITE_THWES_MASK                                                                  0x03FF0000W
//SDMA2_ID
#define SDMA2_ID__DEVICE_ID__SHIFT                                                                            0x0
#define SDMA2_ID__DEVICE_ID_MASK                                                                              0x000000FFW
//SDMA2_VEWSION
#define SDMA2_VEWSION__MINVEW__SHIFT                                                                          0x0
#define SDMA2_VEWSION__MAJVEW__SHIFT                                                                          0x8
#define SDMA2_VEWSION__WEV__SHIFT                                                                             0x10
#define SDMA2_VEWSION__MINVEW_MASK                                                                            0x0000007FW
#define SDMA2_VEWSION__MAJVEW_MASK                                                                            0x00007F00W
#define SDMA2_VEWSION__WEV_MASK                                                                               0x003F0000W
//SDMA2_EDC_COUNTEW
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED__SHIFT                                                    0x0
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED__SHIFT                                                    0x2
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED__SHIFT                                                    0x4
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED__SHIFT                                                    0x6
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED__SHIFT                                                    0x8
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED__SHIFT                                                    0xa
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED__SHIFT                                                    0xc
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED__SHIFT                                                    0xe
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED__SHIFT                                                    0x10
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED__SHIFT                                                    0x12
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED__SHIFT                                                   0x14
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED__SHIFT                                                   0x16
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED__SHIFT                                                   0x18
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED__SHIFT                                                   0x1a
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED__SHIFT                                                   0x1c
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED__SHIFT                                                   0x1e
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED_MASK                                                      0x00000003W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED_MASK                                                      0x0000000CW
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED_MASK                                                      0x00000030W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED_MASK                                                      0x000000C0W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED_MASK                                                      0x00000300W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED_MASK                                                      0x00000C00W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED_MASK                                                      0x00003000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED_MASK                                                      0x0000C000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED_MASK                                                      0x00030000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED_MASK                                                      0x000C0000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED_MASK                                                     0x00300000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED_MASK                                                     0x00C00000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED_MASK                                                     0x03000000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED_MASK                                                     0x0C000000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED_MASK                                                     0x30000000W
#define SDMA2_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED_MASK                                                     0xC0000000W
//SDMA2_EDC_COUNTEW2
#define SDMA2_EDC_COUNTEW2__SDMA_UCODE_BUF_SED__SHIFT                                                         0x0
#define SDMA2_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED__SHIFT                                                        0x2
#define SDMA2_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED__SHIFT                                                        0x4
#define SDMA2_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED__SHIFT                                                     0x6
#define SDMA2_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED__SHIFT                                                  0x8
#define SDMA2_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED__SHIFT                                                     0xa
#define SDMA2_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED__SHIFT                                                     0xc
#define SDMA2_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED__SHIFT                                                    0xe
#define SDMA2_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED__SHIFT                                                   0x10
#define SDMA2_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED__SHIFT                                                      0x12
#define SDMA2_EDC_COUNTEW2__SDMA_UCODE_BUF_SED_MASK                                                           0x00000003W
#define SDMA2_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED_MASK                                                          0x0000000CW
#define SDMA2_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED_MASK                                                          0x00000030W
#define SDMA2_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED_MASK                                                       0x000000C0W
#define SDMA2_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED_MASK                                                    0x00000300W
#define SDMA2_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED_MASK                                                       0x00000C00W
#define SDMA2_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED_MASK                                                       0x00003000W
#define SDMA2_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED_MASK                                                      0x0000C000W
#define SDMA2_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED_MASK                                                     0x00030000W
#define SDMA2_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED_MASK                                                        0x000C0000W
//SDMA2_STATUS2_WEG
#define SDMA2_STATUS2_WEG__ID__SHIFT                                                                          0x0
#define SDMA2_STATUS2_WEG__F32_INSTW_PTW__SHIFT                                                               0x3
#define SDMA2_STATUS2_WEG__CMD_OP__SHIFT                                                                      0x10
#define SDMA2_STATUS2_WEG__ID_MASK                                                                            0x00000007W
#define SDMA2_STATUS2_WEG__F32_INSTW_PTW_MASK                                                                 0x0000FFF8W
#define SDMA2_STATUS2_WEG__CMD_OP_MASK                                                                        0xFFFF0000W
//SDMA2_ATOMIC_CNTW
#define SDMA2_ATOMIC_CNTW__WOOP_TIMEW__SHIFT                                                                  0x0
#define SDMA2_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE__SHIFT                                                       0x1f
#define SDMA2_ATOMIC_CNTW__WOOP_TIMEW_MASK                                                                    0x7FFFFFFFW
#define SDMA2_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE_MASK                                                         0x80000000W
//SDMA2_ATOMIC_PWEOP_WO
#define SDMA2_ATOMIC_PWEOP_WO__DATA__SHIFT                                                                    0x0
#define SDMA2_ATOMIC_PWEOP_WO__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA2_ATOMIC_PWEOP_HI
#define SDMA2_ATOMIC_PWEOP_HI__DATA__SHIFT                                                                    0x0
#define SDMA2_ATOMIC_PWEOP_HI__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA2_UTCW1_CNTW
#define SDMA2_UTCW1_CNTW__WEDO_ENABWE__SHIFT                                                                  0x0
#define SDMA2_UTCW1_CNTW__WEDO_DEWAY__SHIFT                                                                   0x1
#define SDMA2_UTCW1_CNTW__WEDO_WATEWMK__SHIFT                                                                 0xb
#define SDMA2_UTCW1_CNTW__INVACK_DEWAY__SHIFT                                                                 0xe
#define SDMA2_UTCW1_CNTW__WEQW2_CWEDIT__SHIFT                                                                 0x18
#define SDMA2_UTCW1_CNTW__VADDW_WATEWMK__SHIFT                                                                0x1d
#define SDMA2_UTCW1_CNTW__WEDO_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_UTCW1_CNTW__WEDO_DEWAY_MASK                                                                     0x000007FEW
#define SDMA2_UTCW1_CNTW__WEDO_WATEWMK_MASK                                                                   0x00003800W
#define SDMA2_UTCW1_CNTW__INVACK_DEWAY_MASK                                                                   0x00FFC000W
#define SDMA2_UTCW1_CNTW__WEQW2_CWEDIT_MASK                                                                   0x1F000000W
#define SDMA2_UTCW1_CNTW__VADDW_WATEWMK_MASK                                                                  0xE0000000W
//SDMA2_UTCW1_WATEWMK
#define SDMA2_UTCW1_WATEWMK__WEQ_WATEWMK__SHIFT                                                               0x0
#define SDMA2_UTCW1_WATEWMK__WEQ_DEPTH__SHIFT                                                                 0x3
#define SDMA2_UTCW1_WATEWMK__PAGE_WATEWMK__SHIFT                                                              0x5
#define SDMA2_UTCW1_WATEWMK__INVWEQ_WATEWMK__SHIFT                                                            0x8
#define SDMA2_UTCW1_WATEWMK__WESEWVED__SHIFT                                                                  0x10
#define SDMA2_UTCW1_WATEWMK__WEQ_WATEWMK_MASK                                                                 0x00000007W
#define SDMA2_UTCW1_WATEWMK__WEQ_DEPTH_MASK                                                                   0x00000018W
#define SDMA2_UTCW1_WATEWMK__PAGE_WATEWMK_MASK                                                                0x000000E0W
#define SDMA2_UTCW1_WATEWMK__INVWEQ_WATEWMK_MASK                                                              0x0000FF00W
#define SDMA2_UTCW1_WATEWMK__WESEWVED_MASK                                                                    0xFFFF0000W
//SDMA2_UTCW1_WD_STATUS
#define SDMA2_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA2_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA2_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA2_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA2_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA2_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA2_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA2_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA2_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA2_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA2_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA2_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA2_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA2_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA2_UTCW1_WD_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA2_UTCW1_WD_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA2_UTCW1_WD_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA2_UTCW1_WD_STATUS__CE_W1_STAWW__SHIFT                                                             0x15
#define SDMA2_UTCW1_WD_STATUS__NEXT_WD_VECTOW__SHIFT                                                          0x16
#define SDMA2_UTCW1_WD_STATUS__MEWGE_STATE__SHIFT                                                             0x1a
#define SDMA2_UTCW1_WD_STATUS__ADDW_WD_WTW__SHIFT                                                             0x1d
#define SDMA2_UTCW1_WD_STATUS__WPTW_POWWING__SHIFT                                                            0x1e
#define SDMA2_UTCW1_WD_STATUS__INVWEQ_SIZE__SHIFT                                                             0x1f
#define SDMA2_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA2_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA2_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA2_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA2_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA2_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA2_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA2_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA2_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA2_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA2_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA2_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA2_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA2_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA2_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA2_UTCW1_WD_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA2_UTCW1_WD_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA2_UTCW1_WD_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA2_UTCW1_WD_STATUS__CE_W1_STAWW_MASK                                                               0x00200000W
#define SDMA2_UTCW1_WD_STATUS__NEXT_WD_VECTOW_MASK                                                            0x03C00000W
#define SDMA2_UTCW1_WD_STATUS__MEWGE_STATE_MASK                                                               0x1C000000W
#define SDMA2_UTCW1_WD_STATUS__ADDW_WD_WTW_MASK                                                               0x20000000W
#define SDMA2_UTCW1_WD_STATUS__WPTW_POWWING_MASK                                                              0x40000000W
#define SDMA2_UTCW1_WD_STATUS__INVWEQ_SIZE_MASK                                                               0x80000000W
//SDMA2_UTCW1_WW_STATUS
#define SDMA2_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA2_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA2_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA2_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA2_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA2_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA2_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA2_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA2_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA2_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA2_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA2_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA2_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA2_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA2_UTCW1_WW_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA2_UTCW1_WW_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA2_UTCW1_WW_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA2_UTCW1_WW_STATUS__F32_WW_WTW__SHIFT                                                              0x15
#define SDMA2_UTCW1_WW_STATUS__NEXT_WW_VECTOW__SHIFT                                                          0x16
#define SDMA2_UTCW1_WW_STATUS__MEWGE_STATE__SHIFT                                                             0x19
#define SDMA2_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY__SHIFT                                                    0x1c
#define SDMA2_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW__SHIFT                                                     0x1d
#define SDMA2_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY__SHIFT                                                   0x1e
#define SDMA2_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW__SHIFT                                                    0x1f
#define SDMA2_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA2_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA2_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA2_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA2_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA2_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA2_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA2_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA2_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA2_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA2_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA2_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA2_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA2_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA2_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA2_UTCW1_WW_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA2_UTCW1_WW_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA2_UTCW1_WW_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA2_UTCW1_WW_STATUS__F32_WW_WTW_MASK                                                                0x00200000W
#define SDMA2_UTCW1_WW_STATUS__NEXT_WW_VECTOW_MASK                                                            0x01C00000W
#define SDMA2_UTCW1_WW_STATUS__MEWGE_STATE_MASK                                                               0x0E000000W
#define SDMA2_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY_MASK                                                      0x10000000W
#define SDMA2_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW_MASK                                                       0x20000000W
#define SDMA2_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY_MASK                                                     0x40000000W
#define SDMA2_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW_MASK                                                      0x80000000W
//SDMA2_UTCW1_INV0
#define SDMA2_UTCW1_INV0__INV_MIDDWE__SHIFT                                                                   0x0
#define SDMA2_UTCW1_INV0__WD_TIMEOUT__SHIFT                                                                   0x1
#define SDMA2_UTCW1_INV0__WW_TIMEOUT__SHIFT                                                                   0x2
#define SDMA2_UTCW1_INV0__WD_IN_INVADW__SHIFT                                                                 0x3
#define SDMA2_UTCW1_INV0__WW_IN_INVADW__SHIFT                                                                 0x4
#define SDMA2_UTCW1_INV0__PAGE_NUWW_SW__SHIFT                                                                 0x5
#define SDMA2_UTCW1_INV0__XNACK_IS_INVADW__SHIFT                                                              0x6
#define SDMA2_UTCW1_INV0__INVWEQ_ENABWE__SHIFT                                                                0x7
#define SDMA2_UTCW1_INV0__NACK_TIMEOUT_SW__SHIFT                                                              0x8
#define SDMA2_UTCW1_INV0__NFWUSH_INV_IDWE__SHIFT                                                              0x9
#define SDMA2_UTCW1_INV0__FWUSH_INV_IDWE__SHIFT                                                               0xa
#define SDMA2_UTCW1_INV0__INV_FWUSHTYPE__SHIFT                                                                0xb
#define SDMA2_UTCW1_INV0__INV_VMID_VEC__SHIFT                                                                 0xc
#define SDMA2_UTCW1_INV0__INV_ADDW_HI__SHIFT                                                                  0x1c
#define SDMA2_UTCW1_INV0__INV_MIDDWE_MASK                                                                     0x00000001W
#define SDMA2_UTCW1_INV0__WD_TIMEOUT_MASK                                                                     0x00000002W
#define SDMA2_UTCW1_INV0__WW_TIMEOUT_MASK                                                                     0x00000004W
#define SDMA2_UTCW1_INV0__WD_IN_INVADW_MASK                                                                   0x00000008W
#define SDMA2_UTCW1_INV0__WW_IN_INVADW_MASK                                                                   0x00000010W
#define SDMA2_UTCW1_INV0__PAGE_NUWW_SW_MASK                                                                   0x00000020W
#define SDMA2_UTCW1_INV0__XNACK_IS_INVADW_MASK                                                                0x00000040W
#define SDMA2_UTCW1_INV0__INVWEQ_ENABWE_MASK                                                                  0x00000080W
#define SDMA2_UTCW1_INV0__NACK_TIMEOUT_SW_MASK                                                                0x00000100W
#define SDMA2_UTCW1_INV0__NFWUSH_INV_IDWE_MASK                                                                0x00000200W
#define SDMA2_UTCW1_INV0__FWUSH_INV_IDWE_MASK                                                                 0x00000400W
#define SDMA2_UTCW1_INV0__INV_FWUSHTYPE_MASK                                                                  0x00000800W
#define SDMA2_UTCW1_INV0__INV_VMID_VEC_MASK                                                                   0x0FFFF000W
#define SDMA2_UTCW1_INV0__INV_ADDW_HI_MASK                                                                    0xF0000000W
//SDMA2_UTCW1_INV1
#define SDMA2_UTCW1_INV1__INV_ADDW_WO__SHIFT                                                                  0x0
#define SDMA2_UTCW1_INV1__INV_ADDW_WO_MASK                                                                    0xFFFFFFFFW
//SDMA2_UTCW1_INV2
#define SDMA2_UTCW1_INV2__INV_NFWUSH_VMID_VEC__SHIFT                                                          0x0
#define SDMA2_UTCW1_INV2__INV_NFWUSH_VMID_VEC_MASK                                                            0xFFFFFFFFW
//SDMA2_UTCW1_WD_XNACK0
#define SDMA2_UTCW1_WD_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA2_UTCW1_WD_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA2_UTCW1_WD_XNACK1
#define SDMA2_UTCW1_WD_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA2_UTCW1_WD_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA2_UTCW1_WD_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA2_UTCW1_WD_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA2_UTCW1_WD_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA2_UTCW1_WD_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA2_UTCW1_WD_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA2_UTCW1_WD_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA2_UTCW1_WW_XNACK0
#define SDMA2_UTCW1_WW_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA2_UTCW1_WW_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA2_UTCW1_WW_XNACK1
#define SDMA2_UTCW1_WW_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA2_UTCW1_WW_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA2_UTCW1_WW_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA2_UTCW1_WW_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA2_UTCW1_WW_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA2_UTCW1_WW_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA2_UTCW1_WW_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA2_UTCW1_WW_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA2_UTCW1_TIMEOUT
#define SDMA2_UTCW1_TIMEOUT__WD_XNACK_WIMIT__SHIFT                                                            0x0
#define SDMA2_UTCW1_TIMEOUT__WW_XNACK_WIMIT__SHIFT                                                            0x10
#define SDMA2_UTCW1_TIMEOUT__WD_XNACK_WIMIT_MASK                                                              0x0000FFFFW
#define SDMA2_UTCW1_TIMEOUT__WW_XNACK_WIMIT_MASK                                                              0xFFFF0000W
//SDMA2_UTCW1_PAGE
#define SDMA2_UTCW1_PAGE__VM_HOWE__SHIFT                                                                      0x0
#define SDMA2_UTCW1_PAGE__WEQ_TYPE__SHIFT                                                                     0x1
#define SDMA2_UTCW1_PAGE__USE_MTYPE__SHIFT                                                                    0x6
#define SDMA2_UTCW1_PAGE__USE_PT_SNOOP__SHIFT                                                                 0x9
#define SDMA2_UTCW1_PAGE__VM_HOWE_MASK                                                                        0x00000001W
#define SDMA2_UTCW1_PAGE__WEQ_TYPE_MASK                                                                       0x0000001EW
#define SDMA2_UTCW1_PAGE__USE_MTYPE_MASK                                                                      0x000001C0W
#define SDMA2_UTCW1_PAGE__USE_PT_SNOOP_MASK                                                                   0x00000200W
//SDMA2_POWEW_CNTW_IDWE
#define SDMA2_POWEW_CNTW_IDWE__DEWAY0__SHIFT                                                                  0x0
#define SDMA2_POWEW_CNTW_IDWE__DEWAY1__SHIFT                                                                  0x10
#define SDMA2_POWEW_CNTW_IDWE__DEWAY2__SHIFT                                                                  0x18
#define SDMA2_POWEW_CNTW_IDWE__DEWAY0_MASK                                                                    0x0000FFFFW
#define SDMA2_POWEW_CNTW_IDWE__DEWAY1_MASK                                                                    0x00FF0000W
#define SDMA2_POWEW_CNTW_IDWE__DEWAY2_MASK                                                                    0xFF000000W
//SDMA2_WEWAX_OWDEWING_WUT
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED0__SHIFT                                                            0x0
#define SDMA2_WEWAX_OWDEWING_WUT__COPY__SHIFT                                                                 0x1
#define SDMA2_WEWAX_OWDEWING_WUT__WWITE__SHIFT                                                                0x2
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED3__SHIFT                                                            0x3
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED4__SHIFT                                                            0x4
#define SDMA2_WEWAX_OWDEWING_WUT__FENCE__SHIFT                                                                0x5
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED76__SHIFT                                                           0x6
#define SDMA2_WEWAX_OWDEWING_WUT__POWW_MEM__SHIFT                                                             0x8
#define SDMA2_WEWAX_OWDEWING_WUT__COND_EXE__SHIFT                                                             0x9
#define SDMA2_WEWAX_OWDEWING_WUT__ATOMIC__SHIFT                                                               0xa
#define SDMA2_WEWAX_OWDEWING_WUT__CONST_FIWW__SHIFT                                                           0xb
#define SDMA2_WEWAX_OWDEWING_WUT__PTEPDE__SHIFT                                                               0xc
#define SDMA2_WEWAX_OWDEWING_WUT__TIMESTAMP__SHIFT                                                            0xd
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED__SHIFT                                                             0xe
#define SDMA2_WEWAX_OWDEWING_WUT__WOWWD_SWITCH__SHIFT                                                         0x1b
#define SDMA2_WEWAX_OWDEWING_WUT__WPTW_WWB__SHIFT                                                             0x1c
#define SDMA2_WEWAX_OWDEWING_WUT__WPTW_POWW__SHIFT                                                            0x1d
#define SDMA2_WEWAX_OWDEWING_WUT__IB_FETCH__SHIFT                                                             0x1e
#define SDMA2_WEWAX_OWDEWING_WUT__WB_FETCH__SHIFT                                                             0x1f
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED0_MASK                                                              0x00000001W
#define SDMA2_WEWAX_OWDEWING_WUT__COPY_MASK                                                                   0x00000002W
#define SDMA2_WEWAX_OWDEWING_WUT__WWITE_MASK                                                                  0x00000004W
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED3_MASK                                                              0x00000008W
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED4_MASK                                                              0x00000010W
#define SDMA2_WEWAX_OWDEWING_WUT__FENCE_MASK                                                                  0x00000020W
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED76_MASK                                                             0x000000C0W
#define SDMA2_WEWAX_OWDEWING_WUT__POWW_MEM_MASK                                                               0x00000100W
#define SDMA2_WEWAX_OWDEWING_WUT__COND_EXE_MASK                                                               0x00000200W
#define SDMA2_WEWAX_OWDEWING_WUT__ATOMIC_MASK                                                                 0x00000400W
#define SDMA2_WEWAX_OWDEWING_WUT__CONST_FIWW_MASK                                                             0x00000800W
#define SDMA2_WEWAX_OWDEWING_WUT__PTEPDE_MASK                                                                 0x00001000W
#define SDMA2_WEWAX_OWDEWING_WUT__TIMESTAMP_MASK                                                              0x00002000W
#define SDMA2_WEWAX_OWDEWING_WUT__WESEWVED_MASK                                                               0x07FFC000W
#define SDMA2_WEWAX_OWDEWING_WUT__WOWWD_SWITCH_MASK                                                           0x08000000W
#define SDMA2_WEWAX_OWDEWING_WUT__WPTW_WWB_MASK                                                               0x10000000W
#define SDMA2_WEWAX_OWDEWING_WUT__WPTW_POWW_MASK                                                              0x20000000W
#define SDMA2_WEWAX_OWDEWING_WUT__IB_FETCH_MASK                                                               0x40000000W
#define SDMA2_WEWAX_OWDEWING_WUT__WB_FETCH_MASK                                                               0x80000000W
//SDMA2_CHICKEN_BITS_2
#define SDMA2_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY__SHIFT                                                       0x0
#define SDMA2_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN__SHIFT                                                     0x4
#define SDMA2_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY_MASK                                                         0x0000000FW
#define SDMA2_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN_MASK                                                       0x00000010W
//SDMA2_STATUS3_WEG
#define SDMA2_STATUS3_WEG__CMD_OP_STATUS__SHIFT                                                               0x0
#define SDMA2_STATUS3_WEG__PWEV_VM_CMD__SHIFT                                                                 0x10
#define SDMA2_STATUS3_WEG__EXCEPTION_IDWE__SHIFT                                                              0x14
#define SDMA2_STATUS3_WEG__QUEUE_ID_MATCH__SHIFT                                                              0x15
#define SDMA2_STATUS3_WEG__INT_QUEUE_ID__SHIFT                                                                0x16
#define SDMA2_STATUS3_WEG__CMD_OP_STATUS_MASK                                                                 0x0000FFFFW
#define SDMA2_STATUS3_WEG__PWEV_VM_CMD_MASK                                                                   0x000F0000W
#define SDMA2_STATUS3_WEG__EXCEPTION_IDWE_MASK                                                                0x00100000W
#define SDMA2_STATUS3_WEG__QUEUE_ID_MATCH_MASK                                                                0x00200000W
#define SDMA2_STATUS3_WEG__INT_QUEUE_ID_MASK                                                                  0x03C00000W
//SDMA2_PHYSICAW_ADDW_WO
#define SDMA2_PHYSICAW_ADDW_WO__D_VAWID__SHIFT                                                                0x0
#define SDMA2_PHYSICAW_ADDW_WO__DIWTY__SHIFT                                                                  0x1
#define SDMA2_PHYSICAW_ADDW_WO__PHY_VAWID__SHIFT                                                              0x2
#define SDMA2_PHYSICAW_ADDW_WO__ADDW__SHIFT                                                                   0xc
#define SDMA2_PHYSICAW_ADDW_WO__D_VAWID_MASK                                                                  0x00000001W
#define SDMA2_PHYSICAW_ADDW_WO__DIWTY_MASK                                                                    0x00000002W
#define SDMA2_PHYSICAW_ADDW_WO__PHY_VAWID_MASK                                                                0x00000004W
#define SDMA2_PHYSICAW_ADDW_WO__ADDW_MASK                                                                     0xFFFFF000W
//SDMA2_PHYSICAW_ADDW_HI
#define SDMA2_PHYSICAW_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_PHYSICAW_ADDW_HI__ADDW_MASK                                                                     0x0000FFFFW
//SDMA2_PHASE2_QUANTUM
#define SDMA2_PHASE2_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA2_PHASE2_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA2_PHASE2_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA2_PHASE2_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA2_PHASE2_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA2_PHASE2_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA2_EWWOW_WOG
#define SDMA2_EWWOW_WOG__OVEWWIDE__SHIFT                                                                      0x0
#define SDMA2_EWWOW_WOG__STATUS__SHIFT                                                                        0x10
#define SDMA2_EWWOW_WOG__OVEWWIDE_MASK                                                                        0x0000FFFFW
#define SDMA2_EWWOW_WOG__STATUS_MASK                                                                          0xFFFF0000W
//SDMA2_PUB_DUMMY_WEG0
#define SDMA2_PUB_DUMMY_WEG0__VAWUE__SHIFT                                                                    0x0
#define SDMA2_PUB_DUMMY_WEG0__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA2_PUB_DUMMY_WEG1
#define SDMA2_PUB_DUMMY_WEG1__VAWUE__SHIFT                                                                    0x0
#define SDMA2_PUB_DUMMY_WEG1__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA2_PUB_DUMMY_WEG2
#define SDMA2_PUB_DUMMY_WEG2__VAWUE__SHIFT                                                                    0x0
#define SDMA2_PUB_DUMMY_WEG2__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA2_PUB_DUMMY_WEG3
#define SDMA2_PUB_DUMMY_WEG3__VAWUE__SHIFT                                                                    0x0
#define SDMA2_PUB_DUMMY_WEG3__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA2_F32_COUNTEW
#define SDMA2_F32_COUNTEW__VAWUE__SHIFT                                                                       0x0
#define SDMA2_F32_COUNTEW__VAWUE_MASK                                                                         0xFFFFFFFFW
//SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT__SHIFT                                       0x0
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW__SHIFT                                             0x8
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW__SHIFT                                              0x10
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY__SHIFT                                                0x18
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW__SHIFT                                                 0x19
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE__SHIFT                                      0x1a
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT_MASK                                         0x0000000FW
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW_MASK                                               0x0000FF00W
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW_MASK                                                0x00FF0000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY_MASK                                                  0x01000000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW_MASK                                                   0x02000000W
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE_MASK                                        0x04000000W
//SDMA2_PEWFCNT_MISC_CNTW
#define SDMA2_PEWFCNT_MISC_CNTW__CMD_OP__SHIFT                                                                0x0
#define SDMA2_PEWFCNT_MISC_CNTW__CMD_OP_MASK                                                                  0x0000FFFFW
//SDMA2_PEWFCNT_PEWFCOUNTEW_WO
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO__SHIFT                                                       0x0
#define SDMA2_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO_MASK                                                         0xFFFFFFFFW
//SDMA2_PEWFCNT_PEWFCOUNTEW_HI
#define SDMA2_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI__SHIFT                                                       0x0
#define SDMA2_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE__SHIFT                                                    0x10
#define SDMA2_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI_MASK                                                         0x0000FFFFW
#define SDMA2_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE_MASK                                                      0xFFFF0000W
//SDMA2_CWD_CNTW
#define SDMA2_CWD_CNTW__MC_WWWEQ_CWEDIT__SHIFT                                                                0x7
#define SDMA2_CWD_CNTW__MC_WDWEQ_CWEDIT__SHIFT                                                                0xd
#define SDMA2_CWD_CNTW__MC_WWWEQ_CWEDIT_MASK                                                                  0x00001F80W
#define SDMA2_CWD_CNTW__MC_WDWEQ_CWEDIT_MASK                                                                  0x0007E000W
//SDMA2_UWV_CNTW
#define SDMA2_UWV_CNTW__HYSTEWESIS__SHIFT                                                                     0x0
#define SDMA2_UWV_CNTW__ENTEW_UWV_INT_CWW__SHIFT                                                              0x1b
#define SDMA2_UWV_CNTW__EXIT_UWV_INT_CWW__SHIFT                                                               0x1c
#define SDMA2_UWV_CNTW__ENTEW_UWV_INT__SHIFT                                                                  0x1d
#define SDMA2_UWV_CNTW__EXIT_UWV_INT__SHIFT                                                                   0x1e
#define SDMA2_UWV_CNTW__UWV_STATUS__SHIFT                                                                     0x1f
#define SDMA2_UWV_CNTW__HYSTEWESIS_MASK                                                                       0x0000001FW
#define SDMA2_UWV_CNTW__ENTEW_UWV_INT_CWW_MASK                                                                0x08000000W
#define SDMA2_UWV_CNTW__EXIT_UWV_INT_CWW_MASK                                                                 0x10000000W
#define SDMA2_UWV_CNTW__ENTEW_UWV_INT_MASK                                                                    0x20000000W
#define SDMA2_UWV_CNTW__EXIT_UWV_INT_MASK                                                                     0x40000000W
#define SDMA2_UWV_CNTW__UWV_STATUS_MASK                                                                       0x80000000W
//SDMA2_EA_DBIT_ADDW_DATA
#define SDMA2_EA_DBIT_ADDW_DATA__VAWUE__SHIFT                                                                 0x0
#define SDMA2_EA_DBIT_ADDW_DATA__VAWUE_MASK                                                                   0xFFFFFFFFW
//SDMA2_EA_DBIT_ADDW_INDEX
#define SDMA2_EA_DBIT_ADDW_INDEX__VAWUE__SHIFT                                                                0x0
#define SDMA2_EA_DBIT_ADDW_INDEX__VAWUE_MASK                                                                  0x00000007W
//SDMA2_STATUS4_WEG
#define SDMA2_STATUS4_WEG__IDWE__SHIFT                                                                        0x0
#define SDMA2_STATUS4_WEG__IH_OUTSTANDING__SHIFT                                                              0x2
#define SDMA2_STATUS4_WEG__SEM_OUTSTANDING__SHIFT                                                             0x3
#define SDMA2_STATUS4_WEG__MMHUB_WD_OUTSTANDING__SHIFT                                                        0x4
#define SDMA2_STATUS4_WEG__MMHUB_WW_OUTSTANDING__SHIFT                                                        0x5
#define SDMA2_STATUS4_WEG__UTCW2_WD_OUTSTANDING__SHIFT                                                        0x6
#define SDMA2_STATUS4_WEG__UTCW2_WW_OUTSTANDING__SHIFT                                                        0x7
#define SDMA2_STATUS4_WEG__WEG_POWWING__SHIFT                                                                 0x8
#define SDMA2_STATUS4_WEG__MEM_POWWING__SHIFT                                                                 0x9
#define SDMA2_STATUS4_WEG__UTCW2_WD_XNACK__SHIFT                                                              0xa
#define SDMA2_STATUS4_WEG__UTCW2_WW_XNACK__SHIFT                                                              0xc
#define SDMA2_STATUS4_WEG__ACTIVE_QUEUE_ID__SHIFT                                                             0xe
#define SDMA2_STATUS4_WEG__SWIOV_WATING_WWCV_CMD__SHIFT                                                       0x12
#define SDMA2_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD__SHIFT                                                    0x13
#define SDMA2_STATUS4_WEG__IDWE_MASK                                                                          0x00000001W
#define SDMA2_STATUS4_WEG__IH_OUTSTANDING_MASK                                                                0x00000004W
#define SDMA2_STATUS4_WEG__SEM_OUTSTANDING_MASK                                                               0x00000008W
#define SDMA2_STATUS4_WEG__MMHUB_WD_OUTSTANDING_MASK                                                          0x00000010W
#define SDMA2_STATUS4_WEG__MMHUB_WW_OUTSTANDING_MASK                                                          0x00000020W
#define SDMA2_STATUS4_WEG__UTCW2_WD_OUTSTANDING_MASK                                                          0x00000040W
#define SDMA2_STATUS4_WEG__UTCW2_WW_OUTSTANDING_MASK                                                          0x00000080W
#define SDMA2_STATUS4_WEG__WEG_POWWING_MASK                                                                   0x00000100W
#define SDMA2_STATUS4_WEG__MEM_POWWING_MASK                                                                   0x00000200W
#define SDMA2_STATUS4_WEG__UTCW2_WD_XNACK_MASK                                                                0x00000C00W
#define SDMA2_STATUS4_WEG__UTCW2_WW_XNACK_MASK                                                                0x00003000W
#define SDMA2_STATUS4_WEG__ACTIVE_QUEUE_ID_MASK                                                               0x0003C000W
#define SDMA2_STATUS4_WEG__SWIOV_WATING_WWCV_CMD_MASK                                                         0x00040000W
#define SDMA2_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD_MASK                                                      0x00080000W
//SDMA2_SCWATCH_WAM_DATA
#define SDMA2_SCWATCH_WAM_DATA__DATA__SHIFT                                                                   0x0
#define SDMA2_SCWATCH_WAM_DATA__DATA_MASK                                                                     0xFFFFFFFFW
//SDMA2_SCWATCH_WAM_ADDW
#define SDMA2_SCWATCH_WAM_ADDW__ADDW__SHIFT                                                                   0x0
#define SDMA2_SCWATCH_WAM_ADDW__ADDW_MASK                                                                     0x0000007FW
//SDMA2_CE_CTWW
#define SDMA2_CE_CTWW__WD_WUT_WATEWMAWK__SHIFT                                                                0x0
#define SDMA2_CE_CTWW__WD_WUT_DEPTH__SHIFT                                                                    0x3
#define SDMA2_CE_CTWW__WW_AFIFO_WATEWMAWK__SHIFT                                                              0x5
#define SDMA2_CE_CTWW__WESEWVED__SHIFT                                                                        0x8
#define SDMA2_CE_CTWW__WD_WUT_WATEWMAWK_MASK                                                                  0x00000007W
#define SDMA2_CE_CTWW__WD_WUT_DEPTH_MASK                                                                      0x00000018W
#define SDMA2_CE_CTWW__WW_AFIFO_WATEWMAWK_MASK                                                                0x000000E0W
#define SDMA2_CE_CTWW__WESEWVED_MASK                                                                          0xFFFFFF00W
//SDMA2_WAS_STATUS
#define SDMA2_WAS_STATUS__WB_FETCH_ECC__SHIFT                                                                 0x0
#define SDMA2_WAS_STATUS__IB_FETCH_ECC__SHIFT                                                                 0x1
#define SDMA2_WAS_STATUS__F32_DATA_ECC__SHIFT                                                                 0x2
#define SDMA2_WAS_STATUS__SEM_WPTW_ATOMIC_ECC__SHIFT                                                          0x3
#define SDMA2_WAS_STATUS__COPY_DATA_ECC__SHIFT                                                                0x4
#define SDMA2_WAS_STATUS__SWAM_ECC__SHIFT                                                                     0x5
#define SDMA2_WAS_STATUS__WB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x8
#define SDMA2_WAS_STATUS__IB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x9
#define SDMA2_WAS_STATUS__F32_DATA_NACK_GEN_EWW__SHIFT                                                        0xa
#define SDMA2_WAS_STATUS__COPY_DATA_NACK_GEN_EWW__SHIFT                                                       0xb
#define SDMA2_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW__SHIFT                                                      0xc
#define SDMA2_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW__SHIFT                                                0xd
#define SDMA2_WAS_STATUS__WB_FETCH_ECC_MASK                                                                   0x00000001W
#define SDMA2_WAS_STATUS__IB_FETCH_ECC_MASK                                                                   0x00000002W
#define SDMA2_WAS_STATUS__F32_DATA_ECC_MASK                                                                   0x00000004W
#define SDMA2_WAS_STATUS__SEM_WPTW_ATOMIC_ECC_MASK                                                            0x00000008W
#define SDMA2_WAS_STATUS__COPY_DATA_ECC_MASK                                                                  0x00000010W
#define SDMA2_WAS_STATUS__SWAM_ECC_MASK                                                                       0x00000020W
#define SDMA2_WAS_STATUS__WB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000100W
#define SDMA2_WAS_STATUS__IB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000200W
#define SDMA2_WAS_STATUS__F32_DATA_NACK_GEN_EWW_MASK                                                          0x00000400W
#define SDMA2_WAS_STATUS__COPY_DATA_NACK_GEN_EWW_MASK                                                         0x00000800W
#define SDMA2_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW_MASK                                                        0x00001000W
#define SDMA2_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW_MASK                                                  0x00002000W
//SDMA2_CWK_STATUS
#define SDMA2_CWK_STATUS__DYN_CWK__SHIFT                                                                      0x0
#define SDMA2_CWK_STATUS__PTW_CWK__SHIFT                                                                      0x1
#define SDMA2_CWK_STATUS__WEG_CWK__SHIFT                                                                      0x2
#define SDMA2_CWK_STATUS__F32_CWK__SHIFT                                                                      0x3
#define SDMA2_CWK_STATUS__DYN_CWK_MASK                                                                        0x00000001W
#define SDMA2_CWK_STATUS__PTW_CWK_MASK                                                                        0x00000002W
#define SDMA2_CWK_STATUS__WEG_CWK_MASK                                                                        0x00000004W
#define SDMA2_CWK_STATUS__F32_CWK_MASK                                                                        0x00000008W
//SDMA2_GFX_WB_CNTW
#define SDMA2_GFX_WB_CNTW__WB_ENABWE__SHIFT                                                                   0x0
#define SDMA2_GFX_WB_CNTW__WB_SIZE__SHIFT                                                                     0x1
#define SDMA2_GFX_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                              0x9
#define SDMA2_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                       0xc
#define SDMA2_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                  0xd
#define SDMA2_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                        0x10
#define SDMA2_GFX_WB_CNTW__WB_PWIV__SHIFT                                                                     0x17
#define SDMA2_GFX_WB_CNTW__WB_VMID__SHIFT                                                                     0x18
#define SDMA2_GFX_WB_CNTW__WB_ENABWE_MASK                                                                     0x00000001W
#define SDMA2_GFX_WB_CNTW__WB_SIZE_MASK                                                                       0x0000003EW
#define SDMA2_GFX_WB_CNTW__WB_SWAP_ENABWE_MASK                                                                0x00000200W
#define SDMA2_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                         0x00001000W
#define SDMA2_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                    0x00002000W
#define SDMA2_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                          0x001F0000W
#define SDMA2_GFX_WB_CNTW__WB_PWIV_MASK                                                                       0x00800000W
#define SDMA2_GFX_WB_CNTW__WB_VMID_MASK                                                                       0x0F000000W
//SDMA2_GFX_WB_BASE
#define SDMA2_GFX_WB_BASE__ADDW__SHIFT                                                                        0x0
#define SDMA2_GFX_WB_BASE__ADDW_MASK                                                                          0xFFFFFFFFW
//SDMA2_GFX_WB_BASE_HI
#define SDMA2_GFX_WB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA2_GFX_WB_BASE_HI__ADDW_MASK                                                                       0x00FFFFFFW
//SDMA2_GFX_WB_WPTW
#define SDMA2_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA2_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW_HI
#define SDMA2_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA2_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW
#define SDMA2_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA2_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW_HI
#define SDMA2_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA2_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW_POWW_CNTW
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                            0x0
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                       0x1
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                   0x2
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                         0x4
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                   0x10
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                              0x00000001W
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                         0x00000002W
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                     0x00000004W
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                           0x0000FFF0W
#define SDMA2_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                     0xFFFF0000W
//SDMA2_GFX_WB_WPTW_ADDW_HI
#define SDMA2_GFX_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                                0x0
#define SDMA2_GFX_WB_WPTW_ADDW_HI__ADDW_MASK                                                                  0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW_ADDW_WO
#define SDMA2_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                        0x0
#define SDMA2_GFX_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                                0x2
#define SDMA2_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                          0x00000001W
#define SDMA2_GFX_WB_WPTW_ADDW_WO__ADDW_MASK                                                                  0xFFFFFFFCW
//SDMA2_GFX_IB_CNTW
#define SDMA2_GFX_IB_CNTW__IB_ENABWE__SHIFT                                                                   0x0
#define SDMA2_GFX_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                              0x4
#define SDMA2_GFX_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                            0x8
#define SDMA2_GFX_IB_CNTW__CMD_VMID__SHIFT                                                                    0x10
#define SDMA2_GFX_IB_CNTW__IB_ENABWE_MASK                                                                     0x00000001W
#define SDMA2_GFX_IB_CNTW__IB_SWAP_ENABWE_MASK                                                                0x00000010W
#define SDMA2_GFX_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                              0x00000100W
#define SDMA2_GFX_IB_CNTW__CMD_VMID_MASK                                                                      0x000F0000W
//SDMA2_GFX_IB_WPTW
#define SDMA2_GFX_IB_WPTW__OFFSET__SHIFT                                                                      0x2
#define SDMA2_GFX_IB_WPTW__OFFSET_MASK                                                                        0x003FFFFCW
//SDMA2_GFX_IB_OFFSET
#define SDMA2_GFX_IB_OFFSET__OFFSET__SHIFT                                                                    0x2
#define SDMA2_GFX_IB_OFFSET__OFFSET_MASK                                                                      0x003FFFFCW
//SDMA2_GFX_IB_BASE_WO
#define SDMA2_GFX_IB_BASE_WO__ADDW__SHIFT                                                                     0x5
#define SDMA2_GFX_IB_BASE_WO__ADDW_MASK                                                                       0xFFFFFFE0W
//SDMA2_GFX_IB_BASE_HI
#define SDMA2_GFX_IB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA2_GFX_IB_BASE_HI__ADDW_MASK                                                                       0xFFFFFFFFW
//SDMA2_GFX_IB_SIZE
#define SDMA2_GFX_IB_SIZE__SIZE__SHIFT                                                                        0x0
#define SDMA2_GFX_IB_SIZE__SIZE_MASK                                                                          0x000FFFFFW
//SDMA2_GFX_SKIP_CNTW
#define SDMA2_GFX_SKIP_CNTW__SKIP_COUNT__SHIFT                                                                0x0
#define SDMA2_GFX_SKIP_CNTW__SKIP_COUNT_MASK                                                                  0x000FFFFFW
//SDMA2_GFX_CONTEXT_STATUS
#define SDMA2_GFX_CONTEXT_STATUS__SEWECTED__SHIFT                                                             0x0
#define SDMA2_GFX_CONTEXT_STATUS__IDWE__SHIFT                                                                 0x2
#define SDMA2_GFX_CONTEXT_STATUS__EXPIWED__SHIFT                                                              0x3
#define SDMA2_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT                                                            0x4
#define SDMA2_GFX_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                           0x7
#define SDMA2_GFX_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                          0x8
#define SDMA2_GFX_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                            0x9
#define SDMA2_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                      0xa
#define SDMA2_GFX_CONTEXT_STATUS__SEWECTED_MASK                                                               0x00000001W
#define SDMA2_GFX_CONTEXT_STATUS__IDWE_MASK                                                                   0x00000004W
#define SDMA2_GFX_CONTEXT_STATUS__EXPIWED_MASK                                                                0x00000008W
#define SDMA2_GFX_CONTEXT_STATUS__EXCEPTION_MASK                                                              0x00000070W
#define SDMA2_GFX_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                             0x00000080W
#define SDMA2_GFX_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                            0x00000100W
#define SDMA2_GFX_CONTEXT_STATUS__PWEEMPTED_MASK                                                              0x00000200W
#define SDMA2_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                        0x00000400W
//SDMA2_GFX_DOOWBEWW
#define SDMA2_GFX_DOOWBEWW__ENABWE__SHIFT                                                                     0x1c
#define SDMA2_GFX_DOOWBEWW__CAPTUWED__SHIFT                                                                   0x1e
#define SDMA2_GFX_DOOWBEWW__ENABWE_MASK                                                                       0x10000000W
#define SDMA2_GFX_DOOWBEWW__CAPTUWED_MASK                                                                     0x40000000W
//SDMA2_GFX_CONTEXT_CNTW
#define SDMA2_GFX_CONTEXT_CNTW__WESUME_CTX__SHIFT                                                             0x10
#define SDMA2_GFX_CONTEXT_CNTW__SESSION_SEW__SHIFT                                                            0x18
#define SDMA2_GFX_CONTEXT_CNTW__WESUME_CTX_MASK                                                               0x00010000W
#define SDMA2_GFX_CONTEXT_CNTW__SESSION_SEW_MASK                                                              0x0F000000W
//SDMA2_GFX_STATUS
#define SDMA2_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                       0x0
#define SDMA2_GFX_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                          0x8
#define SDMA2_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                         0x000000FFW
#define SDMA2_GFX_STATUS__WPTW_UPDATE_PENDING_MASK                                                            0x00000100W
//SDMA2_GFX_DOOWBEWW_WOG
#define SDMA2_GFX_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                               0x0
#define SDMA2_GFX_DOOWBEWW_WOG__DATA__SHIFT                                                                   0x2
#define SDMA2_GFX_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                 0x00000001W
#define SDMA2_GFX_DOOWBEWW_WOG__DATA_MASK                                                                     0xFFFFFFFCW
//SDMA2_GFX_WATEWMAWK
#define SDMA2_GFX_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                            0x0
#define SDMA2_GFX_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                            0x10
#define SDMA2_GFX_WATEWMAWK__WD_OUTSTANDING_MASK                                                              0x00000FFFW
#define SDMA2_GFX_WATEWMAWK__WW_OUTSTANDING_MASK                                                              0x03FF0000W
//SDMA2_GFX_DOOWBEWW_OFFSET
#define SDMA2_GFX_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                              0x2
#define SDMA2_GFX_DOOWBEWW_OFFSET__OFFSET_MASK                                                                0x0FFFFFFCW
//SDMA2_GFX_CSA_ADDW_WO
#define SDMA2_GFX_CSA_ADDW_WO__ADDW__SHIFT                                                                    0x2
#define SDMA2_GFX_CSA_ADDW_WO__ADDW_MASK                                                                      0xFFFFFFFCW
//SDMA2_GFX_CSA_ADDW_HI
#define SDMA2_GFX_CSA_ADDW_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_GFX_CSA_ADDW_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_GFX_IB_SUB_WEMAIN
#define SDMA2_GFX_IB_SUB_WEMAIN__SIZE__SHIFT                                                                  0x0
#define SDMA2_GFX_IB_SUB_WEMAIN__SIZE_MASK                                                                    0x000FFFFFW
//SDMA2_GFX_PWEEMPT
#define SDMA2_GFX_PWEEMPT__IB_PWEEMPT__SHIFT                                                                  0x0
#define SDMA2_GFX_PWEEMPT__IB_PWEEMPT_MASK                                                                    0x00000001W
//SDMA2_GFX_DUMMY_WEG
#define SDMA2_GFX_DUMMY_WEG__DUMMY__SHIFT                                                                     0x0
#define SDMA2_GFX_DUMMY_WEG__DUMMY_MASK                                                                       0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW_POWW_ADDW_HI
#define SDMA2_GFX_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                           0x0
#define SDMA2_GFX_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                             0xFFFFFFFFW
//SDMA2_GFX_WB_WPTW_POWW_ADDW_WO
#define SDMA2_GFX_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                           0x2
#define SDMA2_GFX_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                             0xFFFFFFFCW
//SDMA2_GFX_WB_AQW_CNTW
#define SDMA2_GFX_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                              0x0
#define SDMA2_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                         0x1
#define SDMA2_GFX_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                             0x8
#define SDMA2_GFX_WB_AQW_CNTW__AQW_ENABWE_MASK                                                                0x00000001W
#define SDMA2_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                           0x000000FEW
#define SDMA2_GFX_WB_AQW_CNTW__PACKET_STEP_MASK                                                               0x0000FF00W
//SDMA2_GFX_MINOW_PTW_UPDATE
#define SDMA2_GFX_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                             0x0
#define SDMA2_GFX_MINOW_PTW_UPDATE__ENABWE_MASK                                                               0x00000001W
//SDMA2_GFX_MIDCMD_DATA0
#define SDMA2_GFX_MIDCMD_DATA0__DATA0__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA0__DATA0_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA1
#define SDMA2_GFX_MIDCMD_DATA1__DATA1__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA1__DATA1_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA2
#define SDMA2_GFX_MIDCMD_DATA2__DATA2__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA2__DATA2_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA3
#define SDMA2_GFX_MIDCMD_DATA3__DATA3__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA3__DATA3_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA4
#define SDMA2_GFX_MIDCMD_DATA4__DATA4__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA4__DATA4_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA5
#define SDMA2_GFX_MIDCMD_DATA5__DATA5__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA5__DATA5_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA6
#define SDMA2_GFX_MIDCMD_DATA6__DATA6__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA6__DATA6_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA7
#define SDMA2_GFX_MIDCMD_DATA7__DATA7__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA7__DATA7_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA8
#define SDMA2_GFX_MIDCMD_DATA8__DATA8__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA8__DATA8_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA9
#define SDMA2_GFX_MIDCMD_DATA9__DATA9__SHIFT                                                                  0x0
#define SDMA2_GFX_MIDCMD_DATA9__DATA9_MASK                                                                    0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_DATA10
#define SDMA2_GFX_MIDCMD_DATA10__DATA10__SHIFT                                                                0x0
#define SDMA2_GFX_MIDCMD_DATA10__DATA10_MASK                                                                  0xFFFFFFFFW
//SDMA2_GFX_MIDCMD_CNTW
#define SDMA2_GFX_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                              0x0
#define SDMA2_GFX_MIDCMD_CNTW__COPY_MODE__SHIFT                                                               0x1
#define SDMA2_GFX_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                             0x4
#define SDMA2_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                           0x8
#define SDMA2_GFX_MIDCMD_CNTW__DATA_VAWID_MASK                                                                0x00000001W
#define SDMA2_GFX_MIDCMD_CNTW__COPY_MODE_MASK                                                                 0x00000002W
#define SDMA2_GFX_MIDCMD_CNTW__SPWIT_STATE_MASK                                                               0x000000F0W
#define SDMA2_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                             0x00000100W
//SDMA2_PAGE_WB_CNTW
#define SDMA2_PAGE_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_PAGE_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_PAGE_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_PAGE_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_PAGE_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_PAGE_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_PAGE_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_PAGE_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_PAGE_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_PAGE_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_PAGE_WB_BASE
#define SDMA2_PAGE_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_PAGE_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_PAGE_WB_BASE_HI
#define SDMA2_PAGE_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_PAGE_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_PAGE_WB_WPTW
#define SDMA2_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW_HI
#define SDMA2_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW
#define SDMA2_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW_HI
#define SDMA2_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW_POWW_CNTW
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_PAGE_WB_WPTW_ADDW_HI
#define SDMA2_PAGE_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_PAGE_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW_ADDW_WO
#define SDMA2_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_PAGE_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_PAGE_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_PAGE_IB_CNTW
#define SDMA2_PAGE_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_PAGE_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_PAGE_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_PAGE_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_PAGE_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_PAGE_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_PAGE_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_PAGE_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_PAGE_IB_WPTW
#define SDMA2_PAGE_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_PAGE_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_PAGE_IB_OFFSET
#define SDMA2_PAGE_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_PAGE_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_PAGE_IB_BASE_WO
#define SDMA2_PAGE_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_PAGE_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_PAGE_IB_BASE_HI
#define SDMA2_PAGE_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_PAGE_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_PAGE_IB_SIZE
#define SDMA2_PAGE_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_PAGE_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_PAGE_SKIP_CNTW
#define SDMA2_PAGE_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_PAGE_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_PAGE_CONTEXT_STATUS
#define SDMA2_PAGE_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_PAGE_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_PAGE_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_PAGE_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_PAGE_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_PAGE_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_PAGE_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_PAGE_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_PAGE_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_PAGE_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_PAGE_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_PAGE_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_PAGE_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_PAGE_DOOWBEWW
#define SDMA2_PAGE_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_PAGE_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_PAGE_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_PAGE_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_PAGE_STATUS
#define SDMA2_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_PAGE_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_PAGE_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_PAGE_DOOWBEWW_WOG
#define SDMA2_PAGE_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_PAGE_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_PAGE_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_PAGE_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_PAGE_WATEWMAWK
#define SDMA2_PAGE_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_PAGE_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_PAGE_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_PAGE_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_PAGE_DOOWBEWW_OFFSET
#define SDMA2_PAGE_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_PAGE_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_PAGE_CSA_ADDW_WO
#define SDMA2_PAGE_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_PAGE_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_PAGE_CSA_ADDW_HI
#define SDMA2_PAGE_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_PAGE_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_PAGE_IB_SUB_WEMAIN
#define SDMA2_PAGE_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_PAGE_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_PAGE_PWEEMPT
#define SDMA2_PAGE_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_PAGE_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_PAGE_DUMMY_WEG
#define SDMA2_PAGE_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_PAGE_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW_POWW_ADDW_HI
#define SDMA2_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_PAGE_WB_WPTW_POWW_ADDW_WO
#define SDMA2_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_PAGE_WB_AQW_CNTW
#define SDMA2_PAGE_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_PAGE_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_PAGE_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_PAGE_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_PAGE_MINOW_PTW_UPDATE
#define SDMA2_PAGE_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_PAGE_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_PAGE_MIDCMD_DATA0
#define SDMA2_PAGE_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA1
#define SDMA2_PAGE_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA2
#define SDMA2_PAGE_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA3
#define SDMA2_PAGE_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA4
#define SDMA2_PAGE_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA5
#define SDMA2_PAGE_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA6
#define SDMA2_PAGE_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA7
#define SDMA2_PAGE_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA8
#define SDMA2_PAGE_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA9
#define SDMA2_PAGE_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_PAGE_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_DATA10
#define SDMA2_PAGE_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_PAGE_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_PAGE_MIDCMD_CNTW
#define SDMA2_PAGE_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_PAGE_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_PAGE_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_PAGE_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_PAGE_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_PAGE_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC0_WB_CNTW
#define SDMA2_WWC0_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC0_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC0_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC0_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC0_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC0_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC0_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC0_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC0_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC0_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC0_WB_BASE
#define SDMA2_WWC0_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC0_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC0_WB_BASE_HI
#define SDMA2_WWC0_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC0_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC0_WB_WPTW
#define SDMA2_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW_HI
#define SDMA2_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW
#define SDMA2_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW_HI
#define SDMA2_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW_POWW_CNTW
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC0_WB_WPTW_ADDW_HI
#define SDMA2_WWC0_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC0_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW_ADDW_WO
#define SDMA2_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC0_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC0_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC0_IB_CNTW
#define SDMA2_WWC0_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC0_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC0_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC0_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC0_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC0_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC0_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC0_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC0_IB_WPTW
#define SDMA2_WWC0_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC0_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC0_IB_OFFSET
#define SDMA2_WWC0_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC0_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC0_IB_BASE_WO
#define SDMA2_WWC0_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC0_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC0_IB_BASE_HI
#define SDMA2_WWC0_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC0_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC0_IB_SIZE
#define SDMA2_WWC0_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC0_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC0_SKIP_CNTW
#define SDMA2_WWC0_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC0_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC0_CONTEXT_STATUS
#define SDMA2_WWC0_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC0_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC0_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC0_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC0_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC0_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC0_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC0_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC0_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC0_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC0_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC0_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC0_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC0_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC0_DOOWBEWW
#define SDMA2_WWC0_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC0_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC0_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC0_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC0_STATUS
#define SDMA2_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC0_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC0_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC0_DOOWBEWW_WOG
#define SDMA2_WWC0_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC0_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC0_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC0_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC0_WATEWMAWK
#define SDMA2_WWC0_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC0_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC0_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC0_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC0_DOOWBEWW_OFFSET
#define SDMA2_WWC0_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC0_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC0_CSA_ADDW_WO
#define SDMA2_WWC0_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC0_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC0_CSA_ADDW_HI
#define SDMA2_WWC0_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC0_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC0_IB_SUB_WEMAIN
#define SDMA2_WWC0_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC0_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC0_PWEEMPT
#define SDMA2_WWC0_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC0_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC0_DUMMY_WEG
#define SDMA2_WWC0_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC0_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC0_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC0_WB_AQW_CNTW
#define SDMA2_WWC0_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC0_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC0_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC0_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC0_MINOW_PTW_UPDATE
#define SDMA2_WWC0_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC0_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC0_MIDCMD_DATA0
#define SDMA2_WWC0_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA1
#define SDMA2_WWC0_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA2
#define SDMA2_WWC0_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA3
#define SDMA2_WWC0_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA4
#define SDMA2_WWC0_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA5
#define SDMA2_WWC0_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA6
#define SDMA2_WWC0_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA7
#define SDMA2_WWC0_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA8
#define SDMA2_WWC0_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA9
#define SDMA2_WWC0_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC0_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_DATA10
#define SDMA2_WWC0_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC0_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC0_MIDCMD_CNTW
#define SDMA2_WWC0_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC0_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC0_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC0_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC0_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC0_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC1_WB_CNTW
#define SDMA2_WWC1_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC1_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC1_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC1_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC1_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC1_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC1_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC1_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC1_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC1_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC1_WB_BASE
#define SDMA2_WWC1_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC1_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC1_WB_BASE_HI
#define SDMA2_WWC1_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC1_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC1_WB_WPTW
#define SDMA2_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW_HI
#define SDMA2_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW
#define SDMA2_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW_HI
#define SDMA2_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW_POWW_CNTW
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC1_WB_WPTW_ADDW_HI
#define SDMA2_WWC1_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC1_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW_ADDW_WO
#define SDMA2_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC1_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC1_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC1_IB_CNTW
#define SDMA2_WWC1_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC1_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC1_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC1_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC1_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC1_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC1_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC1_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC1_IB_WPTW
#define SDMA2_WWC1_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC1_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC1_IB_OFFSET
#define SDMA2_WWC1_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC1_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC1_IB_BASE_WO
#define SDMA2_WWC1_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC1_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC1_IB_BASE_HI
#define SDMA2_WWC1_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC1_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC1_IB_SIZE
#define SDMA2_WWC1_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC1_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC1_SKIP_CNTW
#define SDMA2_WWC1_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC1_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC1_CONTEXT_STATUS
#define SDMA2_WWC1_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC1_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC1_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC1_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC1_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC1_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC1_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC1_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC1_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC1_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC1_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC1_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC1_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC1_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC1_DOOWBEWW
#define SDMA2_WWC1_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC1_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC1_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC1_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC1_STATUS
#define SDMA2_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC1_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC1_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC1_DOOWBEWW_WOG
#define SDMA2_WWC1_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC1_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC1_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC1_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC1_WATEWMAWK
#define SDMA2_WWC1_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC1_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC1_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC1_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC1_DOOWBEWW_OFFSET
#define SDMA2_WWC1_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC1_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC1_CSA_ADDW_WO
#define SDMA2_WWC1_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC1_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC1_CSA_ADDW_HI
#define SDMA2_WWC1_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC1_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC1_IB_SUB_WEMAIN
#define SDMA2_WWC1_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC1_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC1_PWEEMPT
#define SDMA2_WWC1_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC1_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC1_DUMMY_WEG
#define SDMA2_WWC1_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC1_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC1_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC1_WB_AQW_CNTW
#define SDMA2_WWC1_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC1_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC1_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC1_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC1_MINOW_PTW_UPDATE
#define SDMA2_WWC1_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC1_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC1_MIDCMD_DATA0
#define SDMA2_WWC1_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA1
#define SDMA2_WWC1_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA2
#define SDMA2_WWC1_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA3
#define SDMA2_WWC1_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA4
#define SDMA2_WWC1_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA5
#define SDMA2_WWC1_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA6
#define SDMA2_WWC1_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA7
#define SDMA2_WWC1_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA8
#define SDMA2_WWC1_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA9
#define SDMA2_WWC1_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC1_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_DATA10
#define SDMA2_WWC1_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC1_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC1_MIDCMD_CNTW
#define SDMA2_WWC1_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC1_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC1_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC1_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC1_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC1_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC2_WB_CNTW
#define SDMA2_WWC2_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC2_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC2_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC2_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC2_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC2_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC2_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC2_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC2_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC2_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC2_WB_BASE
#define SDMA2_WWC2_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC2_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC2_WB_BASE_HI
#define SDMA2_WWC2_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC2_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC2_WB_WPTW
#define SDMA2_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW_HI
#define SDMA2_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW
#define SDMA2_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW_HI
#define SDMA2_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW_POWW_CNTW
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC2_WB_WPTW_ADDW_HI
#define SDMA2_WWC2_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC2_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW_ADDW_WO
#define SDMA2_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC2_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC2_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC2_IB_CNTW
#define SDMA2_WWC2_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC2_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC2_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC2_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC2_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC2_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC2_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC2_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC2_IB_WPTW
#define SDMA2_WWC2_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC2_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC2_IB_OFFSET
#define SDMA2_WWC2_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC2_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC2_IB_BASE_WO
#define SDMA2_WWC2_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC2_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC2_IB_BASE_HI
#define SDMA2_WWC2_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC2_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC2_IB_SIZE
#define SDMA2_WWC2_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC2_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC2_SKIP_CNTW
#define SDMA2_WWC2_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC2_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC2_CONTEXT_STATUS
#define SDMA2_WWC2_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC2_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC2_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC2_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC2_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC2_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC2_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC2_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC2_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC2_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC2_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC2_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC2_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC2_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC2_DOOWBEWW
#define SDMA2_WWC2_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC2_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC2_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC2_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC2_STATUS
#define SDMA2_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC2_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC2_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC2_DOOWBEWW_WOG
#define SDMA2_WWC2_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC2_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC2_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC2_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC2_WATEWMAWK
#define SDMA2_WWC2_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC2_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC2_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC2_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC2_DOOWBEWW_OFFSET
#define SDMA2_WWC2_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC2_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC2_CSA_ADDW_WO
#define SDMA2_WWC2_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC2_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC2_CSA_ADDW_HI
#define SDMA2_WWC2_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC2_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC2_IB_SUB_WEMAIN
#define SDMA2_WWC2_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC2_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC2_PWEEMPT
#define SDMA2_WWC2_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC2_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC2_DUMMY_WEG
#define SDMA2_WWC2_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC2_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC2_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC2_WB_AQW_CNTW
#define SDMA2_WWC2_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC2_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC2_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC2_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC2_MINOW_PTW_UPDATE
#define SDMA2_WWC2_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC2_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC2_MIDCMD_DATA0
#define SDMA2_WWC2_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA1
#define SDMA2_WWC2_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA2
#define SDMA2_WWC2_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA3
#define SDMA2_WWC2_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA4
#define SDMA2_WWC2_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA5
#define SDMA2_WWC2_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA6
#define SDMA2_WWC2_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA7
#define SDMA2_WWC2_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA8
#define SDMA2_WWC2_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA9
#define SDMA2_WWC2_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC2_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_DATA10
#define SDMA2_WWC2_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC2_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC2_MIDCMD_CNTW
#define SDMA2_WWC2_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC2_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC2_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC2_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC2_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC2_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC3_WB_CNTW
#define SDMA2_WWC3_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC3_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC3_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC3_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC3_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC3_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC3_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC3_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC3_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC3_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC3_WB_BASE
#define SDMA2_WWC3_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC3_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC3_WB_BASE_HI
#define SDMA2_WWC3_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC3_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC3_WB_WPTW
#define SDMA2_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW_HI
#define SDMA2_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW
#define SDMA2_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW_HI
#define SDMA2_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW_POWW_CNTW
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC3_WB_WPTW_ADDW_HI
#define SDMA2_WWC3_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC3_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW_ADDW_WO
#define SDMA2_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC3_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC3_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC3_IB_CNTW
#define SDMA2_WWC3_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC3_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC3_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC3_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC3_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC3_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC3_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC3_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC3_IB_WPTW
#define SDMA2_WWC3_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC3_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC3_IB_OFFSET
#define SDMA2_WWC3_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC3_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC3_IB_BASE_WO
#define SDMA2_WWC3_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC3_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC3_IB_BASE_HI
#define SDMA2_WWC3_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC3_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC3_IB_SIZE
#define SDMA2_WWC3_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC3_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC3_SKIP_CNTW
#define SDMA2_WWC3_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC3_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC3_CONTEXT_STATUS
#define SDMA2_WWC3_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC3_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC3_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC3_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC3_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC3_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC3_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC3_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC3_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC3_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC3_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC3_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC3_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC3_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC3_DOOWBEWW
#define SDMA2_WWC3_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC3_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC3_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC3_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC3_STATUS
#define SDMA2_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC3_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC3_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC3_DOOWBEWW_WOG
#define SDMA2_WWC3_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC3_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC3_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC3_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC3_WATEWMAWK
#define SDMA2_WWC3_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC3_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC3_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC3_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC3_DOOWBEWW_OFFSET
#define SDMA2_WWC3_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC3_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC3_CSA_ADDW_WO
#define SDMA2_WWC3_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC3_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC3_CSA_ADDW_HI
#define SDMA2_WWC3_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC3_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC3_IB_SUB_WEMAIN
#define SDMA2_WWC3_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC3_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC3_PWEEMPT
#define SDMA2_WWC3_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC3_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC3_DUMMY_WEG
#define SDMA2_WWC3_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC3_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC3_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC3_WB_AQW_CNTW
#define SDMA2_WWC3_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC3_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC3_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC3_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC3_MINOW_PTW_UPDATE
#define SDMA2_WWC3_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC3_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC3_MIDCMD_DATA0
#define SDMA2_WWC3_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA1
#define SDMA2_WWC3_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA2
#define SDMA2_WWC3_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA3
#define SDMA2_WWC3_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA4
#define SDMA2_WWC3_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA5
#define SDMA2_WWC3_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA6
#define SDMA2_WWC3_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA7
#define SDMA2_WWC3_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA8
#define SDMA2_WWC3_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA9
#define SDMA2_WWC3_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC3_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_DATA10
#define SDMA2_WWC3_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC3_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC3_MIDCMD_CNTW
#define SDMA2_WWC3_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC3_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC3_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC3_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC3_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC3_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC4_WB_CNTW
#define SDMA2_WWC4_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC4_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC4_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC4_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC4_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC4_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC4_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC4_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC4_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC4_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC4_WB_BASE
#define SDMA2_WWC4_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC4_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC4_WB_BASE_HI
#define SDMA2_WWC4_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC4_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC4_WB_WPTW
#define SDMA2_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW_HI
#define SDMA2_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW
#define SDMA2_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW_HI
#define SDMA2_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW_POWW_CNTW
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC4_WB_WPTW_ADDW_HI
#define SDMA2_WWC4_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC4_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW_ADDW_WO
#define SDMA2_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC4_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC4_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC4_IB_CNTW
#define SDMA2_WWC4_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC4_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC4_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC4_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC4_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC4_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC4_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC4_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC4_IB_WPTW
#define SDMA2_WWC4_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC4_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC4_IB_OFFSET
#define SDMA2_WWC4_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC4_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC4_IB_BASE_WO
#define SDMA2_WWC4_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC4_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC4_IB_BASE_HI
#define SDMA2_WWC4_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC4_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC4_IB_SIZE
#define SDMA2_WWC4_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC4_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC4_SKIP_CNTW
#define SDMA2_WWC4_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC4_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC4_CONTEXT_STATUS
#define SDMA2_WWC4_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC4_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC4_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC4_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC4_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC4_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC4_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC4_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC4_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC4_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC4_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC4_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC4_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC4_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC4_DOOWBEWW
#define SDMA2_WWC4_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC4_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC4_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC4_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC4_STATUS
#define SDMA2_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC4_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC4_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC4_DOOWBEWW_WOG
#define SDMA2_WWC4_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC4_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC4_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC4_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC4_WATEWMAWK
#define SDMA2_WWC4_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC4_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC4_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC4_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC4_DOOWBEWW_OFFSET
#define SDMA2_WWC4_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC4_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC4_CSA_ADDW_WO
#define SDMA2_WWC4_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC4_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC4_CSA_ADDW_HI
#define SDMA2_WWC4_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC4_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC4_IB_SUB_WEMAIN
#define SDMA2_WWC4_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC4_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC4_PWEEMPT
#define SDMA2_WWC4_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC4_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC4_DUMMY_WEG
#define SDMA2_WWC4_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC4_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC4_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC4_WB_AQW_CNTW
#define SDMA2_WWC4_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC4_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC4_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC4_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC4_MINOW_PTW_UPDATE
#define SDMA2_WWC4_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC4_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC4_MIDCMD_DATA0
#define SDMA2_WWC4_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA1
#define SDMA2_WWC4_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA2
#define SDMA2_WWC4_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA3
#define SDMA2_WWC4_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA4
#define SDMA2_WWC4_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA5
#define SDMA2_WWC4_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA6
#define SDMA2_WWC4_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA7
#define SDMA2_WWC4_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA8
#define SDMA2_WWC4_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA9
#define SDMA2_WWC4_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC4_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_DATA10
#define SDMA2_WWC4_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC4_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC4_MIDCMD_CNTW
#define SDMA2_WWC4_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC4_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC4_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC4_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC4_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC4_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC5_WB_CNTW
#define SDMA2_WWC5_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC5_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC5_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC5_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC5_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC5_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC5_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC5_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC5_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC5_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC5_WB_BASE
#define SDMA2_WWC5_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC5_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC5_WB_BASE_HI
#define SDMA2_WWC5_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC5_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC5_WB_WPTW
#define SDMA2_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW_HI
#define SDMA2_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW
#define SDMA2_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW_HI
#define SDMA2_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW_POWW_CNTW
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC5_WB_WPTW_ADDW_HI
#define SDMA2_WWC5_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC5_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW_ADDW_WO
#define SDMA2_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC5_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC5_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC5_IB_CNTW
#define SDMA2_WWC5_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC5_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC5_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC5_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC5_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC5_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC5_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC5_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC5_IB_WPTW
#define SDMA2_WWC5_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC5_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC5_IB_OFFSET
#define SDMA2_WWC5_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC5_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC5_IB_BASE_WO
#define SDMA2_WWC5_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC5_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC5_IB_BASE_HI
#define SDMA2_WWC5_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC5_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC5_IB_SIZE
#define SDMA2_WWC5_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC5_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC5_SKIP_CNTW
#define SDMA2_WWC5_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC5_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC5_CONTEXT_STATUS
#define SDMA2_WWC5_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC5_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC5_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC5_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC5_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC5_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC5_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC5_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC5_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC5_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC5_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC5_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC5_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC5_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC5_DOOWBEWW
#define SDMA2_WWC5_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC5_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC5_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC5_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC5_STATUS
#define SDMA2_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC5_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC5_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC5_DOOWBEWW_WOG
#define SDMA2_WWC5_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC5_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC5_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC5_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC5_WATEWMAWK
#define SDMA2_WWC5_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC5_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC5_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC5_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC5_DOOWBEWW_OFFSET
#define SDMA2_WWC5_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC5_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC5_CSA_ADDW_WO
#define SDMA2_WWC5_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC5_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC5_CSA_ADDW_HI
#define SDMA2_WWC5_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC5_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC5_IB_SUB_WEMAIN
#define SDMA2_WWC5_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC5_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC5_PWEEMPT
#define SDMA2_WWC5_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC5_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC5_DUMMY_WEG
#define SDMA2_WWC5_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC5_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC5_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC5_WB_AQW_CNTW
#define SDMA2_WWC5_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC5_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC5_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC5_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC5_MINOW_PTW_UPDATE
#define SDMA2_WWC5_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC5_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC5_MIDCMD_DATA0
#define SDMA2_WWC5_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA1
#define SDMA2_WWC5_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA2
#define SDMA2_WWC5_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA3
#define SDMA2_WWC5_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA4
#define SDMA2_WWC5_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA5
#define SDMA2_WWC5_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA6
#define SDMA2_WWC5_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA7
#define SDMA2_WWC5_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA8
#define SDMA2_WWC5_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA9
#define SDMA2_WWC5_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC5_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_DATA10
#define SDMA2_WWC5_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC5_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC5_MIDCMD_CNTW
#define SDMA2_WWC5_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC5_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC5_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC5_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC5_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC5_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC6_WB_CNTW
#define SDMA2_WWC6_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC6_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC6_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC6_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC6_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC6_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC6_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC6_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC6_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC6_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC6_WB_BASE
#define SDMA2_WWC6_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC6_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC6_WB_BASE_HI
#define SDMA2_WWC6_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC6_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC6_WB_WPTW
#define SDMA2_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW_HI
#define SDMA2_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW
#define SDMA2_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW_HI
#define SDMA2_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW_POWW_CNTW
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC6_WB_WPTW_ADDW_HI
#define SDMA2_WWC6_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC6_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW_ADDW_WO
#define SDMA2_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC6_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC6_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC6_IB_CNTW
#define SDMA2_WWC6_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC6_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC6_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC6_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC6_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC6_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC6_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC6_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC6_IB_WPTW
#define SDMA2_WWC6_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC6_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC6_IB_OFFSET
#define SDMA2_WWC6_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC6_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC6_IB_BASE_WO
#define SDMA2_WWC6_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC6_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC6_IB_BASE_HI
#define SDMA2_WWC6_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC6_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC6_IB_SIZE
#define SDMA2_WWC6_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC6_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC6_SKIP_CNTW
#define SDMA2_WWC6_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC6_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC6_CONTEXT_STATUS
#define SDMA2_WWC6_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC6_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC6_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC6_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC6_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC6_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC6_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC6_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC6_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC6_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC6_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC6_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC6_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC6_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC6_DOOWBEWW
#define SDMA2_WWC6_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC6_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC6_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC6_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC6_STATUS
#define SDMA2_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC6_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC6_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC6_DOOWBEWW_WOG
#define SDMA2_WWC6_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC6_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC6_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC6_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC6_WATEWMAWK
#define SDMA2_WWC6_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC6_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC6_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC6_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC6_DOOWBEWW_OFFSET
#define SDMA2_WWC6_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC6_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC6_CSA_ADDW_WO
#define SDMA2_WWC6_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC6_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC6_CSA_ADDW_HI
#define SDMA2_WWC6_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC6_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC6_IB_SUB_WEMAIN
#define SDMA2_WWC6_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC6_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC6_PWEEMPT
#define SDMA2_WWC6_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC6_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC6_DUMMY_WEG
#define SDMA2_WWC6_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC6_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC6_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC6_WB_AQW_CNTW
#define SDMA2_WWC6_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC6_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC6_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC6_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC6_MINOW_PTW_UPDATE
#define SDMA2_WWC6_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC6_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC6_MIDCMD_DATA0
#define SDMA2_WWC6_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA1
#define SDMA2_WWC6_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA2
#define SDMA2_WWC6_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA3
#define SDMA2_WWC6_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA4
#define SDMA2_WWC6_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA5
#define SDMA2_WWC6_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA6
#define SDMA2_WWC6_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA7
#define SDMA2_WWC6_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA8
#define SDMA2_WWC6_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA9
#define SDMA2_WWC6_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC6_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_DATA10
#define SDMA2_WWC6_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC6_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC6_MIDCMD_CNTW
#define SDMA2_WWC6_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC6_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC6_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC6_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC6_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC6_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA2_WWC7_WB_CNTW
#define SDMA2_WWC7_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC7_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA2_WWC7_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA2_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA2_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA2_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA2_WWC7_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA2_WWC7_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA2_WWC7_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC7_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA2_WWC7_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA2_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA2_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA2_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA2_WWC7_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA2_WWC7_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA2_WWC7_WB_BASE
#define SDMA2_WWC7_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA2_WWC7_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA2_WWC7_WB_BASE_HI
#define SDMA2_WWC7_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC7_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA2_WWC7_WB_WPTW
#define SDMA2_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW_HI
#define SDMA2_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW
#define SDMA2_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA2_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW_HI
#define SDMA2_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA2_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW_POWW_CNTW
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA2_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA2_WWC7_WB_WPTW_ADDW_HI
#define SDMA2_WWC7_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA2_WWC7_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW_ADDW_WO
#define SDMA2_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA2_WWC7_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA2_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA2_WWC7_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA2_WWC7_IB_CNTW
#define SDMA2_WWC7_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA2_WWC7_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA2_WWC7_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA2_WWC7_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA2_WWC7_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA2_WWC7_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA2_WWC7_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA2_WWC7_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA2_WWC7_IB_WPTW
#define SDMA2_WWC7_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA2_WWC7_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA2_WWC7_IB_OFFSET
#define SDMA2_WWC7_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA2_WWC7_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA2_WWC7_IB_BASE_WO
#define SDMA2_WWC7_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA2_WWC7_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA2_WWC7_IB_BASE_HI
#define SDMA2_WWC7_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA2_WWC7_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC7_IB_SIZE
#define SDMA2_WWC7_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA2_WWC7_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA2_WWC7_SKIP_CNTW
#define SDMA2_WWC7_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA2_WWC7_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA2_WWC7_CONTEXT_STATUS
#define SDMA2_WWC7_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA2_WWC7_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA2_WWC7_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA2_WWC7_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA2_WWC7_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA2_WWC7_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA2_WWC7_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA2_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA2_WWC7_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA2_WWC7_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA2_WWC7_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA2_WWC7_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA2_WWC7_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA2_WWC7_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA2_WWC7_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA2_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA2_WWC7_DOOWBEWW
#define SDMA2_WWC7_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA2_WWC7_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA2_WWC7_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA2_WWC7_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA2_WWC7_STATUS
#define SDMA2_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA2_WWC7_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA2_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA2_WWC7_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA2_WWC7_DOOWBEWW_WOG
#define SDMA2_WWC7_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA2_WWC7_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA2_WWC7_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA2_WWC7_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA2_WWC7_WATEWMAWK
#define SDMA2_WWC7_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA2_WWC7_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA2_WWC7_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA2_WWC7_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA2_WWC7_DOOWBEWW_OFFSET
#define SDMA2_WWC7_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA2_WWC7_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA2_WWC7_CSA_ADDW_WO
#define SDMA2_WWC7_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA2_WWC7_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA2_WWC7_CSA_ADDW_HI
#define SDMA2_WWC7_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA2_WWC7_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA2_WWC7_IB_SUB_WEMAIN
#define SDMA2_WWC7_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA2_WWC7_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA2_WWC7_PWEEMPT
#define SDMA2_WWC7_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA2_WWC7_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA2_WWC7_DUMMY_WEG
#define SDMA2_WWC7_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA2_WWC7_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW_POWW_ADDW_HI
#define SDMA2_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA2_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA2_WWC7_WB_WPTW_POWW_ADDW_WO
#define SDMA2_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA2_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA2_WWC7_WB_AQW_CNTW
#define SDMA2_WWC7_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA2_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA2_WWC7_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA2_WWC7_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA2_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA2_WWC7_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA2_WWC7_MINOW_PTW_UPDATE
#define SDMA2_WWC7_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA2_WWC7_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA2_WWC7_MIDCMD_DATA0
#define SDMA2_WWC7_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA1
#define SDMA2_WWC7_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA2
#define SDMA2_WWC7_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA3
#define SDMA2_WWC7_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA4
#define SDMA2_WWC7_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA5
#define SDMA2_WWC7_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA6
#define SDMA2_WWC7_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA7
#define SDMA2_WWC7_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA8
#define SDMA2_WWC7_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA9
#define SDMA2_WWC7_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA2_WWC7_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_DATA10
#define SDMA2_WWC7_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA2_WWC7_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA2_WWC7_MIDCMD_CNTW
#define SDMA2_WWC7_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA2_WWC7_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA2_WWC7_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA2_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA2_WWC7_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA2_WWC7_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA2_WWC7_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA2_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W


// addwessBwock: sdma0_sdma3dec
//SDMA3_UCODE_ADDW
#define SDMA3_UCODE_ADDW__VAWUE__SHIFT                                                                        0x0
#define SDMA3_UCODE_ADDW__VAWUE_MASK                                                                          0x00003FFFW
//SDMA3_UCODE_DATA
#define SDMA3_UCODE_DATA__VAWUE__SHIFT                                                                        0x0
#define SDMA3_UCODE_DATA__VAWUE_MASK                                                                          0xFFFFFFFFW
//SDMA3_VF_ENABWE
#define SDMA3_VF_ENABWE__VF_ENABWE__SHIFT                                                                     0x0
#define SDMA3_VF_ENABWE__VF_ENABWE_MASK                                                                       0x00000001W
#define SDMA3_PUB_WEG_TYPE0__SDMA3_UCODE_ADDW__SHIFT                                                          0x0
#define SDMA3_PUB_WEG_TYPE0__SDMA3_UCODE_DATA__SHIFT                                                          0x1
#define SDMA3_PUB_WEG_TYPE0__SDMA3_UCODE_ADDW_MASK                                                            0x00000001W
#define SDMA3_PUB_WEG_TYPE0__SDMA3_UCODE_DATA_MASK                                                            0x00000002W
//SDMA3_CONTEXT_GWOUP_BOUNDAWY
#define SDMA3_CONTEXT_GWOUP_BOUNDAWY__WESEWVED__SHIFT                                                         0x0
#define SDMA3_CONTEXT_GWOUP_BOUNDAWY__WESEWVED_MASK                                                           0xFFFFFFFFW
//SDMA3_POWEW_CNTW
#define SDMA3_POWEW_CNTW__PG_CNTW_ENABWE__SHIFT                                                               0x0
#define SDMA3_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ__SHIFT                                                          0x1
#define SDMA3_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ__SHIFT                                                         0x2
#define SDMA3_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME__SHIFT                                                   0x3
#define SDMA3_POWEW_CNTW__MEM_POWEW_OVEWWIDE__SHIFT                                                           0x8
#define SDMA3_POWEW_CNTW__MEM_POWEW_WS_EN__SHIFT                                                              0x9
#define SDMA3_POWEW_CNTW__MEM_POWEW_DS_EN__SHIFT                                                              0xa
#define SDMA3_POWEW_CNTW__MEM_POWEW_SD_EN__SHIFT                                                              0xb
#define SDMA3_POWEW_CNTW__MEM_POWEW_DEWAY__SHIFT                                                              0xc
#define SDMA3_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME__SHIFT                                                  0x1a
#define SDMA3_POWEW_CNTW__PG_CNTW_ENABWE_MASK                                                                 0x00000001W
#define SDMA3_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ_MASK                                                            0x00000002W
#define SDMA3_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ_MASK                                                           0x00000004W
#define SDMA3_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK                                                     0x000000F8W
#define SDMA3_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK                                                             0x00000100W
#define SDMA3_POWEW_CNTW__MEM_POWEW_WS_EN_MASK                                                                0x00000200W
#define SDMA3_POWEW_CNTW__MEM_POWEW_DS_EN_MASK                                                                0x00000400W
#define SDMA3_POWEW_CNTW__MEM_POWEW_SD_EN_MASK                                                                0x00000800W
#define SDMA3_POWEW_CNTW__MEM_POWEW_DEWAY_MASK                                                                0x003FF000W
#define SDMA3_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK                                                    0xFC000000W
//SDMA3_CWK_CTWW
#define SDMA3_CWK_CTWW__ON_DEWAY__SHIFT                                                                       0x0
#define SDMA3_CWK_CTWW__OFF_HYSTEWESIS__SHIFT                                                                 0x4
#define SDMA3_CWK_CTWW__WESEWVED__SHIFT                                                                       0xc
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE7__SHIFT                                                                 0x18
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE6__SHIFT                                                                 0x19
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE5__SHIFT                                                                 0x1a
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE4__SHIFT                                                                 0x1b
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE3__SHIFT                                                                 0x1c
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE2__SHIFT                                                                 0x1d
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE1__SHIFT                                                                 0x1e
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE0__SHIFT                                                                 0x1f
#define SDMA3_CWK_CTWW__ON_DEWAY_MASK                                                                         0x0000000FW
#define SDMA3_CWK_CTWW__OFF_HYSTEWESIS_MASK                                                                   0x00000FF0W
#define SDMA3_CWK_CTWW__WESEWVED_MASK                                                                         0x00FFF000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE7_MASK                                                                   0x01000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE6_MASK                                                                   0x02000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE5_MASK                                                                   0x04000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE4_MASK                                                                   0x08000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE3_MASK                                                                   0x10000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE2_MASK                                                                   0x20000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE1_MASK                                                                   0x40000000W
#define SDMA3_CWK_CTWW__SOFT_OVEWWIDE0_MASK                                                                   0x80000000W
//SDMA3_CNTW
#define SDMA3_CNTW__TWAP_ENABWE__SHIFT                                                                        0x0
#define SDMA3_CNTW__UTC_W1_ENABWE__SHIFT                                                                      0x1
#define SDMA3_CNTW__SEM_WAIT_INT_ENABWE__SHIFT                                                                0x2
#define SDMA3_CNTW__DATA_SWAP_ENABWE__SHIFT                                                                   0x3
#define SDMA3_CNTW__FENCE_SWAP_ENABWE__SHIFT                                                                  0x4
#define SDMA3_CNTW__MIDCMD_PWEEMPT_ENABWE__SHIFT                                                              0x5
#define SDMA3_CNTW__MIDCMD_EXPIWE_ENABWE__SHIFT                                                               0x6
#define SDMA3_CNTW__MIDCMD_WOWWDSWITCH_ENABWE__SHIFT                                                          0x11
#define SDMA3_CNTW__AUTO_CTXSW_ENABWE__SHIFT                                                                  0x12
#define SDMA3_CNTW__CTXEMPTY_INT_ENABWE__SHIFT                                                                0x1c
#define SDMA3_CNTW__FWOZEN_INT_ENABWE__SHIFT                                                                  0x1d
#define SDMA3_CNTW__IB_PWEEMPT_INT_ENABWE__SHIFT                                                              0x1e
#define SDMA3_CNTW__TWAP_ENABWE_MASK                                                                          0x00000001W
#define SDMA3_CNTW__UTC_W1_ENABWE_MASK                                                                        0x00000002W
#define SDMA3_CNTW__SEM_WAIT_INT_ENABWE_MASK                                                                  0x00000004W
#define SDMA3_CNTW__DATA_SWAP_ENABWE_MASK                                                                     0x00000008W
#define SDMA3_CNTW__FENCE_SWAP_ENABWE_MASK                                                                    0x00000010W
#define SDMA3_CNTW__MIDCMD_PWEEMPT_ENABWE_MASK                                                                0x00000020W
#define SDMA3_CNTW__MIDCMD_EXPIWE_ENABWE_MASK                                                                 0x00000040W
#define SDMA3_CNTW__MIDCMD_WOWWDSWITCH_ENABWE_MASK                                                            0x00020000W
#define SDMA3_CNTW__AUTO_CTXSW_ENABWE_MASK                                                                    0x00040000W
#define SDMA3_CNTW__CTXEMPTY_INT_ENABWE_MASK                                                                  0x10000000W
#define SDMA3_CNTW__FWOZEN_INT_ENABWE_MASK                                                                    0x20000000W
#define SDMA3_CNTW__IB_PWEEMPT_INT_ENABWE_MASK                                                                0x40000000W
//SDMA3_CHICKEN_BITS
#define SDMA3_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE__SHIFT                                                     0x0
#define SDMA3_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE__SHIFT                                                 0x1
#define SDMA3_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE__SHIFT                                        0x2
#define SDMA3_CHICKEN_BITS__WWITE_BUWST_WENGTH__SHIFT                                                         0x8
#define SDMA3_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE__SHIFT                                                     0xa
#define SDMA3_CHICKEN_BITS__COPY_OVEWWAP_ENABWE__SHIFT                                                        0x10
#define SDMA3_CHICKEN_BITS__WAW_CHECK_ENABWE__SHIFT                                                           0x11
#define SDMA3_CHICKEN_BITS__SWBM_POWW_WETWYING__SHIFT                                                         0x14
#define SDMA3_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT                                                           0x17
#define SDMA3_CHICKEN_BITS__TIME_BASED_QOS__SHIFT                                                             0x19
#define SDMA3_CHICKEN_BITS__SWAM_FGCG_ENABWE__SHIFT                                                           0x1a
#define SDMA3_CHICKEN_BITS__WESEWVED__SHIFT                                                                   0x1b
#define SDMA3_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE_MASK                                                       0x00000001W
#define SDMA3_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE_MASK                                                   0x00000002W
#define SDMA3_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE_MASK                                          0x00000004W
#define SDMA3_CHICKEN_BITS__WWITE_BUWST_WENGTH_MASK                                                           0x00000300W
#define SDMA3_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE_MASK                                                       0x00001C00W
#define SDMA3_CHICKEN_BITS__COPY_OVEWWAP_ENABWE_MASK                                                          0x00010000W
#define SDMA3_CHICKEN_BITS__WAW_CHECK_ENABWE_MASK                                                             0x00020000W
#define SDMA3_CHICKEN_BITS__SWBM_POWW_WETWYING_MASK                                                           0x00100000W
#define SDMA3_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK                                                             0x00800000W
#define SDMA3_CHICKEN_BITS__TIME_BASED_QOS_MASK                                                               0x02000000W
#define SDMA3_CHICKEN_BITS__SWAM_FGCG_ENABWE_MASK                                                             0x04000000W
#define SDMA3_CHICKEN_BITS__WESEWVED_MASK                                                                     0xF8000000W
//SDMA3_GB_ADDW_CONFIG
#define SDMA3_GB_ADDW_CONFIG__NUM_PIPES__SHIFT                                                                0x0
#define SDMA3_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE__SHIFT                                                     0x3
#define SDMA3_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE__SHIFT                                                     0x8
#define SDMA3_GB_ADDW_CONFIG__NUM_BANKS__SHIFT                                                                0xc
#define SDMA3_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES__SHIFT                                                       0x13
#define SDMA3_GB_ADDW_CONFIG__NUM_PIPES_MASK                                                                  0x00000007W
#define SDMA3_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE_MASK                                                       0x00000038W
#define SDMA3_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE_MASK                                                       0x00000700W
#define SDMA3_GB_ADDW_CONFIG__NUM_BANKS_MASK                                                                  0x00007000W
#define SDMA3_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES_MASK                                                         0x00180000W
//SDMA3_GB_ADDW_CONFIG_WEAD
#define SDMA3_GB_ADDW_CONFIG_WEAD__NUM_PIPES__SHIFT                                                           0x0
#define SDMA3_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE__SHIFT                                                0x3
#define SDMA3_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE__SHIFT                                                0x8
#define SDMA3_GB_ADDW_CONFIG_WEAD__NUM_BANKS__SHIFT                                                           0xc
#define SDMA3_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES__SHIFT                                                  0x13
#define SDMA3_GB_ADDW_CONFIG_WEAD__NUM_PIPES_MASK                                                             0x00000007W
#define SDMA3_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE_MASK                                                  0x00000038W
#define SDMA3_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE_MASK                                                  0x00000700W
#define SDMA3_GB_ADDW_CONFIG_WEAD__NUM_BANKS_MASK                                                             0x00007000W
#define SDMA3_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES_MASK                                                    0x00180000W
//SDMA3_WB_WPTW_FETCH_HI
#define SDMA3_WB_WPTW_FETCH_HI__OFFSET__SHIFT                                                                 0x0
#define SDMA3_WB_WPTW_FETCH_HI__OFFSET_MASK                                                                   0xFFFFFFFFW
//SDMA3_SEM_WAIT_FAIW_TIMEW_CNTW
#define SDMA3_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW__SHIFT                                                          0x0
#define SDMA3_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW_MASK                                                            0xFFFFFFFFW
//SDMA3_WB_WPTW_FETCH
#define SDMA3_WB_WPTW_FETCH__OFFSET__SHIFT                                                                    0x2
#define SDMA3_WB_WPTW_FETCH__OFFSET_MASK                                                                      0xFFFFFFFCW
//SDMA3_IB_OFFSET_FETCH
#define SDMA3_IB_OFFSET_FETCH__OFFSET__SHIFT                                                                  0x2
#define SDMA3_IB_OFFSET_FETCH__OFFSET_MASK                                                                    0x003FFFFCW
//SDMA3_PWOGWAM
#define SDMA3_PWOGWAM__STWEAM__SHIFT                                                                          0x0
#define SDMA3_PWOGWAM__STWEAM_MASK                                                                            0xFFFFFFFFW
//SDMA3_STATUS_WEG
#define SDMA3_STATUS_WEG__IDWE__SHIFT                                                                         0x0
#define SDMA3_STATUS_WEG__WEG_IDWE__SHIFT                                                                     0x1
#define SDMA3_STATUS_WEG__WB_EMPTY__SHIFT                                                                     0x2
#define SDMA3_STATUS_WEG__WB_FUWW__SHIFT                                                                      0x3
#define SDMA3_STATUS_WEG__WB_CMD_IDWE__SHIFT                                                                  0x4
#define SDMA3_STATUS_WEG__WB_CMD_FUWW__SHIFT                                                                  0x5
#define SDMA3_STATUS_WEG__IB_CMD_IDWE__SHIFT                                                                  0x6
#define SDMA3_STATUS_WEG__IB_CMD_FUWW__SHIFT                                                                  0x7
#define SDMA3_STATUS_WEG__BWOCK_IDWE__SHIFT                                                                   0x8
#define SDMA3_STATUS_WEG__INSIDE_IB__SHIFT                                                                    0x9
#define SDMA3_STATUS_WEG__EX_IDWE__SHIFT                                                                      0xa
#define SDMA3_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE__SHIFT                                                    0xb
#define SDMA3_STATUS_WEG__PACKET_WEADY__SHIFT                                                                 0xc
#define SDMA3_STATUS_WEG__MC_WW_IDWE__SHIFT                                                                   0xd
#define SDMA3_STATUS_WEG__SWBM_IDWE__SHIFT                                                                    0xe
#define SDMA3_STATUS_WEG__CONTEXT_EMPTY__SHIFT                                                                0xf
#define SDMA3_STATUS_WEG__DEWTA_WPTW_FUWW__SHIFT                                                              0x10
#define SDMA3_STATUS_WEG__WB_MC_WWEQ_IDWE__SHIFT                                                              0x11
#define SDMA3_STATUS_WEG__IB_MC_WWEQ_IDWE__SHIFT                                                              0x12
#define SDMA3_STATUS_WEG__MC_WD_IDWE__SHIFT                                                                   0x13
#define SDMA3_STATUS_WEG__DEWTA_WPTW_EMPTY__SHIFT                                                             0x14
#define SDMA3_STATUS_WEG__MC_WD_WET_STAWW__SHIFT                                                              0x15
#define SDMA3_STATUS_WEG__MC_WD_NO_POWW_IDWE__SHIFT                                                           0x16
#define SDMA3_STATUS_WEG__PWEV_CMD_IDWE__SHIFT                                                                0x19
#define SDMA3_STATUS_WEG__SEM_IDWE__SHIFT                                                                     0x1a
#define SDMA3_STATUS_WEG__SEM_WEQ_STAWW__SHIFT                                                                0x1b
#define SDMA3_STATUS_WEG__SEM_WESP_STATE__SHIFT                                                               0x1c
#define SDMA3_STATUS_WEG__INT_IDWE__SHIFT                                                                     0x1e
#define SDMA3_STATUS_WEG__INT_WEQ_STAWW__SHIFT                                                                0x1f
#define SDMA3_STATUS_WEG__IDWE_MASK                                                                           0x00000001W
#define SDMA3_STATUS_WEG__WEG_IDWE_MASK                                                                       0x00000002W
#define SDMA3_STATUS_WEG__WB_EMPTY_MASK                                                                       0x00000004W
#define SDMA3_STATUS_WEG__WB_FUWW_MASK                                                                        0x00000008W
#define SDMA3_STATUS_WEG__WB_CMD_IDWE_MASK                                                                    0x00000010W
#define SDMA3_STATUS_WEG__WB_CMD_FUWW_MASK                                                                    0x00000020W
#define SDMA3_STATUS_WEG__IB_CMD_IDWE_MASK                                                                    0x00000040W
#define SDMA3_STATUS_WEG__IB_CMD_FUWW_MASK                                                                    0x00000080W
#define SDMA3_STATUS_WEG__BWOCK_IDWE_MASK                                                                     0x00000100W
#define SDMA3_STATUS_WEG__INSIDE_IB_MASK                                                                      0x00000200W
#define SDMA3_STATUS_WEG__EX_IDWE_MASK                                                                        0x00000400W
#define SDMA3_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE_MASK                                                      0x00000800W
#define SDMA3_STATUS_WEG__PACKET_WEADY_MASK                                                                   0x00001000W
#define SDMA3_STATUS_WEG__MC_WW_IDWE_MASK                                                                     0x00002000W
#define SDMA3_STATUS_WEG__SWBM_IDWE_MASK                                                                      0x00004000W
#define SDMA3_STATUS_WEG__CONTEXT_EMPTY_MASK                                                                  0x00008000W
#define SDMA3_STATUS_WEG__DEWTA_WPTW_FUWW_MASK                                                                0x00010000W
#define SDMA3_STATUS_WEG__WB_MC_WWEQ_IDWE_MASK                                                                0x00020000W
#define SDMA3_STATUS_WEG__IB_MC_WWEQ_IDWE_MASK                                                                0x00040000W
#define SDMA3_STATUS_WEG__MC_WD_IDWE_MASK                                                                     0x00080000W
#define SDMA3_STATUS_WEG__DEWTA_WPTW_EMPTY_MASK                                                               0x00100000W
#define SDMA3_STATUS_WEG__MC_WD_WET_STAWW_MASK                                                                0x00200000W
#define SDMA3_STATUS_WEG__MC_WD_NO_POWW_IDWE_MASK                                                             0x00400000W
#define SDMA3_STATUS_WEG__PWEV_CMD_IDWE_MASK                                                                  0x02000000W
#define SDMA3_STATUS_WEG__SEM_IDWE_MASK                                                                       0x04000000W
#define SDMA3_STATUS_WEG__SEM_WEQ_STAWW_MASK                                                                  0x08000000W
#define SDMA3_STATUS_WEG__SEM_WESP_STATE_MASK                                                                 0x30000000W
#define SDMA3_STATUS_WEG__INT_IDWE_MASK                                                                       0x40000000W
#define SDMA3_STATUS_WEG__INT_WEQ_STAWW_MASK                                                                  0x80000000W
//SDMA3_STATUS1_WEG
#define SDMA3_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x0
#define SDMA3_STATUS1_WEG__CE_WW_IDWE__SHIFT                                                                  0x1
#define SDMA3_STATUS1_WEG__CE_SPWIT_IDWE__SHIFT                                                               0x2
#define SDMA3_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x3
#define SDMA3_STATUS1_WEG__CE_OUT_IDWE__SHIFT                                                                 0x4
#define SDMA3_STATUS1_WEG__CE_IN_IDWE__SHIFT                                                                  0x5
#define SDMA3_STATUS1_WEG__CE_DST_IDWE__SHIFT                                                                 0x6
#define SDMA3_STATUS1_WEG__CE_CMD_IDWE__SHIFT                                                                 0x9
#define SDMA3_STATUS1_WEG__CE_AFIFO_FUWW__SHIFT                                                               0xa
#define SDMA3_STATUS1_WEG__CE_INFO_FUWW__SHIFT                                                                0xd
#define SDMA3_STATUS1_WEG__CE_INFO1_FUWW__SHIFT                                                               0xe
#define SDMA3_STATUS1_WEG__EX_STAWT__SHIFT                                                                    0xf
#define SDMA3_STATUS1_WEG__CE_WD_STAWW__SHIFT                                                                 0x11
#define SDMA3_STATUS1_WEG__CE_WW_STAWW__SHIFT                                                                 0x12
#define SDMA3_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000001W
#define SDMA3_STATUS1_WEG__CE_WW_IDWE_MASK                                                                    0x00000002W
#define SDMA3_STATUS1_WEG__CE_SPWIT_IDWE_MASK                                                                 0x00000004W
#define SDMA3_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000008W
#define SDMA3_STATUS1_WEG__CE_OUT_IDWE_MASK                                                                   0x00000010W
#define SDMA3_STATUS1_WEG__CE_IN_IDWE_MASK                                                                    0x00000020W
#define SDMA3_STATUS1_WEG__CE_DST_IDWE_MASK                                                                   0x00000040W
#define SDMA3_STATUS1_WEG__CE_CMD_IDWE_MASK                                                                   0x00000200W
#define SDMA3_STATUS1_WEG__CE_AFIFO_FUWW_MASK                                                                 0x00000400W
#define SDMA3_STATUS1_WEG__CE_INFO_FUWW_MASK                                                                  0x00002000W
#define SDMA3_STATUS1_WEG__CE_INFO1_FUWW_MASK                                                                 0x00004000W
#define SDMA3_STATUS1_WEG__EX_STAWT_MASK                                                                      0x00008000W
#define SDMA3_STATUS1_WEG__CE_WD_STAWW_MASK                                                                   0x00020000W
#define SDMA3_STATUS1_WEG__CE_WW_STAWW_MASK                                                                   0x00040000W
//SDMA3_WD_BUWST_CNTW
#define SDMA3_WD_BUWST_CNTW__WD_BUWST__SHIFT                                                                  0x0
#define SDMA3_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST__SHIFT                                                       0x2
#define SDMA3_WD_BUWST_CNTW__WD_BUWST_MASK                                                                    0x00000003W
#define SDMA3_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST_MASK                                                         0x0000000CW
//SDMA3_HBM_PAGE_CONFIG
#define SDMA3_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT                                                      0x0
#define SDMA3_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK                                                        0x00000003W
//SDMA3_UCODE_CHECKSUM
#define SDMA3_UCODE_CHECKSUM__DATA__SHIFT                                                                     0x0
#define SDMA3_UCODE_CHECKSUM__DATA_MASK                                                                       0xFFFFFFFFW
//SDMA3_F32_CNTW
#define SDMA3_F32_CNTW__HAWT__SHIFT                                                                           0x0
#define SDMA3_F32_CNTW__STEP__SHIFT                                                                           0x1
#define SDMA3_F32_CNTW__WESET__SHIFT                                                                          0x8
#define SDMA3_F32_CNTW__HAWT_MASK                                                                             0x00000001W
#define SDMA3_F32_CNTW__STEP_MASK                                                                             0x00000002W
#define SDMA3_F32_CNTW__WESET_MASK                                                                            0x00000100W
//SDMA3_FWEEZE
#define SDMA3_FWEEZE__PWEEMPT__SHIFT                                                                          0x0
#define SDMA3_FWEEZE__FWEEZE__SHIFT                                                                           0x4
#define SDMA3_FWEEZE__FWOZEN__SHIFT                                                                           0x5
#define SDMA3_FWEEZE__F32_FWEEZE__SHIFT                                                                       0x6
#define SDMA3_FWEEZE__PWEEMPT_MASK                                                                            0x00000001W
#define SDMA3_FWEEZE__FWEEZE_MASK                                                                             0x00000010W
#define SDMA3_FWEEZE__FWOZEN_MASK                                                                             0x00000020W
#define SDMA3_FWEEZE__F32_FWEEZE_MASK                                                                         0x00000040W
//SDMA3_PHASE0_QUANTUM
#define SDMA3_PHASE0_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA3_PHASE0_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA3_PHASE0_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA3_PHASE0_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA3_PHASE0_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA3_PHASE0_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA3_PHASE1_QUANTUM
#define SDMA3_PHASE1_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA3_PHASE1_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA3_PHASE1_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA3_PHASE1_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA3_PHASE1_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA3_PHASE1_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//CC_SDMA3_EDC_CONFIG
#define CC_SDMA3_EDC_CONFIG__DIS_EDC__SHIFT                                                                   0x1
#define CC_SDMA3_EDC_CONFIG__DIS_EDC_MASK                                                                     0x00000002W
//SDMA3_BA_THWESHOWD
#define SDMA3_BA_THWESHOWD__WEAD_THWES__SHIFT                                                                 0x0
#define SDMA3_BA_THWESHOWD__WWITE_THWES__SHIFT                                                                0x10
#define SDMA3_BA_THWESHOWD__WEAD_THWES_MASK                                                                   0x000003FFW
#define SDMA3_BA_THWESHOWD__WWITE_THWES_MASK                                                                  0x03FF0000W
//SDMA3_ID
#define SDMA3_ID__DEVICE_ID__SHIFT                                                                            0x0
#define SDMA3_ID__DEVICE_ID_MASK                                                                              0x000000FFW
//SDMA3_VEWSION
#define SDMA3_VEWSION__MINVEW__SHIFT                                                                          0x0
#define SDMA3_VEWSION__MAJVEW__SHIFT                                                                          0x8
#define SDMA3_VEWSION__WEV__SHIFT                                                                             0x10
#define SDMA3_VEWSION__MINVEW_MASK                                                                            0x0000007FW
#define SDMA3_VEWSION__MAJVEW_MASK                                                                            0x00007F00W
#define SDMA3_VEWSION__WEV_MASK                                                                               0x003F0000W
//SDMA3_EDC_COUNTEW
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED__SHIFT                                                    0x0
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED__SHIFT                                                    0x2
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED__SHIFT                                                    0x4
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED__SHIFT                                                    0x6
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED__SHIFT                                                    0x8
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED__SHIFT                                                    0xa
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED__SHIFT                                                    0xc
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED__SHIFT                                                    0xe
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED__SHIFT                                                    0x10
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED__SHIFT                                                    0x12
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED__SHIFT                                                   0x14
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED__SHIFT                                                   0x16
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED__SHIFT                                                   0x18
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED__SHIFT                                                   0x1a
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED__SHIFT                                                   0x1c
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED__SHIFT                                                   0x1e
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED_MASK                                                      0x00000003W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED_MASK                                                      0x0000000CW
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED_MASK                                                      0x00000030W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED_MASK                                                      0x000000C0W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED_MASK                                                      0x00000300W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED_MASK                                                      0x00000C00W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED_MASK                                                      0x00003000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED_MASK                                                      0x0000C000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED_MASK                                                      0x00030000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED_MASK                                                      0x000C0000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED_MASK                                                     0x00300000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED_MASK                                                     0x00C00000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED_MASK                                                     0x03000000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED_MASK                                                     0x0C000000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED_MASK                                                     0x30000000W
#define SDMA3_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED_MASK                                                     0xC0000000W
//SDMA3_EDC_COUNTEW2
#define SDMA3_EDC_COUNTEW2__SDMA_UCODE_BUF_SED__SHIFT                                                         0x0
#define SDMA3_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED__SHIFT                                                        0x2
#define SDMA3_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED__SHIFT                                                        0x4
#define SDMA3_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED__SHIFT                                                     0x6
#define SDMA3_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED__SHIFT                                                  0x8
#define SDMA3_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED__SHIFT                                                     0xa
#define SDMA3_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED__SHIFT                                                     0xc
#define SDMA3_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED__SHIFT                                                    0xe
#define SDMA3_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED__SHIFT                                                   0x10
#define SDMA3_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED__SHIFT                                                      0x12
#define SDMA3_EDC_COUNTEW2__SDMA_UCODE_BUF_SED_MASK                                                           0x00000003W
#define SDMA3_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED_MASK                                                          0x0000000CW
#define SDMA3_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED_MASK                                                          0x00000030W
#define SDMA3_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED_MASK                                                       0x000000C0W
#define SDMA3_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED_MASK                                                    0x00000300W
#define SDMA3_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED_MASK                                                       0x00000C00W
#define SDMA3_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED_MASK                                                       0x00003000W
#define SDMA3_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED_MASK                                                      0x0000C000W
#define SDMA3_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED_MASK                                                     0x00030000W
#define SDMA3_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED_MASK                                                        0x000C0000W
//SDMA3_STATUS2_WEG
#define SDMA3_STATUS2_WEG__ID__SHIFT                                                                          0x0
#define SDMA3_STATUS2_WEG__F32_INSTW_PTW__SHIFT                                                               0x3
#define SDMA3_STATUS2_WEG__CMD_OP__SHIFT                                                                      0x10
#define SDMA3_STATUS2_WEG__ID_MASK                                                                            0x00000007W
#define SDMA3_STATUS2_WEG__F32_INSTW_PTW_MASK                                                                 0x0000FFF8W
#define SDMA3_STATUS2_WEG__CMD_OP_MASK                                                                        0xFFFF0000W
//SDMA3_ATOMIC_CNTW
#define SDMA3_ATOMIC_CNTW__WOOP_TIMEW__SHIFT                                                                  0x0
#define SDMA3_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE__SHIFT                                                       0x1f
#define SDMA3_ATOMIC_CNTW__WOOP_TIMEW_MASK                                                                    0x7FFFFFFFW
#define SDMA3_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE_MASK                                                         0x80000000W
//SDMA3_ATOMIC_PWEOP_WO
#define SDMA3_ATOMIC_PWEOP_WO__DATA__SHIFT                                                                    0x0
#define SDMA3_ATOMIC_PWEOP_WO__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA3_ATOMIC_PWEOP_HI
#define SDMA3_ATOMIC_PWEOP_HI__DATA__SHIFT                                                                    0x0
#define SDMA3_ATOMIC_PWEOP_HI__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA3_UTCW1_CNTW
#define SDMA3_UTCW1_CNTW__WEDO_ENABWE__SHIFT                                                                  0x0
#define SDMA3_UTCW1_CNTW__WEDO_DEWAY__SHIFT                                                                   0x1
#define SDMA3_UTCW1_CNTW__WEDO_WATEWMK__SHIFT                                                                 0xb
#define SDMA3_UTCW1_CNTW__INVACK_DEWAY__SHIFT                                                                 0xe
#define SDMA3_UTCW1_CNTW__WEQW2_CWEDIT__SHIFT                                                                 0x18
#define SDMA3_UTCW1_CNTW__VADDW_WATEWMK__SHIFT                                                                0x1d
#define SDMA3_UTCW1_CNTW__WEDO_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_UTCW1_CNTW__WEDO_DEWAY_MASK                                                                     0x000007FEW
#define SDMA3_UTCW1_CNTW__WEDO_WATEWMK_MASK                                                                   0x00003800W
#define SDMA3_UTCW1_CNTW__INVACK_DEWAY_MASK                                                                   0x00FFC000W
#define SDMA3_UTCW1_CNTW__WEQW2_CWEDIT_MASK                                                                   0x1F000000W
#define SDMA3_UTCW1_CNTW__VADDW_WATEWMK_MASK                                                                  0xE0000000W
//SDMA3_UTCW1_WATEWMK
#define SDMA3_UTCW1_WATEWMK__WEQ_WATEWMK__SHIFT                                                               0x0
#define SDMA3_UTCW1_WATEWMK__WEQ_DEPTH__SHIFT                                                                 0x3
#define SDMA3_UTCW1_WATEWMK__PAGE_WATEWMK__SHIFT                                                              0x5
#define SDMA3_UTCW1_WATEWMK__INVWEQ_WATEWMK__SHIFT                                                            0x8
#define SDMA3_UTCW1_WATEWMK__WESEWVED__SHIFT                                                                  0x10
#define SDMA3_UTCW1_WATEWMK__WEQ_WATEWMK_MASK                                                                 0x00000007W
#define SDMA3_UTCW1_WATEWMK__WEQ_DEPTH_MASK                                                                   0x00000018W
#define SDMA3_UTCW1_WATEWMK__PAGE_WATEWMK_MASK                                                                0x000000E0W
#define SDMA3_UTCW1_WATEWMK__INVWEQ_WATEWMK_MASK                                                              0x0000FF00W
#define SDMA3_UTCW1_WATEWMK__WESEWVED_MASK                                                                    0xFFFF0000W
//SDMA3_UTCW1_WD_STATUS
#define SDMA3_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA3_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA3_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA3_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA3_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA3_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA3_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA3_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA3_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA3_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA3_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA3_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA3_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA3_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA3_UTCW1_WD_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA3_UTCW1_WD_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA3_UTCW1_WD_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA3_UTCW1_WD_STATUS__CE_W1_STAWW__SHIFT                                                             0x15
#define SDMA3_UTCW1_WD_STATUS__NEXT_WD_VECTOW__SHIFT                                                          0x16
#define SDMA3_UTCW1_WD_STATUS__MEWGE_STATE__SHIFT                                                             0x1a
#define SDMA3_UTCW1_WD_STATUS__ADDW_WD_WTW__SHIFT                                                             0x1d
#define SDMA3_UTCW1_WD_STATUS__WPTW_POWWING__SHIFT                                                            0x1e
#define SDMA3_UTCW1_WD_STATUS__INVWEQ_SIZE__SHIFT                                                             0x1f
#define SDMA3_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA3_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA3_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA3_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA3_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA3_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA3_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA3_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA3_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA3_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA3_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA3_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA3_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA3_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA3_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA3_UTCW1_WD_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA3_UTCW1_WD_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA3_UTCW1_WD_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA3_UTCW1_WD_STATUS__CE_W1_STAWW_MASK                                                               0x00200000W
#define SDMA3_UTCW1_WD_STATUS__NEXT_WD_VECTOW_MASK                                                            0x03C00000W
#define SDMA3_UTCW1_WD_STATUS__MEWGE_STATE_MASK                                                               0x1C000000W
#define SDMA3_UTCW1_WD_STATUS__ADDW_WD_WTW_MASK                                                               0x20000000W
#define SDMA3_UTCW1_WD_STATUS__WPTW_POWWING_MASK                                                              0x40000000W
#define SDMA3_UTCW1_WD_STATUS__INVWEQ_SIZE_MASK                                                               0x80000000W
//SDMA3_UTCW1_WW_STATUS
#define SDMA3_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA3_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA3_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA3_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA3_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA3_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA3_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA3_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA3_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA3_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA3_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA3_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA3_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA3_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA3_UTCW1_WW_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA3_UTCW1_WW_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA3_UTCW1_WW_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA3_UTCW1_WW_STATUS__F32_WW_WTW__SHIFT                                                              0x15
#define SDMA3_UTCW1_WW_STATUS__NEXT_WW_VECTOW__SHIFT                                                          0x16
#define SDMA3_UTCW1_WW_STATUS__MEWGE_STATE__SHIFT                                                             0x19
#define SDMA3_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY__SHIFT                                                    0x1c
#define SDMA3_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW__SHIFT                                                     0x1d
#define SDMA3_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY__SHIFT                                                   0x1e
#define SDMA3_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW__SHIFT                                                    0x1f
#define SDMA3_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA3_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA3_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA3_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA3_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA3_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA3_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA3_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA3_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA3_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA3_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA3_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA3_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA3_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA3_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA3_UTCW1_WW_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA3_UTCW1_WW_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA3_UTCW1_WW_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA3_UTCW1_WW_STATUS__F32_WW_WTW_MASK                                                                0x00200000W
#define SDMA3_UTCW1_WW_STATUS__NEXT_WW_VECTOW_MASK                                                            0x01C00000W
#define SDMA3_UTCW1_WW_STATUS__MEWGE_STATE_MASK                                                               0x0E000000W
#define SDMA3_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY_MASK                                                      0x10000000W
#define SDMA3_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW_MASK                                                       0x20000000W
#define SDMA3_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY_MASK                                                     0x40000000W
#define SDMA3_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW_MASK                                                      0x80000000W
//SDMA3_UTCW1_INV0
#define SDMA3_UTCW1_INV0__INV_MIDDWE__SHIFT                                                                   0x0
#define SDMA3_UTCW1_INV0__WD_TIMEOUT__SHIFT                                                                   0x1
#define SDMA3_UTCW1_INV0__WW_TIMEOUT__SHIFT                                                                   0x2
#define SDMA3_UTCW1_INV0__WD_IN_INVADW__SHIFT                                                                 0x3
#define SDMA3_UTCW1_INV0__WW_IN_INVADW__SHIFT                                                                 0x4
#define SDMA3_UTCW1_INV0__PAGE_NUWW_SW__SHIFT                                                                 0x5
#define SDMA3_UTCW1_INV0__XNACK_IS_INVADW__SHIFT                                                              0x6
#define SDMA3_UTCW1_INV0__INVWEQ_ENABWE__SHIFT                                                                0x7
#define SDMA3_UTCW1_INV0__NACK_TIMEOUT_SW__SHIFT                                                              0x8
#define SDMA3_UTCW1_INV0__NFWUSH_INV_IDWE__SHIFT                                                              0x9
#define SDMA3_UTCW1_INV0__FWUSH_INV_IDWE__SHIFT                                                               0xa
#define SDMA3_UTCW1_INV0__INV_FWUSHTYPE__SHIFT                                                                0xb
#define SDMA3_UTCW1_INV0__INV_VMID_VEC__SHIFT                                                                 0xc
#define SDMA3_UTCW1_INV0__INV_ADDW_HI__SHIFT                                                                  0x1c
#define SDMA3_UTCW1_INV0__INV_MIDDWE_MASK                                                                     0x00000001W
#define SDMA3_UTCW1_INV0__WD_TIMEOUT_MASK                                                                     0x00000002W
#define SDMA3_UTCW1_INV0__WW_TIMEOUT_MASK                                                                     0x00000004W
#define SDMA3_UTCW1_INV0__WD_IN_INVADW_MASK                                                                   0x00000008W
#define SDMA3_UTCW1_INV0__WW_IN_INVADW_MASK                                                                   0x00000010W
#define SDMA3_UTCW1_INV0__PAGE_NUWW_SW_MASK                                                                   0x00000020W
#define SDMA3_UTCW1_INV0__XNACK_IS_INVADW_MASK                                                                0x00000040W
#define SDMA3_UTCW1_INV0__INVWEQ_ENABWE_MASK                                                                  0x00000080W
#define SDMA3_UTCW1_INV0__NACK_TIMEOUT_SW_MASK                                                                0x00000100W
#define SDMA3_UTCW1_INV0__NFWUSH_INV_IDWE_MASK                                                                0x00000200W
#define SDMA3_UTCW1_INV0__FWUSH_INV_IDWE_MASK                                                                 0x00000400W
#define SDMA3_UTCW1_INV0__INV_FWUSHTYPE_MASK                                                                  0x00000800W
#define SDMA3_UTCW1_INV0__INV_VMID_VEC_MASK                                                                   0x0FFFF000W
#define SDMA3_UTCW1_INV0__INV_ADDW_HI_MASK                                                                    0xF0000000W
//SDMA3_UTCW1_INV1
#define SDMA3_UTCW1_INV1__INV_ADDW_WO__SHIFT                                                                  0x0
#define SDMA3_UTCW1_INV1__INV_ADDW_WO_MASK                                                                    0xFFFFFFFFW
//SDMA3_UTCW1_INV2
#define SDMA3_UTCW1_INV2__INV_NFWUSH_VMID_VEC__SHIFT                                                          0x0
#define SDMA3_UTCW1_INV2__INV_NFWUSH_VMID_VEC_MASK                                                            0xFFFFFFFFW
//SDMA3_UTCW1_WD_XNACK0
#define SDMA3_UTCW1_WD_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA3_UTCW1_WD_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA3_UTCW1_WD_XNACK1
#define SDMA3_UTCW1_WD_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA3_UTCW1_WD_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA3_UTCW1_WD_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA3_UTCW1_WD_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA3_UTCW1_WD_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA3_UTCW1_WD_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA3_UTCW1_WD_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA3_UTCW1_WD_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA3_UTCW1_WW_XNACK0
#define SDMA3_UTCW1_WW_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA3_UTCW1_WW_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA3_UTCW1_WW_XNACK1
#define SDMA3_UTCW1_WW_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA3_UTCW1_WW_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA3_UTCW1_WW_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA3_UTCW1_WW_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA3_UTCW1_WW_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA3_UTCW1_WW_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA3_UTCW1_WW_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA3_UTCW1_WW_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA3_UTCW1_TIMEOUT
#define SDMA3_UTCW1_TIMEOUT__WD_XNACK_WIMIT__SHIFT                                                            0x0
#define SDMA3_UTCW1_TIMEOUT__WW_XNACK_WIMIT__SHIFT                                                            0x10
#define SDMA3_UTCW1_TIMEOUT__WD_XNACK_WIMIT_MASK                                                              0x0000FFFFW
#define SDMA3_UTCW1_TIMEOUT__WW_XNACK_WIMIT_MASK                                                              0xFFFF0000W
//SDMA3_UTCW1_PAGE
#define SDMA3_UTCW1_PAGE__VM_HOWE__SHIFT                                                                      0x0
#define SDMA3_UTCW1_PAGE__WEQ_TYPE__SHIFT                                                                     0x1
#define SDMA3_UTCW1_PAGE__USE_MTYPE__SHIFT                                                                    0x6
#define SDMA3_UTCW1_PAGE__USE_PT_SNOOP__SHIFT                                                                 0x9
#define SDMA3_UTCW1_PAGE__VM_HOWE_MASK                                                                        0x00000001W
#define SDMA3_UTCW1_PAGE__WEQ_TYPE_MASK                                                                       0x0000001EW
#define SDMA3_UTCW1_PAGE__USE_MTYPE_MASK                                                                      0x000001C0W
#define SDMA3_UTCW1_PAGE__USE_PT_SNOOP_MASK                                                                   0x00000200W
//SDMA3_POWEW_CNTW_IDWE
#define SDMA3_POWEW_CNTW_IDWE__DEWAY0__SHIFT                                                                  0x0
#define SDMA3_POWEW_CNTW_IDWE__DEWAY1__SHIFT                                                                  0x10
#define SDMA3_POWEW_CNTW_IDWE__DEWAY2__SHIFT                                                                  0x18
#define SDMA3_POWEW_CNTW_IDWE__DEWAY0_MASK                                                                    0x0000FFFFW
#define SDMA3_POWEW_CNTW_IDWE__DEWAY1_MASK                                                                    0x00FF0000W
#define SDMA3_POWEW_CNTW_IDWE__DEWAY2_MASK                                                                    0xFF000000W
//SDMA3_WEWAX_OWDEWING_WUT
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED0__SHIFT                                                            0x0
#define SDMA3_WEWAX_OWDEWING_WUT__COPY__SHIFT                                                                 0x1
#define SDMA3_WEWAX_OWDEWING_WUT__WWITE__SHIFT                                                                0x2
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED3__SHIFT                                                            0x3
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED4__SHIFT                                                            0x4
#define SDMA3_WEWAX_OWDEWING_WUT__FENCE__SHIFT                                                                0x5
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED76__SHIFT                                                           0x6
#define SDMA3_WEWAX_OWDEWING_WUT__POWW_MEM__SHIFT                                                             0x8
#define SDMA3_WEWAX_OWDEWING_WUT__COND_EXE__SHIFT                                                             0x9
#define SDMA3_WEWAX_OWDEWING_WUT__ATOMIC__SHIFT                                                               0xa
#define SDMA3_WEWAX_OWDEWING_WUT__CONST_FIWW__SHIFT                                                           0xb
#define SDMA3_WEWAX_OWDEWING_WUT__PTEPDE__SHIFT                                                               0xc
#define SDMA3_WEWAX_OWDEWING_WUT__TIMESTAMP__SHIFT                                                            0xd
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED__SHIFT                                                             0xe
#define SDMA3_WEWAX_OWDEWING_WUT__WOWWD_SWITCH__SHIFT                                                         0x1b
#define SDMA3_WEWAX_OWDEWING_WUT__WPTW_WWB__SHIFT                                                             0x1c
#define SDMA3_WEWAX_OWDEWING_WUT__WPTW_POWW__SHIFT                                                            0x1d
#define SDMA3_WEWAX_OWDEWING_WUT__IB_FETCH__SHIFT                                                             0x1e
#define SDMA3_WEWAX_OWDEWING_WUT__WB_FETCH__SHIFT                                                             0x1f
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED0_MASK                                                              0x00000001W
#define SDMA3_WEWAX_OWDEWING_WUT__COPY_MASK                                                                   0x00000002W
#define SDMA3_WEWAX_OWDEWING_WUT__WWITE_MASK                                                                  0x00000004W
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED3_MASK                                                              0x00000008W
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED4_MASK                                                              0x00000010W
#define SDMA3_WEWAX_OWDEWING_WUT__FENCE_MASK                                                                  0x00000020W
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED76_MASK                                                             0x000000C0W
#define SDMA3_WEWAX_OWDEWING_WUT__POWW_MEM_MASK                                                               0x00000100W
#define SDMA3_WEWAX_OWDEWING_WUT__COND_EXE_MASK                                                               0x00000200W
#define SDMA3_WEWAX_OWDEWING_WUT__ATOMIC_MASK                                                                 0x00000400W
#define SDMA3_WEWAX_OWDEWING_WUT__CONST_FIWW_MASK                                                             0x00000800W
#define SDMA3_WEWAX_OWDEWING_WUT__PTEPDE_MASK                                                                 0x00001000W
#define SDMA3_WEWAX_OWDEWING_WUT__TIMESTAMP_MASK                                                              0x00002000W
#define SDMA3_WEWAX_OWDEWING_WUT__WESEWVED_MASK                                                               0x07FFC000W
#define SDMA3_WEWAX_OWDEWING_WUT__WOWWD_SWITCH_MASK                                                           0x08000000W
#define SDMA3_WEWAX_OWDEWING_WUT__WPTW_WWB_MASK                                                               0x10000000W
#define SDMA3_WEWAX_OWDEWING_WUT__WPTW_POWW_MASK                                                              0x20000000W
#define SDMA3_WEWAX_OWDEWING_WUT__IB_FETCH_MASK                                                               0x40000000W
#define SDMA3_WEWAX_OWDEWING_WUT__WB_FETCH_MASK                                                               0x80000000W
//SDMA3_CHICKEN_BITS_2
#define SDMA3_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY__SHIFT                                                       0x0
#define SDMA3_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN__SHIFT                                                     0x4
#define SDMA3_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY_MASK                                                         0x0000000FW
#define SDMA3_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN_MASK                                                       0x00000010W
//SDMA3_STATUS3_WEG
#define SDMA3_STATUS3_WEG__CMD_OP_STATUS__SHIFT                                                               0x0
#define SDMA3_STATUS3_WEG__PWEV_VM_CMD__SHIFT                                                                 0x10
#define SDMA3_STATUS3_WEG__EXCEPTION_IDWE__SHIFT                                                              0x14
#define SDMA3_STATUS3_WEG__QUEUE_ID_MATCH__SHIFT                                                              0x15
#define SDMA3_STATUS3_WEG__INT_QUEUE_ID__SHIFT                                                                0x16
#define SDMA3_STATUS3_WEG__CMD_OP_STATUS_MASK                                                                 0x0000FFFFW
#define SDMA3_STATUS3_WEG__PWEV_VM_CMD_MASK                                                                   0x000F0000W
#define SDMA3_STATUS3_WEG__EXCEPTION_IDWE_MASK                                                                0x00100000W
#define SDMA3_STATUS3_WEG__QUEUE_ID_MATCH_MASK                                                                0x00200000W
#define SDMA3_STATUS3_WEG__INT_QUEUE_ID_MASK                                                                  0x03C00000W
//SDMA3_PHYSICAW_ADDW_WO
#define SDMA3_PHYSICAW_ADDW_WO__D_VAWID__SHIFT                                                                0x0
#define SDMA3_PHYSICAW_ADDW_WO__DIWTY__SHIFT                                                                  0x1
#define SDMA3_PHYSICAW_ADDW_WO__PHY_VAWID__SHIFT                                                              0x2
#define SDMA3_PHYSICAW_ADDW_WO__ADDW__SHIFT                                                                   0xc
#define SDMA3_PHYSICAW_ADDW_WO__D_VAWID_MASK                                                                  0x00000001W
#define SDMA3_PHYSICAW_ADDW_WO__DIWTY_MASK                                                                    0x00000002W
#define SDMA3_PHYSICAW_ADDW_WO__PHY_VAWID_MASK                                                                0x00000004W
#define SDMA3_PHYSICAW_ADDW_WO__ADDW_MASK                                                                     0xFFFFF000W
//SDMA3_PHYSICAW_ADDW_HI
#define SDMA3_PHYSICAW_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_PHYSICAW_ADDW_HI__ADDW_MASK                                                                     0x0000FFFFW
//SDMA3_PHASE2_QUANTUM
#define SDMA3_PHASE2_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA3_PHASE2_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA3_PHASE2_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA3_PHASE2_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA3_PHASE2_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA3_PHASE2_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA3_EWWOW_WOG
#define SDMA3_EWWOW_WOG__OVEWWIDE__SHIFT                                                                      0x0
#define SDMA3_EWWOW_WOG__STATUS__SHIFT                                                                        0x10
#define SDMA3_EWWOW_WOG__OVEWWIDE_MASK                                                                        0x0000FFFFW
#define SDMA3_EWWOW_WOG__STATUS_MASK                                                                          0xFFFF0000W
//SDMA3_PUB_DUMMY_WEG0
#define SDMA3_PUB_DUMMY_WEG0__VAWUE__SHIFT                                                                    0x0
#define SDMA3_PUB_DUMMY_WEG0__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA3_PUB_DUMMY_WEG1
#define SDMA3_PUB_DUMMY_WEG1__VAWUE__SHIFT                                                                    0x0
#define SDMA3_PUB_DUMMY_WEG1__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA3_PUB_DUMMY_WEG2
#define SDMA3_PUB_DUMMY_WEG2__VAWUE__SHIFT                                                                    0x0
#define SDMA3_PUB_DUMMY_WEG2__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA3_PUB_DUMMY_WEG3
#define SDMA3_PUB_DUMMY_WEG3__VAWUE__SHIFT                                                                    0x0
#define SDMA3_PUB_DUMMY_WEG3__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA3_F32_COUNTEW
#define SDMA3_F32_COUNTEW__VAWUE__SHIFT                                                                       0x0
#define SDMA3_F32_COUNTEW__VAWUE_MASK                                                                         0xFFFFFFFFW
//SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT__SHIFT                                       0x0
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW__SHIFT                                             0x8
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW__SHIFT                                              0x10
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY__SHIFT                                                0x18
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW__SHIFT                                                 0x19
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE__SHIFT                                      0x1a
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT_MASK                                         0x0000000FW
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW_MASK                                               0x0000FF00W
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW_MASK                                                0x00FF0000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY_MASK                                                  0x01000000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW_MASK                                                   0x02000000W
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE_MASK                                        0x04000000W
//SDMA3_PEWFCNT_MISC_CNTW
#define SDMA3_PEWFCNT_MISC_CNTW__CMD_OP__SHIFT                                                                0x0
#define SDMA3_PEWFCNT_MISC_CNTW__CMD_OP_MASK                                                                  0x0000FFFFW
//SDMA3_PEWFCNT_PEWFCOUNTEW_WO
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO__SHIFT                                                       0x0
#define SDMA3_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO_MASK                                                         0xFFFFFFFFW
//SDMA3_PEWFCNT_PEWFCOUNTEW_HI
#define SDMA3_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI__SHIFT                                                       0x0
#define SDMA3_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE__SHIFT                                                    0x10
#define SDMA3_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI_MASK                                                         0x0000FFFFW
#define SDMA3_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE_MASK                                                      0xFFFF0000W
//SDMA3_CWD_CNTW
#define SDMA3_CWD_CNTW__MC_WWWEQ_CWEDIT__SHIFT                                                                0x7
#define SDMA3_CWD_CNTW__MC_WDWEQ_CWEDIT__SHIFT                                                                0xd
#define SDMA3_CWD_CNTW__MC_WWWEQ_CWEDIT_MASK                                                                  0x00001F80W
#define SDMA3_CWD_CNTW__MC_WDWEQ_CWEDIT_MASK                                                                  0x0007E000W
//SDMA3_UWV_CNTW
#define SDMA3_UWV_CNTW__HYSTEWESIS__SHIFT                                                                     0x0
#define SDMA3_UWV_CNTW__ENTEW_UWV_INT_CWW__SHIFT                                                              0x1b
#define SDMA3_UWV_CNTW__EXIT_UWV_INT_CWW__SHIFT                                                               0x1c
#define SDMA3_UWV_CNTW__ENTEW_UWV_INT__SHIFT                                                                  0x1d
#define SDMA3_UWV_CNTW__EXIT_UWV_INT__SHIFT                                                                   0x1e
#define SDMA3_UWV_CNTW__UWV_STATUS__SHIFT                                                                     0x1f
#define SDMA3_UWV_CNTW__HYSTEWESIS_MASK                                                                       0x0000001FW
#define SDMA3_UWV_CNTW__ENTEW_UWV_INT_CWW_MASK                                                                0x08000000W
#define SDMA3_UWV_CNTW__EXIT_UWV_INT_CWW_MASK                                                                 0x10000000W
#define SDMA3_UWV_CNTW__ENTEW_UWV_INT_MASK                                                                    0x20000000W
#define SDMA3_UWV_CNTW__EXIT_UWV_INT_MASK                                                                     0x40000000W
#define SDMA3_UWV_CNTW__UWV_STATUS_MASK                                                                       0x80000000W
//SDMA3_EA_DBIT_ADDW_DATA
#define SDMA3_EA_DBIT_ADDW_DATA__VAWUE__SHIFT                                                                 0x0
#define SDMA3_EA_DBIT_ADDW_DATA__VAWUE_MASK                                                                   0xFFFFFFFFW
//SDMA3_EA_DBIT_ADDW_INDEX
#define SDMA3_EA_DBIT_ADDW_INDEX__VAWUE__SHIFT                                                                0x0
#define SDMA3_EA_DBIT_ADDW_INDEX__VAWUE_MASK                                                                  0x00000007W
//SDMA3_STATUS4_WEG
#define SDMA3_STATUS4_WEG__IDWE__SHIFT                                                                        0x0
#define SDMA3_STATUS4_WEG__IH_OUTSTANDING__SHIFT                                                              0x2
#define SDMA3_STATUS4_WEG__SEM_OUTSTANDING__SHIFT                                                             0x3
#define SDMA3_STATUS4_WEG__MMHUB_WD_OUTSTANDING__SHIFT                                                        0x4
#define SDMA3_STATUS4_WEG__MMHUB_WW_OUTSTANDING__SHIFT                                                        0x5
#define SDMA3_STATUS4_WEG__UTCW2_WD_OUTSTANDING__SHIFT                                                        0x6
#define SDMA3_STATUS4_WEG__UTCW2_WW_OUTSTANDING__SHIFT                                                        0x7
#define SDMA3_STATUS4_WEG__WEG_POWWING__SHIFT                                                                 0x8
#define SDMA3_STATUS4_WEG__MEM_POWWING__SHIFT                                                                 0x9
#define SDMA3_STATUS4_WEG__UTCW2_WD_XNACK__SHIFT                                                              0xa
#define SDMA3_STATUS4_WEG__UTCW2_WW_XNACK__SHIFT                                                              0xc
#define SDMA3_STATUS4_WEG__ACTIVE_QUEUE_ID__SHIFT                                                             0xe
#define SDMA3_STATUS4_WEG__SWIOV_WATING_WWCV_CMD__SHIFT                                                       0x12
#define SDMA3_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD__SHIFT                                                    0x13
#define SDMA3_STATUS4_WEG__IDWE_MASK                                                                          0x00000001W
#define SDMA3_STATUS4_WEG__IH_OUTSTANDING_MASK                                                                0x00000004W
#define SDMA3_STATUS4_WEG__SEM_OUTSTANDING_MASK                                                               0x00000008W
#define SDMA3_STATUS4_WEG__MMHUB_WD_OUTSTANDING_MASK                                                          0x00000010W
#define SDMA3_STATUS4_WEG__MMHUB_WW_OUTSTANDING_MASK                                                          0x00000020W
#define SDMA3_STATUS4_WEG__UTCW2_WD_OUTSTANDING_MASK                                                          0x00000040W
#define SDMA3_STATUS4_WEG__UTCW2_WW_OUTSTANDING_MASK                                                          0x00000080W
#define SDMA3_STATUS4_WEG__WEG_POWWING_MASK                                                                   0x00000100W
#define SDMA3_STATUS4_WEG__MEM_POWWING_MASK                                                                   0x00000200W
#define SDMA3_STATUS4_WEG__UTCW2_WD_XNACK_MASK                                                                0x00000C00W
#define SDMA3_STATUS4_WEG__UTCW2_WW_XNACK_MASK                                                                0x00003000W
#define SDMA3_STATUS4_WEG__ACTIVE_QUEUE_ID_MASK                                                               0x0003C000W
#define SDMA3_STATUS4_WEG__SWIOV_WATING_WWCV_CMD_MASK                                                         0x00040000W
#define SDMA3_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD_MASK                                                      0x00080000W
//SDMA3_SCWATCH_WAM_DATA
#define SDMA3_SCWATCH_WAM_DATA__DATA__SHIFT                                                                   0x0
#define SDMA3_SCWATCH_WAM_DATA__DATA_MASK                                                                     0xFFFFFFFFW
//SDMA3_SCWATCH_WAM_ADDW
#define SDMA3_SCWATCH_WAM_ADDW__ADDW__SHIFT                                                                   0x0
#define SDMA3_SCWATCH_WAM_ADDW__ADDW_MASK                                                                     0x0000007FW
//SDMA3_CE_CTWW
#define SDMA3_CE_CTWW__WD_WUT_WATEWMAWK__SHIFT                                                                0x0
#define SDMA3_CE_CTWW__WD_WUT_DEPTH__SHIFT                                                                    0x3
#define SDMA3_CE_CTWW__WW_AFIFO_WATEWMAWK__SHIFT                                                              0x5
#define SDMA3_CE_CTWW__WESEWVED__SHIFT                                                                        0x8
#define SDMA3_CE_CTWW__WD_WUT_WATEWMAWK_MASK                                                                  0x00000007W
#define SDMA3_CE_CTWW__WD_WUT_DEPTH_MASK                                                                      0x00000018W
#define SDMA3_CE_CTWW__WW_AFIFO_WATEWMAWK_MASK                                                                0x000000E0W
#define SDMA3_CE_CTWW__WESEWVED_MASK                                                                          0xFFFFFF00W
//SDMA3_WAS_STATUS
#define SDMA3_WAS_STATUS__WB_FETCH_ECC__SHIFT                                                                 0x0
#define SDMA3_WAS_STATUS__IB_FETCH_ECC__SHIFT                                                                 0x1
#define SDMA3_WAS_STATUS__F32_DATA_ECC__SHIFT                                                                 0x2
#define SDMA3_WAS_STATUS__SEM_WPTW_ATOMIC_ECC__SHIFT                                                          0x3
#define SDMA3_WAS_STATUS__COPY_DATA_ECC__SHIFT                                                                0x4
#define SDMA3_WAS_STATUS__SWAM_ECC__SHIFT                                                                     0x5
#define SDMA3_WAS_STATUS__WB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x8
#define SDMA3_WAS_STATUS__IB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x9
#define SDMA3_WAS_STATUS__F32_DATA_NACK_GEN_EWW__SHIFT                                                        0xa
#define SDMA3_WAS_STATUS__COPY_DATA_NACK_GEN_EWW__SHIFT                                                       0xb
#define SDMA3_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW__SHIFT                                                      0xc
#define SDMA3_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW__SHIFT                                                0xd
#define SDMA3_WAS_STATUS__WB_FETCH_ECC_MASK                                                                   0x00000001W
#define SDMA3_WAS_STATUS__IB_FETCH_ECC_MASK                                                                   0x00000002W
#define SDMA3_WAS_STATUS__F32_DATA_ECC_MASK                                                                   0x00000004W
#define SDMA3_WAS_STATUS__SEM_WPTW_ATOMIC_ECC_MASK                                                            0x00000008W
#define SDMA3_WAS_STATUS__COPY_DATA_ECC_MASK                                                                  0x00000010W
#define SDMA3_WAS_STATUS__SWAM_ECC_MASK                                                                       0x00000020W
#define SDMA3_WAS_STATUS__WB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000100W
#define SDMA3_WAS_STATUS__IB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000200W
#define SDMA3_WAS_STATUS__F32_DATA_NACK_GEN_EWW_MASK                                                          0x00000400W
#define SDMA3_WAS_STATUS__COPY_DATA_NACK_GEN_EWW_MASK                                                         0x00000800W
#define SDMA3_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW_MASK                                                        0x00001000W
#define SDMA3_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW_MASK                                                  0x00002000W
//SDMA3_CWK_STATUS
#define SDMA3_CWK_STATUS__DYN_CWK__SHIFT                                                                      0x0
#define SDMA3_CWK_STATUS__PTW_CWK__SHIFT                                                                      0x1
#define SDMA3_CWK_STATUS__WEG_CWK__SHIFT                                                                      0x2
#define SDMA3_CWK_STATUS__F32_CWK__SHIFT                                                                      0x3
#define SDMA3_CWK_STATUS__DYN_CWK_MASK                                                                        0x00000001W
#define SDMA3_CWK_STATUS__PTW_CWK_MASK                                                                        0x00000002W
#define SDMA3_CWK_STATUS__WEG_CWK_MASK                                                                        0x00000004W
#define SDMA3_CWK_STATUS__F32_CWK_MASK                                                                        0x00000008W
//SDMA3_GFX_WB_CNTW
#define SDMA3_GFX_WB_CNTW__WB_ENABWE__SHIFT                                                                   0x0
#define SDMA3_GFX_WB_CNTW__WB_SIZE__SHIFT                                                                     0x1
#define SDMA3_GFX_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                              0x9
#define SDMA3_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                       0xc
#define SDMA3_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                  0xd
#define SDMA3_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                        0x10
#define SDMA3_GFX_WB_CNTW__WB_PWIV__SHIFT                                                                     0x17
#define SDMA3_GFX_WB_CNTW__WB_VMID__SHIFT                                                                     0x18
#define SDMA3_GFX_WB_CNTW__WB_ENABWE_MASK                                                                     0x00000001W
#define SDMA3_GFX_WB_CNTW__WB_SIZE_MASK                                                                       0x0000003EW
#define SDMA3_GFX_WB_CNTW__WB_SWAP_ENABWE_MASK                                                                0x00000200W
#define SDMA3_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                         0x00001000W
#define SDMA3_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                    0x00002000W
#define SDMA3_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                          0x001F0000W
#define SDMA3_GFX_WB_CNTW__WB_PWIV_MASK                                                                       0x00800000W
#define SDMA3_GFX_WB_CNTW__WB_VMID_MASK                                                                       0x0F000000W
//SDMA3_GFX_WB_BASE
#define SDMA3_GFX_WB_BASE__ADDW__SHIFT                                                                        0x0
#define SDMA3_GFX_WB_BASE__ADDW_MASK                                                                          0xFFFFFFFFW
//SDMA3_GFX_WB_BASE_HI
#define SDMA3_GFX_WB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA3_GFX_WB_BASE_HI__ADDW_MASK                                                                       0x00FFFFFFW
//SDMA3_GFX_WB_WPTW
#define SDMA3_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA3_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW_HI
#define SDMA3_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA3_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW
#define SDMA3_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA3_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW_HI
#define SDMA3_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA3_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW_POWW_CNTW
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                            0x0
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                       0x1
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                   0x2
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                         0x4
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                   0x10
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                              0x00000001W
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                         0x00000002W
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                     0x00000004W
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                           0x0000FFF0W
#define SDMA3_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                     0xFFFF0000W
//SDMA3_GFX_WB_WPTW_ADDW_HI
#define SDMA3_GFX_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                                0x0
#define SDMA3_GFX_WB_WPTW_ADDW_HI__ADDW_MASK                                                                  0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW_ADDW_WO
#define SDMA3_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                        0x0
#define SDMA3_GFX_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                                0x2
#define SDMA3_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                          0x00000001W
#define SDMA3_GFX_WB_WPTW_ADDW_WO__ADDW_MASK                                                                  0xFFFFFFFCW
//SDMA3_GFX_IB_CNTW
#define SDMA3_GFX_IB_CNTW__IB_ENABWE__SHIFT                                                                   0x0
#define SDMA3_GFX_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                              0x4
#define SDMA3_GFX_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                            0x8
#define SDMA3_GFX_IB_CNTW__CMD_VMID__SHIFT                                                                    0x10
#define SDMA3_GFX_IB_CNTW__IB_ENABWE_MASK                                                                     0x00000001W
#define SDMA3_GFX_IB_CNTW__IB_SWAP_ENABWE_MASK                                                                0x00000010W
#define SDMA3_GFX_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                              0x00000100W
#define SDMA3_GFX_IB_CNTW__CMD_VMID_MASK                                                                      0x000F0000W
//SDMA3_GFX_IB_WPTW
#define SDMA3_GFX_IB_WPTW__OFFSET__SHIFT                                                                      0x2
#define SDMA3_GFX_IB_WPTW__OFFSET_MASK                                                                        0x003FFFFCW
//SDMA3_GFX_IB_OFFSET
#define SDMA3_GFX_IB_OFFSET__OFFSET__SHIFT                                                                    0x2
#define SDMA3_GFX_IB_OFFSET__OFFSET_MASK                                                                      0x003FFFFCW
//SDMA3_GFX_IB_BASE_WO
#define SDMA3_GFX_IB_BASE_WO__ADDW__SHIFT                                                                     0x5
#define SDMA3_GFX_IB_BASE_WO__ADDW_MASK                                                                       0xFFFFFFE0W
//SDMA3_GFX_IB_BASE_HI
#define SDMA3_GFX_IB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA3_GFX_IB_BASE_HI__ADDW_MASK                                                                       0xFFFFFFFFW
//SDMA3_GFX_IB_SIZE
#define SDMA3_GFX_IB_SIZE__SIZE__SHIFT                                                                        0x0
#define SDMA3_GFX_IB_SIZE__SIZE_MASK                                                                          0x000FFFFFW
//SDMA3_GFX_SKIP_CNTW
#define SDMA3_GFX_SKIP_CNTW__SKIP_COUNT__SHIFT                                                                0x0
#define SDMA3_GFX_SKIP_CNTW__SKIP_COUNT_MASK                                                                  0x000FFFFFW
//SDMA3_GFX_CONTEXT_STATUS
#define SDMA3_GFX_CONTEXT_STATUS__SEWECTED__SHIFT                                                             0x0
#define SDMA3_GFX_CONTEXT_STATUS__IDWE__SHIFT                                                                 0x2
#define SDMA3_GFX_CONTEXT_STATUS__EXPIWED__SHIFT                                                              0x3
#define SDMA3_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT                                                            0x4
#define SDMA3_GFX_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                           0x7
#define SDMA3_GFX_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                          0x8
#define SDMA3_GFX_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                            0x9
#define SDMA3_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                      0xa
#define SDMA3_GFX_CONTEXT_STATUS__SEWECTED_MASK                                                               0x00000001W
#define SDMA3_GFX_CONTEXT_STATUS__IDWE_MASK                                                                   0x00000004W
#define SDMA3_GFX_CONTEXT_STATUS__EXPIWED_MASK                                                                0x00000008W
#define SDMA3_GFX_CONTEXT_STATUS__EXCEPTION_MASK                                                              0x00000070W
#define SDMA3_GFX_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                             0x00000080W
#define SDMA3_GFX_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                            0x00000100W
#define SDMA3_GFX_CONTEXT_STATUS__PWEEMPTED_MASK                                                              0x00000200W
#define SDMA3_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                        0x00000400W
//SDMA3_GFX_DOOWBEWW
#define SDMA3_GFX_DOOWBEWW__ENABWE__SHIFT                                                                     0x1c
#define SDMA3_GFX_DOOWBEWW__CAPTUWED__SHIFT                                                                   0x1e
#define SDMA3_GFX_DOOWBEWW__ENABWE_MASK                                                                       0x10000000W
#define SDMA3_GFX_DOOWBEWW__CAPTUWED_MASK                                                                     0x40000000W
//SDMA3_GFX_CONTEXT_CNTW
#define SDMA3_GFX_CONTEXT_CNTW__WESUME_CTX__SHIFT                                                             0x10
#define SDMA3_GFX_CONTEXT_CNTW__SESSION_SEW__SHIFT                                                            0x18
#define SDMA3_GFX_CONTEXT_CNTW__WESUME_CTX_MASK                                                               0x00010000W
#define SDMA3_GFX_CONTEXT_CNTW__SESSION_SEW_MASK                                                              0x0F000000W
//SDMA3_GFX_STATUS
#define SDMA3_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                       0x0
#define SDMA3_GFX_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                          0x8
#define SDMA3_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                         0x000000FFW
#define SDMA3_GFX_STATUS__WPTW_UPDATE_PENDING_MASK                                                            0x00000100W
//SDMA3_GFX_DOOWBEWW_WOG
#define SDMA3_GFX_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                               0x0
#define SDMA3_GFX_DOOWBEWW_WOG__DATA__SHIFT                                                                   0x2
#define SDMA3_GFX_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                 0x00000001W
#define SDMA3_GFX_DOOWBEWW_WOG__DATA_MASK                                                                     0xFFFFFFFCW
//SDMA3_GFX_WATEWMAWK
#define SDMA3_GFX_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                            0x0
#define SDMA3_GFX_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                            0x10
#define SDMA3_GFX_WATEWMAWK__WD_OUTSTANDING_MASK                                                              0x00000FFFW
#define SDMA3_GFX_WATEWMAWK__WW_OUTSTANDING_MASK                                                              0x03FF0000W
//SDMA3_GFX_DOOWBEWW_OFFSET
#define SDMA3_GFX_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                              0x2
#define SDMA3_GFX_DOOWBEWW_OFFSET__OFFSET_MASK                                                                0x0FFFFFFCW
//SDMA3_GFX_CSA_ADDW_WO
#define SDMA3_GFX_CSA_ADDW_WO__ADDW__SHIFT                                                                    0x2
#define SDMA3_GFX_CSA_ADDW_WO__ADDW_MASK                                                                      0xFFFFFFFCW
//SDMA3_GFX_CSA_ADDW_HI
#define SDMA3_GFX_CSA_ADDW_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_GFX_CSA_ADDW_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_GFX_IB_SUB_WEMAIN
#define SDMA3_GFX_IB_SUB_WEMAIN__SIZE__SHIFT                                                                  0x0
#define SDMA3_GFX_IB_SUB_WEMAIN__SIZE_MASK                                                                    0x000FFFFFW
//SDMA3_GFX_PWEEMPT
#define SDMA3_GFX_PWEEMPT__IB_PWEEMPT__SHIFT                                                                  0x0
#define SDMA3_GFX_PWEEMPT__IB_PWEEMPT_MASK                                                                    0x00000001W
//SDMA3_GFX_DUMMY_WEG
#define SDMA3_GFX_DUMMY_WEG__DUMMY__SHIFT                                                                     0x0
#define SDMA3_GFX_DUMMY_WEG__DUMMY_MASK                                                                       0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW_POWW_ADDW_HI
#define SDMA3_GFX_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                           0x0
#define SDMA3_GFX_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                             0xFFFFFFFFW
//SDMA3_GFX_WB_WPTW_POWW_ADDW_WO
#define SDMA3_GFX_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                           0x2
#define SDMA3_GFX_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                             0xFFFFFFFCW
//SDMA3_GFX_WB_AQW_CNTW
#define SDMA3_GFX_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                              0x0
#define SDMA3_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                         0x1
#define SDMA3_GFX_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                             0x8
#define SDMA3_GFX_WB_AQW_CNTW__AQW_ENABWE_MASK                                                                0x00000001W
#define SDMA3_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                           0x000000FEW
#define SDMA3_GFX_WB_AQW_CNTW__PACKET_STEP_MASK                                                               0x0000FF00W
//SDMA3_GFX_MINOW_PTW_UPDATE
#define SDMA3_GFX_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                             0x0
#define SDMA3_GFX_MINOW_PTW_UPDATE__ENABWE_MASK                                                               0x00000001W
//SDMA3_GFX_MIDCMD_DATA0
#define SDMA3_GFX_MIDCMD_DATA0__DATA0__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA0__DATA0_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA1
#define SDMA3_GFX_MIDCMD_DATA1__DATA1__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA1__DATA1_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA2
#define SDMA3_GFX_MIDCMD_DATA2__DATA2__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA2__DATA2_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA3
#define SDMA3_GFX_MIDCMD_DATA3__DATA3__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA3__DATA3_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA4
#define SDMA3_GFX_MIDCMD_DATA4__DATA4__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA4__DATA4_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA5
#define SDMA3_GFX_MIDCMD_DATA5__DATA5__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA5__DATA5_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA6
#define SDMA3_GFX_MIDCMD_DATA6__DATA6__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA6__DATA6_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA7
#define SDMA3_GFX_MIDCMD_DATA7__DATA7__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA7__DATA7_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA8
#define SDMA3_GFX_MIDCMD_DATA8__DATA8__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA8__DATA8_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA9
#define SDMA3_GFX_MIDCMD_DATA9__DATA9__SHIFT                                                                  0x0
#define SDMA3_GFX_MIDCMD_DATA9__DATA9_MASK                                                                    0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_DATA10
#define SDMA3_GFX_MIDCMD_DATA10__DATA10__SHIFT                                                                0x0
#define SDMA3_GFX_MIDCMD_DATA10__DATA10_MASK                                                                  0xFFFFFFFFW
//SDMA3_GFX_MIDCMD_CNTW
#define SDMA3_GFX_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                              0x0
#define SDMA3_GFX_MIDCMD_CNTW__COPY_MODE__SHIFT                                                               0x1
#define SDMA3_GFX_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                             0x4
#define SDMA3_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                           0x8
#define SDMA3_GFX_MIDCMD_CNTW__DATA_VAWID_MASK                                                                0x00000001W
#define SDMA3_GFX_MIDCMD_CNTW__COPY_MODE_MASK                                                                 0x00000002W
#define SDMA3_GFX_MIDCMD_CNTW__SPWIT_STATE_MASK                                                               0x000000F0W
#define SDMA3_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                             0x00000100W
//SDMA3_PAGE_WB_CNTW
#define SDMA3_PAGE_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_PAGE_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_PAGE_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_PAGE_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_PAGE_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_PAGE_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_PAGE_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_PAGE_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_PAGE_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_PAGE_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_PAGE_WB_BASE
#define SDMA3_PAGE_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_PAGE_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_PAGE_WB_BASE_HI
#define SDMA3_PAGE_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_PAGE_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_PAGE_WB_WPTW
#define SDMA3_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW_HI
#define SDMA3_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW
#define SDMA3_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW_HI
#define SDMA3_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW_POWW_CNTW
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_PAGE_WB_WPTW_ADDW_HI
#define SDMA3_PAGE_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_PAGE_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW_ADDW_WO
#define SDMA3_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_PAGE_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_PAGE_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_PAGE_IB_CNTW
#define SDMA3_PAGE_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_PAGE_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_PAGE_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_PAGE_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_PAGE_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_PAGE_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_PAGE_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_PAGE_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_PAGE_IB_WPTW
#define SDMA3_PAGE_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_PAGE_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_PAGE_IB_OFFSET
#define SDMA3_PAGE_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_PAGE_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_PAGE_IB_BASE_WO
#define SDMA3_PAGE_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_PAGE_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_PAGE_IB_BASE_HI
#define SDMA3_PAGE_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_PAGE_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_PAGE_IB_SIZE
#define SDMA3_PAGE_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_PAGE_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_PAGE_SKIP_CNTW
#define SDMA3_PAGE_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_PAGE_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_PAGE_CONTEXT_STATUS
#define SDMA3_PAGE_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_PAGE_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_PAGE_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_PAGE_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_PAGE_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_PAGE_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_PAGE_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_PAGE_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_PAGE_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_PAGE_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_PAGE_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_PAGE_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_PAGE_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_PAGE_DOOWBEWW
#define SDMA3_PAGE_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_PAGE_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_PAGE_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_PAGE_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_PAGE_STATUS
#define SDMA3_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_PAGE_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_PAGE_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_PAGE_DOOWBEWW_WOG
#define SDMA3_PAGE_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_PAGE_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_PAGE_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_PAGE_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_PAGE_WATEWMAWK
#define SDMA3_PAGE_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_PAGE_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_PAGE_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_PAGE_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_PAGE_DOOWBEWW_OFFSET
#define SDMA3_PAGE_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_PAGE_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_PAGE_CSA_ADDW_WO
#define SDMA3_PAGE_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_PAGE_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_PAGE_CSA_ADDW_HI
#define SDMA3_PAGE_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_PAGE_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_PAGE_IB_SUB_WEMAIN
#define SDMA3_PAGE_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_PAGE_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_PAGE_PWEEMPT
#define SDMA3_PAGE_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_PAGE_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_PAGE_DUMMY_WEG
#define SDMA3_PAGE_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_PAGE_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW_POWW_ADDW_HI
#define SDMA3_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_PAGE_WB_WPTW_POWW_ADDW_WO
#define SDMA3_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_PAGE_WB_AQW_CNTW
#define SDMA3_PAGE_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_PAGE_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_PAGE_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_PAGE_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_PAGE_MINOW_PTW_UPDATE
#define SDMA3_PAGE_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_PAGE_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_PAGE_MIDCMD_DATA0
#define SDMA3_PAGE_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA1
#define SDMA3_PAGE_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA2
#define SDMA3_PAGE_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA3
#define SDMA3_PAGE_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA4
#define SDMA3_PAGE_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA5
#define SDMA3_PAGE_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA6
#define SDMA3_PAGE_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA7
#define SDMA3_PAGE_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA8
#define SDMA3_PAGE_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA9
#define SDMA3_PAGE_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_PAGE_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_DATA10
#define SDMA3_PAGE_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_PAGE_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_PAGE_MIDCMD_CNTW
#define SDMA3_PAGE_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_PAGE_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_PAGE_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_PAGE_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_PAGE_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_PAGE_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC0_WB_CNTW
#define SDMA3_WWC0_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC0_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC0_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC0_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC0_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC0_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC0_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC0_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC0_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC0_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC0_WB_BASE
#define SDMA3_WWC0_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC0_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC0_WB_BASE_HI
#define SDMA3_WWC0_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC0_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC0_WB_WPTW
#define SDMA3_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW_HI
#define SDMA3_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW
#define SDMA3_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW_HI
#define SDMA3_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW_POWW_CNTW
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC0_WB_WPTW_ADDW_HI
#define SDMA3_WWC0_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC0_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW_ADDW_WO
#define SDMA3_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC0_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC0_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC0_IB_CNTW
#define SDMA3_WWC0_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC0_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC0_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC0_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC0_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC0_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC0_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC0_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC0_IB_WPTW
#define SDMA3_WWC0_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC0_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC0_IB_OFFSET
#define SDMA3_WWC0_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC0_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC0_IB_BASE_WO
#define SDMA3_WWC0_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC0_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC0_IB_BASE_HI
#define SDMA3_WWC0_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC0_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC0_IB_SIZE
#define SDMA3_WWC0_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC0_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC0_SKIP_CNTW
#define SDMA3_WWC0_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC0_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC0_CONTEXT_STATUS
#define SDMA3_WWC0_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC0_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC0_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC0_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC0_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC0_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC0_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC0_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC0_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC0_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC0_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC0_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC0_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC0_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC0_DOOWBEWW
#define SDMA3_WWC0_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC0_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC0_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC0_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC0_STATUS
#define SDMA3_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC0_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC0_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC0_DOOWBEWW_WOG
#define SDMA3_WWC0_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC0_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC0_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC0_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC0_WATEWMAWK
#define SDMA3_WWC0_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC0_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC0_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC0_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC0_DOOWBEWW_OFFSET
#define SDMA3_WWC0_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC0_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC0_CSA_ADDW_WO
#define SDMA3_WWC0_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC0_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC0_CSA_ADDW_HI
#define SDMA3_WWC0_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC0_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC0_IB_SUB_WEMAIN
#define SDMA3_WWC0_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC0_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC0_PWEEMPT
#define SDMA3_WWC0_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC0_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC0_DUMMY_WEG
#define SDMA3_WWC0_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC0_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC0_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC0_WB_AQW_CNTW
#define SDMA3_WWC0_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC0_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC0_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC0_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC0_MINOW_PTW_UPDATE
#define SDMA3_WWC0_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC0_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC0_MIDCMD_DATA0
#define SDMA3_WWC0_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA1
#define SDMA3_WWC0_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA2
#define SDMA3_WWC0_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA3
#define SDMA3_WWC0_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA4
#define SDMA3_WWC0_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA5
#define SDMA3_WWC0_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA6
#define SDMA3_WWC0_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA7
#define SDMA3_WWC0_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA8
#define SDMA3_WWC0_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA9
#define SDMA3_WWC0_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC0_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_DATA10
#define SDMA3_WWC0_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC0_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC0_MIDCMD_CNTW
#define SDMA3_WWC0_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC0_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC0_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC0_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC0_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC0_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC1_WB_CNTW
#define SDMA3_WWC1_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC1_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC1_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC1_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC1_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC1_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC1_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC1_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC1_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC1_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC1_WB_BASE
#define SDMA3_WWC1_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC1_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC1_WB_BASE_HI
#define SDMA3_WWC1_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC1_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC1_WB_WPTW
#define SDMA3_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW_HI
#define SDMA3_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW
#define SDMA3_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW_HI
#define SDMA3_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW_POWW_CNTW
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC1_WB_WPTW_ADDW_HI
#define SDMA3_WWC1_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC1_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW_ADDW_WO
#define SDMA3_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC1_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC1_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC1_IB_CNTW
#define SDMA3_WWC1_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC1_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC1_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC1_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC1_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC1_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC1_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC1_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC1_IB_WPTW
#define SDMA3_WWC1_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC1_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC1_IB_OFFSET
#define SDMA3_WWC1_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC1_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC1_IB_BASE_WO
#define SDMA3_WWC1_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC1_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC1_IB_BASE_HI
#define SDMA3_WWC1_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC1_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC1_IB_SIZE
#define SDMA3_WWC1_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC1_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC1_SKIP_CNTW
#define SDMA3_WWC1_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC1_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC1_CONTEXT_STATUS
#define SDMA3_WWC1_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC1_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC1_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC1_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC1_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC1_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC1_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC1_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC1_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC1_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC1_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC1_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC1_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC1_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC1_DOOWBEWW
#define SDMA3_WWC1_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC1_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC1_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC1_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC1_STATUS
#define SDMA3_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC1_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC1_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC1_DOOWBEWW_WOG
#define SDMA3_WWC1_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC1_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC1_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC1_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC1_WATEWMAWK
#define SDMA3_WWC1_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC1_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC1_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC1_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC1_DOOWBEWW_OFFSET
#define SDMA3_WWC1_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC1_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC1_CSA_ADDW_WO
#define SDMA3_WWC1_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC1_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC1_CSA_ADDW_HI
#define SDMA3_WWC1_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC1_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC1_IB_SUB_WEMAIN
#define SDMA3_WWC1_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC1_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC1_PWEEMPT
#define SDMA3_WWC1_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC1_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC1_DUMMY_WEG
#define SDMA3_WWC1_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC1_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC1_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC1_WB_AQW_CNTW
#define SDMA3_WWC1_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC1_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC1_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC1_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC1_MINOW_PTW_UPDATE
#define SDMA3_WWC1_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC1_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC1_MIDCMD_DATA0
#define SDMA3_WWC1_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA1
#define SDMA3_WWC1_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA2
#define SDMA3_WWC1_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA3
#define SDMA3_WWC1_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA4
#define SDMA3_WWC1_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA5
#define SDMA3_WWC1_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA6
#define SDMA3_WWC1_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA7
#define SDMA3_WWC1_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA8
#define SDMA3_WWC1_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA9
#define SDMA3_WWC1_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC1_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_DATA10
#define SDMA3_WWC1_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC1_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC1_MIDCMD_CNTW
#define SDMA3_WWC1_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC1_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC1_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC1_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC1_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC1_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC2_WB_CNTW
#define SDMA3_WWC2_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC2_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC2_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC2_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC2_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC2_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC2_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC2_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC2_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC2_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC2_WB_BASE
#define SDMA3_WWC2_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC2_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC2_WB_BASE_HI
#define SDMA3_WWC2_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC2_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC2_WB_WPTW
#define SDMA3_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW_HI
#define SDMA3_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW
#define SDMA3_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW_HI
#define SDMA3_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW_POWW_CNTW
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC2_WB_WPTW_ADDW_HI
#define SDMA3_WWC2_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC2_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW_ADDW_WO
#define SDMA3_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC2_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC2_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC2_IB_CNTW
#define SDMA3_WWC2_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC2_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC2_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC2_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC2_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC2_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC2_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC2_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC2_IB_WPTW
#define SDMA3_WWC2_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC2_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC2_IB_OFFSET
#define SDMA3_WWC2_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC2_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC2_IB_BASE_WO
#define SDMA3_WWC2_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC2_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC2_IB_BASE_HI
#define SDMA3_WWC2_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC2_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC2_IB_SIZE
#define SDMA3_WWC2_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC2_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC2_SKIP_CNTW
#define SDMA3_WWC2_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC2_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC2_CONTEXT_STATUS
#define SDMA3_WWC2_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC2_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC2_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC2_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC2_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC2_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC2_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC2_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC2_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC2_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC2_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC2_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC2_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC2_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC2_DOOWBEWW
#define SDMA3_WWC2_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC2_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC2_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC2_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC2_STATUS
#define SDMA3_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC2_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC2_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC2_DOOWBEWW_WOG
#define SDMA3_WWC2_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC2_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC2_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC2_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC2_WATEWMAWK
#define SDMA3_WWC2_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC2_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC2_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC2_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC2_DOOWBEWW_OFFSET
#define SDMA3_WWC2_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC2_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC2_CSA_ADDW_WO
#define SDMA3_WWC2_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC2_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC2_CSA_ADDW_HI
#define SDMA3_WWC2_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC2_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC2_IB_SUB_WEMAIN
#define SDMA3_WWC2_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC2_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC2_PWEEMPT
#define SDMA3_WWC2_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC2_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC2_DUMMY_WEG
#define SDMA3_WWC2_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC2_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC2_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC2_WB_AQW_CNTW
#define SDMA3_WWC2_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC2_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC2_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC2_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC2_MINOW_PTW_UPDATE
#define SDMA3_WWC2_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC2_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC2_MIDCMD_DATA0
#define SDMA3_WWC2_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA1
#define SDMA3_WWC2_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA2
#define SDMA3_WWC2_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA3
#define SDMA3_WWC2_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA4
#define SDMA3_WWC2_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA5
#define SDMA3_WWC2_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA6
#define SDMA3_WWC2_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA7
#define SDMA3_WWC2_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA8
#define SDMA3_WWC2_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA9
#define SDMA3_WWC2_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC2_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_DATA10
#define SDMA3_WWC2_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC2_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC2_MIDCMD_CNTW
#define SDMA3_WWC2_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC2_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC2_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC2_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC2_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC2_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC3_WB_CNTW
#define SDMA3_WWC3_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC3_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC3_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC3_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC3_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC3_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC3_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC3_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC3_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC3_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC3_WB_BASE
#define SDMA3_WWC3_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC3_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC3_WB_BASE_HI
#define SDMA3_WWC3_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC3_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC3_WB_WPTW
#define SDMA3_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW_HI
#define SDMA3_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW
#define SDMA3_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW_HI
#define SDMA3_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW_POWW_CNTW
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC3_WB_WPTW_ADDW_HI
#define SDMA3_WWC3_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC3_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW_ADDW_WO
#define SDMA3_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC3_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC3_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC3_IB_CNTW
#define SDMA3_WWC3_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC3_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC3_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC3_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC3_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC3_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC3_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC3_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC3_IB_WPTW
#define SDMA3_WWC3_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC3_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC3_IB_OFFSET
#define SDMA3_WWC3_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC3_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC3_IB_BASE_WO
#define SDMA3_WWC3_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC3_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC3_IB_BASE_HI
#define SDMA3_WWC3_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC3_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC3_IB_SIZE
#define SDMA3_WWC3_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC3_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC3_SKIP_CNTW
#define SDMA3_WWC3_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC3_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC3_CONTEXT_STATUS
#define SDMA3_WWC3_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC3_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC3_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC3_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC3_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC3_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC3_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC3_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC3_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC3_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC3_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC3_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC3_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC3_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC3_DOOWBEWW
#define SDMA3_WWC3_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC3_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC3_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC3_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC3_STATUS
#define SDMA3_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC3_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC3_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC3_DOOWBEWW_WOG
#define SDMA3_WWC3_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC3_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC3_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC3_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC3_WATEWMAWK
#define SDMA3_WWC3_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC3_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC3_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC3_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC3_DOOWBEWW_OFFSET
#define SDMA3_WWC3_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC3_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC3_CSA_ADDW_WO
#define SDMA3_WWC3_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC3_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC3_CSA_ADDW_HI
#define SDMA3_WWC3_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC3_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC3_IB_SUB_WEMAIN
#define SDMA3_WWC3_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC3_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC3_PWEEMPT
#define SDMA3_WWC3_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC3_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC3_DUMMY_WEG
#define SDMA3_WWC3_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC3_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC3_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC3_WB_AQW_CNTW
#define SDMA3_WWC3_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC3_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC3_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC3_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC3_MINOW_PTW_UPDATE
#define SDMA3_WWC3_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC3_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC3_MIDCMD_DATA0
#define SDMA3_WWC3_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA1
#define SDMA3_WWC3_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA2
#define SDMA3_WWC3_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA3
#define SDMA3_WWC3_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA4
#define SDMA3_WWC3_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA5
#define SDMA3_WWC3_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA6
#define SDMA3_WWC3_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA7
#define SDMA3_WWC3_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA8
#define SDMA3_WWC3_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA9
#define SDMA3_WWC3_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC3_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_DATA10
#define SDMA3_WWC3_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC3_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC3_MIDCMD_CNTW
#define SDMA3_WWC3_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC3_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC3_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC3_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC3_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC3_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC4_WB_CNTW
#define SDMA3_WWC4_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC4_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC4_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC4_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC4_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC4_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC4_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC4_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC4_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC4_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC4_WB_BASE
#define SDMA3_WWC4_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC4_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC4_WB_BASE_HI
#define SDMA3_WWC4_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC4_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC4_WB_WPTW
#define SDMA3_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW_HI
#define SDMA3_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW
#define SDMA3_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW_HI
#define SDMA3_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW_POWW_CNTW
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC4_WB_WPTW_ADDW_HI
#define SDMA3_WWC4_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC4_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW_ADDW_WO
#define SDMA3_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC4_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC4_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC4_IB_CNTW
#define SDMA3_WWC4_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC4_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC4_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC4_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC4_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC4_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC4_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC4_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC4_IB_WPTW
#define SDMA3_WWC4_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC4_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC4_IB_OFFSET
#define SDMA3_WWC4_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC4_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC4_IB_BASE_WO
#define SDMA3_WWC4_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC4_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC4_IB_BASE_HI
#define SDMA3_WWC4_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC4_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC4_IB_SIZE
#define SDMA3_WWC4_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC4_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC4_SKIP_CNTW
#define SDMA3_WWC4_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC4_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC4_CONTEXT_STATUS
#define SDMA3_WWC4_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC4_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC4_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC4_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC4_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC4_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC4_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC4_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC4_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC4_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC4_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC4_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC4_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC4_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC4_DOOWBEWW
#define SDMA3_WWC4_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC4_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC4_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC4_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC4_STATUS
#define SDMA3_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC4_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC4_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC4_DOOWBEWW_WOG
#define SDMA3_WWC4_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC4_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC4_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC4_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC4_WATEWMAWK
#define SDMA3_WWC4_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC4_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC4_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC4_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC4_DOOWBEWW_OFFSET
#define SDMA3_WWC4_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC4_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC4_CSA_ADDW_WO
#define SDMA3_WWC4_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC4_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC4_CSA_ADDW_HI
#define SDMA3_WWC4_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC4_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC4_IB_SUB_WEMAIN
#define SDMA3_WWC4_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC4_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC4_PWEEMPT
#define SDMA3_WWC4_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC4_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC4_DUMMY_WEG
#define SDMA3_WWC4_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC4_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC4_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC4_WB_AQW_CNTW
#define SDMA3_WWC4_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC4_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC4_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC4_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC4_MINOW_PTW_UPDATE
#define SDMA3_WWC4_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC4_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC4_MIDCMD_DATA0
#define SDMA3_WWC4_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA1
#define SDMA3_WWC4_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA2
#define SDMA3_WWC4_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA3
#define SDMA3_WWC4_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA4
#define SDMA3_WWC4_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA5
#define SDMA3_WWC4_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA6
#define SDMA3_WWC4_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA7
#define SDMA3_WWC4_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA8
#define SDMA3_WWC4_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA9
#define SDMA3_WWC4_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC4_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_DATA10
#define SDMA3_WWC4_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC4_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC4_MIDCMD_CNTW
#define SDMA3_WWC4_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC4_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC4_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC4_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC4_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC4_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC5_WB_CNTW
#define SDMA3_WWC5_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC5_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC5_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC5_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC5_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC5_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC5_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC5_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC5_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC5_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC5_WB_BASE
#define SDMA3_WWC5_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC5_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC5_WB_BASE_HI
#define SDMA3_WWC5_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC5_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC5_WB_WPTW
#define SDMA3_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW_HI
#define SDMA3_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW
#define SDMA3_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW_HI
#define SDMA3_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW_POWW_CNTW
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC5_WB_WPTW_ADDW_HI
#define SDMA3_WWC5_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC5_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW_ADDW_WO
#define SDMA3_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC5_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC5_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC5_IB_CNTW
#define SDMA3_WWC5_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC5_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC5_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC5_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC5_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC5_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC5_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC5_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC5_IB_WPTW
#define SDMA3_WWC5_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC5_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC5_IB_OFFSET
#define SDMA3_WWC5_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC5_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC5_IB_BASE_WO
#define SDMA3_WWC5_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC5_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC5_IB_BASE_HI
#define SDMA3_WWC5_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC5_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC5_IB_SIZE
#define SDMA3_WWC5_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC5_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC5_SKIP_CNTW
#define SDMA3_WWC5_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC5_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC5_CONTEXT_STATUS
#define SDMA3_WWC5_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC5_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC5_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC5_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC5_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC5_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC5_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC5_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC5_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC5_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC5_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC5_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC5_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC5_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC5_DOOWBEWW
#define SDMA3_WWC5_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC5_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC5_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC5_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC5_STATUS
#define SDMA3_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC5_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC5_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC5_DOOWBEWW_WOG
#define SDMA3_WWC5_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC5_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC5_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC5_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC5_WATEWMAWK
#define SDMA3_WWC5_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC5_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC5_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC5_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC5_DOOWBEWW_OFFSET
#define SDMA3_WWC5_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC5_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC5_CSA_ADDW_WO
#define SDMA3_WWC5_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC5_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC5_CSA_ADDW_HI
#define SDMA3_WWC5_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC5_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC5_IB_SUB_WEMAIN
#define SDMA3_WWC5_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC5_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC5_PWEEMPT
#define SDMA3_WWC5_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC5_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC5_DUMMY_WEG
#define SDMA3_WWC5_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC5_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC5_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC5_WB_AQW_CNTW
#define SDMA3_WWC5_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC5_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC5_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC5_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC5_MINOW_PTW_UPDATE
#define SDMA3_WWC5_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC5_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC5_MIDCMD_DATA0
#define SDMA3_WWC5_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA1
#define SDMA3_WWC5_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA2
#define SDMA3_WWC5_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA3
#define SDMA3_WWC5_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA4
#define SDMA3_WWC5_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA5
#define SDMA3_WWC5_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA6
#define SDMA3_WWC5_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA7
#define SDMA3_WWC5_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA8
#define SDMA3_WWC5_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA9
#define SDMA3_WWC5_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC5_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_DATA10
#define SDMA3_WWC5_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC5_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC5_MIDCMD_CNTW
#define SDMA3_WWC5_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC5_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC5_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC5_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC5_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC5_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC6_WB_CNTW
#define SDMA3_WWC6_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC6_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC6_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC6_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC6_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC6_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC6_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC6_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC6_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC6_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC6_WB_BASE
#define SDMA3_WWC6_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC6_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC6_WB_BASE_HI
#define SDMA3_WWC6_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC6_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC6_WB_WPTW
#define SDMA3_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW_HI
#define SDMA3_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW
#define SDMA3_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW_HI
#define SDMA3_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW_POWW_CNTW
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC6_WB_WPTW_ADDW_HI
#define SDMA3_WWC6_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC6_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW_ADDW_WO
#define SDMA3_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC6_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC6_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC6_IB_CNTW
#define SDMA3_WWC6_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC6_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC6_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC6_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC6_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC6_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC6_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC6_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC6_IB_WPTW
#define SDMA3_WWC6_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC6_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC6_IB_OFFSET
#define SDMA3_WWC6_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC6_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC6_IB_BASE_WO
#define SDMA3_WWC6_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC6_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC6_IB_BASE_HI
#define SDMA3_WWC6_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC6_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC6_IB_SIZE
#define SDMA3_WWC6_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC6_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC6_SKIP_CNTW
#define SDMA3_WWC6_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC6_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC6_CONTEXT_STATUS
#define SDMA3_WWC6_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC6_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC6_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC6_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC6_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC6_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC6_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC6_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC6_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC6_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC6_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC6_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC6_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC6_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC6_DOOWBEWW
#define SDMA3_WWC6_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC6_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC6_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC6_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC6_STATUS
#define SDMA3_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC6_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC6_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC6_DOOWBEWW_WOG
#define SDMA3_WWC6_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC6_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC6_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC6_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC6_WATEWMAWK
#define SDMA3_WWC6_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC6_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC6_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC6_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC6_DOOWBEWW_OFFSET
#define SDMA3_WWC6_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC6_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC6_CSA_ADDW_WO
#define SDMA3_WWC6_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC6_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC6_CSA_ADDW_HI
#define SDMA3_WWC6_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC6_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC6_IB_SUB_WEMAIN
#define SDMA3_WWC6_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC6_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC6_PWEEMPT
#define SDMA3_WWC6_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC6_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC6_DUMMY_WEG
#define SDMA3_WWC6_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC6_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC6_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC6_WB_AQW_CNTW
#define SDMA3_WWC6_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC6_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC6_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC6_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC6_MINOW_PTW_UPDATE
#define SDMA3_WWC6_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC6_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC6_MIDCMD_DATA0
#define SDMA3_WWC6_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA1
#define SDMA3_WWC6_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA2
#define SDMA3_WWC6_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA3
#define SDMA3_WWC6_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA4
#define SDMA3_WWC6_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA5
#define SDMA3_WWC6_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA6
#define SDMA3_WWC6_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA7
#define SDMA3_WWC6_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA8
#define SDMA3_WWC6_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA9
#define SDMA3_WWC6_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC6_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_DATA10
#define SDMA3_WWC6_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC6_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC6_MIDCMD_CNTW
#define SDMA3_WWC6_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC6_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC6_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC6_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC6_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC6_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA3_WWC7_WB_CNTW
#define SDMA3_WWC7_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC7_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA3_WWC7_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA3_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA3_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA3_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA3_WWC7_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA3_WWC7_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA3_WWC7_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC7_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA3_WWC7_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA3_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA3_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA3_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA3_WWC7_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA3_WWC7_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA3_WWC7_WB_BASE
#define SDMA3_WWC7_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA3_WWC7_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA3_WWC7_WB_BASE_HI
#define SDMA3_WWC7_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC7_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA3_WWC7_WB_WPTW
#define SDMA3_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW_HI
#define SDMA3_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW
#define SDMA3_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA3_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW_HI
#define SDMA3_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA3_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW_POWW_CNTW
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA3_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA3_WWC7_WB_WPTW_ADDW_HI
#define SDMA3_WWC7_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA3_WWC7_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW_ADDW_WO
#define SDMA3_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA3_WWC7_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA3_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA3_WWC7_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA3_WWC7_IB_CNTW
#define SDMA3_WWC7_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA3_WWC7_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA3_WWC7_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA3_WWC7_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA3_WWC7_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA3_WWC7_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA3_WWC7_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA3_WWC7_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA3_WWC7_IB_WPTW
#define SDMA3_WWC7_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA3_WWC7_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA3_WWC7_IB_OFFSET
#define SDMA3_WWC7_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA3_WWC7_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA3_WWC7_IB_BASE_WO
#define SDMA3_WWC7_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA3_WWC7_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA3_WWC7_IB_BASE_HI
#define SDMA3_WWC7_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA3_WWC7_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC7_IB_SIZE
#define SDMA3_WWC7_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA3_WWC7_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA3_WWC7_SKIP_CNTW
#define SDMA3_WWC7_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA3_WWC7_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA3_WWC7_CONTEXT_STATUS
#define SDMA3_WWC7_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA3_WWC7_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA3_WWC7_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA3_WWC7_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA3_WWC7_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA3_WWC7_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA3_WWC7_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA3_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA3_WWC7_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA3_WWC7_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA3_WWC7_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA3_WWC7_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA3_WWC7_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA3_WWC7_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA3_WWC7_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA3_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA3_WWC7_DOOWBEWW
#define SDMA3_WWC7_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA3_WWC7_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA3_WWC7_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA3_WWC7_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA3_WWC7_STATUS
#define SDMA3_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA3_WWC7_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA3_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA3_WWC7_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA3_WWC7_DOOWBEWW_WOG
#define SDMA3_WWC7_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA3_WWC7_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA3_WWC7_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA3_WWC7_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA3_WWC7_WATEWMAWK
#define SDMA3_WWC7_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA3_WWC7_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA3_WWC7_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA3_WWC7_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA3_WWC7_DOOWBEWW_OFFSET
#define SDMA3_WWC7_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA3_WWC7_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA3_WWC7_CSA_ADDW_WO
#define SDMA3_WWC7_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA3_WWC7_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA3_WWC7_CSA_ADDW_HI
#define SDMA3_WWC7_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA3_WWC7_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA3_WWC7_IB_SUB_WEMAIN
#define SDMA3_WWC7_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA3_WWC7_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA3_WWC7_PWEEMPT
#define SDMA3_WWC7_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA3_WWC7_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA3_WWC7_DUMMY_WEG
#define SDMA3_WWC7_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA3_WWC7_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW_POWW_ADDW_HI
#define SDMA3_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA3_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA3_WWC7_WB_WPTW_POWW_ADDW_WO
#define SDMA3_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA3_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA3_WWC7_WB_AQW_CNTW
#define SDMA3_WWC7_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA3_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA3_WWC7_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA3_WWC7_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA3_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA3_WWC7_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA3_WWC7_MINOW_PTW_UPDATE
#define SDMA3_WWC7_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA3_WWC7_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA3_WWC7_MIDCMD_DATA0
#define SDMA3_WWC7_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA1
#define SDMA3_WWC7_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA2
#define SDMA3_WWC7_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA3
#define SDMA3_WWC7_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA4
#define SDMA3_WWC7_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA5
#define SDMA3_WWC7_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA6
#define SDMA3_WWC7_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA7
#define SDMA3_WWC7_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA8
#define SDMA3_WWC7_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA9
#define SDMA3_WWC7_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA3_WWC7_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_DATA10
#define SDMA3_WWC7_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA3_WWC7_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA3_WWC7_MIDCMD_CNTW
#define SDMA3_WWC7_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA3_WWC7_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA3_WWC7_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA3_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA3_WWC7_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA3_WWC7_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA3_WWC7_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA3_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W


// addwessBwock: sdma0_sdma4dec
//SDMA4_UCODE_ADDW
#define SDMA4_UCODE_ADDW__VAWUE__SHIFT                                                                        0x0
#define SDMA4_UCODE_ADDW__VAWUE_MASK                                                                          0x00003FFFW
//SDMA4_UCODE_DATA
#define SDMA4_UCODE_DATA__VAWUE__SHIFT                                                                        0x0
#define SDMA4_UCODE_DATA__VAWUE_MASK                                                                          0xFFFFFFFFW
//SDMA4_VF_ENABWE
#define SDMA4_VF_ENABWE__VF_ENABWE__SHIFT                                                                     0x0
#define SDMA4_VF_ENABWE__VF_ENABWE_MASK                                                                       0x00000001W
#define SDMA4_PUB_WEG_TYPE0__SDMA4_UCODE_ADDW__SHIFT                                                          0x0
#define SDMA4_PUB_WEG_TYPE0__SDMA4_UCODE_DATA__SHIFT                                                          0x1
#define SDMA4_PUB_WEG_TYPE0__SDMA4_UCODE_ADDW_MASK                                                            0x00000001W
#define SDMA4_PUB_WEG_TYPE0__SDMA4_UCODE_DATA_MASK                                                            0x00000002W
//SDMA4_CONTEXT_GWOUP_BOUNDAWY
#define SDMA4_CONTEXT_GWOUP_BOUNDAWY__WESEWVED__SHIFT                                                         0x0
#define SDMA4_CONTEXT_GWOUP_BOUNDAWY__WESEWVED_MASK                                                           0xFFFFFFFFW
//SDMA4_POWEW_CNTW
#define SDMA4_POWEW_CNTW__PG_CNTW_ENABWE__SHIFT                                                               0x0
#define SDMA4_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ__SHIFT                                                          0x1
#define SDMA4_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ__SHIFT                                                         0x2
#define SDMA4_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME__SHIFT                                                   0x3
#define SDMA4_POWEW_CNTW__MEM_POWEW_OVEWWIDE__SHIFT                                                           0x8
#define SDMA4_POWEW_CNTW__MEM_POWEW_WS_EN__SHIFT                                                              0x9
#define SDMA4_POWEW_CNTW__MEM_POWEW_DS_EN__SHIFT                                                              0xa
#define SDMA4_POWEW_CNTW__MEM_POWEW_SD_EN__SHIFT                                                              0xb
#define SDMA4_POWEW_CNTW__MEM_POWEW_DEWAY__SHIFT                                                              0xc
#define SDMA4_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME__SHIFT                                                  0x1a
#define SDMA4_POWEW_CNTW__PG_CNTW_ENABWE_MASK                                                                 0x00000001W
#define SDMA4_POWEW_CNTW__EXT_PG_POWEW_ON_WEQ_MASK                                                            0x00000002W
#define SDMA4_POWEW_CNTW__EXT_PG_POWEW_OFF_WEQ_MASK                                                           0x00000004W
#define SDMA4_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK                                                     0x000000F8W
#define SDMA4_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK                                                             0x00000100W
#define SDMA4_POWEW_CNTW__MEM_POWEW_WS_EN_MASK                                                                0x00000200W
#define SDMA4_POWEW_CNTW__MEM_POWEW_DS_EN_MASK                                                                0x00000400W
#define SDMA4_POWEW_CNTW__MEM_POWEW_SD_EN_MASK                                                                0x00000800W
#define SDMA4_POWEW_CNTW__MEM_POWEW_DEWAY_MASK                                                                0x003FF000W
#define SDMA4_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK                                                    0xFC000000W
//SDMA4_CWK_CTWW
#define SDMA4_CWK_CTWW__ON_DEWAY__SHIFT                                                                       0x0
#define SDMA4_CWK_CTWW__OFF_HYSTEWESIS__SHIFT                                                                 0x4
#define SDMA4_CWK_CTWW__WESEWVED__SHIFT                                                                       0xc
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE7__SHIFT                                                                 0x18
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE6__SHIFT                                                                 0x19
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE5__SHIFT                                                                 0x1a
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE4__SHIFT                                                                 0x1b
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE3__SHIFT                                                                 0x1c
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE2__SHIFT                                                                 0x1d
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE1__SHIFT                                                                 0x1e
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE0__SHIFT                                                                 0x1f
#define SDMA4_CWK_CTWW__ON_DEWAY_MASK                                                                         0x0000000FW
#define SDMA4_CWK_CTWW__OFF_HYSTEWESIS_MASK                                                                   0x00000FF0W
#define SDMA4_CWK_CTWW__WESEWVED_MASK                                                                         0x00FFF000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE7_MASK                                                                   0x01000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE6_MASK                                                                   0x02000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE5_MASK                                                                   0x04000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE4_MASK                                                                   0x08000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE3_MASK                                                                   0x10000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE2_MASK                                                                   0x20000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE1_MASK                                                                   0x40000000W
#define SDMA4_CWK_CTWW__SOFT_OVEWWIDE0_MASK                                                                   0x80000000W
//SDMA4_CNTW
#define SDMA4_CNTW__TWAP_ENABWE__SHIFT                                                                        0x0
#define SDMA4_CNTW__UTC_W1_ENABWE__SHIFT                                                                      0x1
#define SDMA4_CNTW__SEM_WAIT_INT_ENABWE__SHIFT                                                                0x2
#define SDMA4_CNTW__DATA_SWAP_ENABWE__SHIFT                                                                   0x3
#define SDMA4_CNTW__FENCE_SWAP_ENABWE__SHIFT                                                                  0x4
#define SDMA4_CNTW__MIDCMD_PWEEMPT_ENABWE__SHIFT                                                              0x5
#define SDMA4_CNTW__MIDCMD_EXPIWE_ENABWE__SHIFT                                                               0x6
#define SDMA4_CNTW__MIDCMD_WOWWDSWITCH_ENABWE__SHIFT                                                          0x11
#define SDMA4_CNTW__AUTO_CTXSW_ENABWE__SHIFT                                                                  0x12
#define SDMA4_CNTW__CTXEMPTY_INT_ENABWE__SHIFT                                                                0x1c
#define SDMA4_CNTW__FWOZEN_INT_ENABWE__SHIFT                                                                  0x1d
#define SDMA4_CNTW__IB_PWEEMPT_INT_ENABWE__SHIFT                                                              0x1e
#define SDMA4_CNTW__TWAP_ENABWE_MASK                                                                          0x00000001W
#define SDMA4_CNTW__UTC_W1_ENABWE_MASK                                                                        0x00000002W
#define SDMA4_CNTW__SEM_WAIT_INT_ENABWE_MASK                                                                  0x00000004W
#define SDMA4_CNTW__DATA_SWAP_ENABWE_MASK                                                                     0x00000008W
#define SDMA4_CNTW__FENCE_SWAP_ENABWE_MASK                                                                    0x00000010W
#define SDMA4_CNTW__MIDCMD_PWEEMPT_ENABWE_MASK                                                                0x00000020W
#define SDMA4_CNTW__MIDCMD_EXPIWE_ENABWE_MASK                                                                 0x00000040W
#define SDMA4_CNTW__MIDCMD_WOWWDSWITCH_ENABWE_MASK                                                            0x00020000W
#define SDMA4_CNTW__AUTO_CTXSW_ENABWE_MASK                                                                    0x00040000W
#define SDMA4_CNTW__CTXEMPTY_INT_ENABWE_MASK                                                                  0x10000000W
#define SDMA4_CNTW__FWOZEN_INT_ENABWE_MASK                                                                    0x20000000W
#define SDMA4_CNTW__IB_PWEEMPT_INT_ENABWE_MASK                                                                0x40000000W
//SDMA4_CHICKEN_BITS
#define SDMA4_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE__SHIFT                                                     0x0
#define SDMA4_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE__SHIFT                                                 0x1
#define SDMA4_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE__SHIFT                                        0x2
#define SDMA4_CHICKEN_BITS__WWITE_BUWST_WENGTH__SHIFT                                                         0x8
#define SDMA4_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE__SHIFT                                                     0xa
#define SDMA4_CHICKEN_BITS__COPY_OVEWWAP_ENABWE__SHIFT                                                        0x10
#define SDMA4_CHICKEN_BITS__WAW_CHECK_ENABWE__SHIFT                                                           0x11
#define SDMA4_CHICKEN_BITS__SWBM_POWW_WETWYING__SHIFT                                                         0x14
#define SDMA4_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT                                                           0x17
#define SDMA4_CHICKEN_BITS__TIME_BASED_QOS__SHIFT                                                             0x19
#define SDMA4_CHICKEN_BITS__SWAM_FGCG_ENABWE__SHIFT                                                           0x1a
#define SDMA4_CHICKEN_BITS__WESEWVED__SHIFT                                                                   0x1b
#define SDMA4_CHICKEN_BITS__COPY_EFFICIENCY_ENABWE_MASK                                                       0x00000001W
#define SDMA4_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE_MASK                                                   0x00000002W
#define SDMA4_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE_MASK                                          0x00000004W
#define SDMA4_CHICKEN_BITS__WWITE_BUWST_WENGTH_MASK                                                           0x00000300W
#define SDMA4_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE_MASK                                                       0x00001C00W
#define SDMA4_CHICKEN_BITS__COPY_OVEWWAP_ENABWE_MASK                                                          0x00010000W
#define SDMA4_CHICKEN_BITS__WAW_CHECK_ENABWE_MASK                                                             0x00020000W
#define SDMA4_CHICKEN_BITS__SWBM_POWW_WETWYING_MASK                                                           0x00100000W
#define SDMA4_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK                                                             0x00800000W
#define SDMA4_CHICKEN_BITS__TIME_BASED_QOS_MASK                                                               0x02000000W
#define SDMA4_CHICKEN_BITS__SWAM_FGCG_ENABWE_MASK                                                             0x04000000W
#define SDMA4_CHICKEN_BITS__WESEWVED_MASK                                                                     0xF8000000W
//SDMA4_GB_ADDW_CONFIG
#define SDMA4_GB_ADDW_CONFIG__NUM_PIPES__SHIFT                                                                0x0
#define SDMA4_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE__SHIFT                                                     0x3
#define SDMA4_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE__SHIFT                                                     0x8
#define SDMA4_GB_ADDW_CONFIG__NUM_BANKS__SHIFT                                                                0xc
#define SDMA4_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES__SHIFT                                                       0x13
#define SDMA4_GB_ADDW_CONFIG__NUM_PIPES_MASK                                                                  0x00000007W
#define SDMA4_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE_MASK                                                       0x00000038W
#define SDMA4_GB_ADDW_CONFIG__BANK_INTEWWEAVE_SIZE_MASK                                                       0x00000700W
#define SDMA4_GB_ADDW_CONFIG__NUM_BANKS_MASK                                                                  0x00007000W
#define SDMA4_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES_MASK                                                         0x00180000W
//SDMA4_GB_ADDW_CONFIG_WEAD
#define SDMA4_GB_ADDW_CONFIG_WEAD__NUM_PIPES__SHIFT                                                           0x0
#define SDMA4_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE__SHIFT                                                0x3
#define SDMA4_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE__SHIFT                                                0x8
#define SDMA4_GB_ADDW_CONFIG_WEAD__NUM_BANKS__SHIFT                                                           0xc
#define SDMA4_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES__SHIFT                                                  0x13
#define SDMA4_GB_ADDW_CONFIG_WEAD__NUM_PIPES_MASK                                                             0x00000007W
#define SDMA4_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE_MASK                                                  0x00000038W
#define SDMA4_GB_ADDW_CONFIG_WEAD__BANK_INTEWWEAVE_SIZE_MASK                                                  0x00000700W
#define SDMA4_GB_ADDW_CONFIG_WEAD__NUM_BANKS_MASK                                                             0x00007000W
#define SDMA4_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES_MASK                                                    0x00180000W
//SDMA4_WB_WPTW_FETCH_HI
#define SDMA4_WB_WPTW_FETCH_HI__OFFSET__SHIFT                                                                 0x0
#define SDMA4_WB_WPTW_FETCH_HI__OFFSET_MASK                                                                   0xFFFFFFFFW
//SDMA4_SEM_WAIT_FAIW_TIMEW_CNTW
#define SDMA4_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW__SHIFT                                                          0x0
#define SDMA4_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW_MASK                                                            0xFFFFFFFFW
//SDMA4_WB_WPTW_FETCH
#define SDMA4_WB_WPTW_FETCH__OFFSET__SHIFT                                                                    0x2
#define SDMA4_WB_WPTW_FETCH__OFFSET_MASK                                                                      0xFFFFFFFCW
//SDMA4_IB_OFFSET_FETCH
#define SDMA4_IB_OFFSET_FETCH__OFFSET__SHIFT                                                                  0x2
#define SDMA4_IB_OFFSET_FETCH__OFFSET_MASK                                                                    0x003FFFFCW
//SDMA4_PWOGWAM
#define SDMA4_PWOGWAM__STWEAM__SHIFT                                                                          0x0
#define SDMA4_PWOGWAM__STWEAM_MASK                                                                            0xFFFFFFFFW
//SDMA4_STATUS_WEG
#define SDMA4_STATUS_WEG__IDWE__SHIFT                                                                         0x0
#define SDMA4_STATUS_WEG__WEG_IDWE__SHIFT                                                                     0x1
#define SDMA4_STATUS_WEG__WB_EMPTY__SHIFT                                                                     0x2
#define SDMA4_STATUS_WEG__WB_FUWW__SHIFT                                                                      0x3
#define SDMA4_STATUS_WEG__WB_CMD_IDWE__SHIFT                                                                  0x4
#define SDMA4_STATUS_WEG__WB_CMD_FUWW__SHIFT                                                                  0x5
#define SDMA4_STATUS_WEG__IB_CMD_IDWE__SHIFT                                                                  0x6
#define SDMA4_STATUS_WEG__IB_CMD_FUWW__SHIFT                                                                  0x7
#define SDMA4_STATUS_WEG__BWOCK_IDWE__SHIFT                                                                   0x8
#define SDMA4_STATUS_WEG__INSIDE_IB__SHIFT                                                                    0x9
#define SDMA4_STATUS_WEG__EX_IDWE__SHIFT                                                                      0xa
#define SDMA4_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE__SHIFT                                                    0xb
#define SDMA4_STATUS_WEG__PACKET_WEADY__SHIFT                                                                 0xc
#define SDMA4_STATUS_WEG__MC_WW_IDWE__SHIFT                                                                   0xd
#define SDMA4_STATUS_WEG__SWBM_IDWE__SHIFT                                                                    0xe
#define SDMA4_STATUS_WEG__CONTEXT_EMPTY__SHIFT                                                                0xf
#define SDMA4_STATUS_WEG__DEWTA_WPTW_FUWW__SHIFT                                                              0x10
#define SDMA4_STATUS_WEG__WB_MC_WWEQ_IDWE__SHIFT                                                              0x11
#define SDMA4_STATUS_WEG__IB_MC_WWEQ_IDWE__SHIFT                                                              0x12
#define SDMA4_STATUS_WEG__MC_WD_IDWE__SHIFT                                                                   0x13
#define SDMA4_STATUS_WEG__DEWTA_WPTW_EMPTY__SHIFT                                                             0x14
#define SDMA4_STATUS_WEG__MC_WD_WET_STAWW__SHIFT                                                              0x15
#define SDMA4_STATUS_WEG__MC_WD_NO_POWW_IDWE__SHIFT                                                           0x16
#define SDMA4_STATUS_WEG__PWEV_CMD_IDWE__SHIFT                                                                0x19
#define SDMA4_STATUS_WEG__SEM_IDWE__SHIFT                                                                     0x1a
#define SDMA4_STATUS_WEG__SEM_WEQ_STAWW__SHIFT                                                                0x1b
#define SDMA4_STATUS_WEG__SEM_WESP_STATE__SHIFT                                                               0x1c
#define SDMA4_STATUS_WEG__INT_IDWE__SHIFT                                                                     0x1e
#define SDMA4_STATUS_WEG__INT_WEQ_STAWW__SHIFT                                                                0x1f
#define SDMA4_STATUS_WEG__IDWE_MASK                                                                           0x00000001W
#define SDMA4_STATUS_WEG__WEG_IDWE_MASK                                                                       0x00000002W
#define SDMA4_STATUS_WEG__WB_EMPTY_MASK                                                                       0x00000004W
#define SDMA4_STATUS_WEG__WB_FUWW_MASK                                                                        0x00000008W
#define SDMA4_STATUS_WEG__WB_CMD_IDWE_MASK                                                                    0x00000010W
#define SDMA4_STATUS_WEG__WB_CMD_FUWW_MASK                                                                    0x00000020W
#define SDMA4_STATUS_WEG__IB_CMD_IDWE_MASK                                                                    0x00000040W
#define SDMA4_STATUS_WEG__IB_CMD_FUWW_MASK                                                                    0x00000080W
#define SDMA4_STATUS_WEG__BWOCK_IDWE_MASK                                                                     0x00000100W
#define SDMA4_STATUS_WEG__INSIDE_IB_MASK                                                                      0x00000200W
#define SDMA4_STATUS_WEG__EX_IDWE_MASK                                                                        0x00000400W
#define SDMA4_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE_MASK                                                      0x00000800W
#define SDMA4_STATUS_WEG__PACKET_WEADY_MASK                                                                   0x00001000W
#define SDMA4_STATUS_WEG__MC_WW_IDWE_MASK                                                                     0x00002000W
#define SDMA4_STATUS_WEG__SWBM_IDWE_MASK                                                                      0x00004000W
#define SDMA4_STATUS_WEG__CONTEXT_EMPTY_MASK                                                                  0x00008000W
#define SDMA4_STATUS_WEG__DEWTA_WPTW_FUWW_MASK                                                                0x00010000W
#define SDMA4_STATUS_WEG__WB_MC_WWEQ_IDWE_MASK                                                                0x00020000W
#define SDMA4_STATUS_WEG__IB_MC_WWEQ_IDWE_MASK                                                                0x00040000W
#define SDMA4_STATUS_WEG__MC_WD_IDWE_MASK                                                                     0x00080000W
#define SDMA4_STATUS_WEG__DEWTA_WPTW_EMPTY_MASK                                                               0x00100000W
#define SDMA4_STATUS_WEG__MC_WD_WET_STAWW_MASK                                                                0x00200000W
#define SDMA4_STATUS_WEG__MC_WD_NO_POWW_IDWE_MASK                                                             0x00400000W
#define SDMA4_STATUS_WEG__PWEV_CMD_IDWE_MASK                                                                  0x02000000W
#define SDMA4_STATUS_WEG__SEM_IDWE_MASK                                                                       0x04000000W
#define SDMA4_STATUS_WEG__SEM_WEQ_STAWW_MASK                                                                  0x08000000W
#define SDMA4_STATUS_WEG__SEM_WESP_STATE_MASK                                                                 0x30000000W
#define SDMA4_STATUS_WEG__INT_IDWE_MASK                                                                       0x40000000W
#define SDMA4_STATUS_WEG__INT_WEQ_STAWW_MASK                                                                  0x80000000W
//SDMA4_STATUS1_WEG
#define SDMA4_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x0
#define SDMA4_STATUS1_WEG__CE_WW_IDWE__SHIFT                                                                  0x1
#define SDMA4_STATUS1_WEG__CE_SPWIT_IDWE__SHIFT                                                               0x2
#define SDMA4_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x3
#define SDMA4_STATUS1_WEG__CE_OUT_IDWE__SHIFT                                                                 0x4
#define SDMA4_STATUS1_WEG__CE_IN_IDWE__SHIFT                                                                  0x5
#define SDMA4_STATUS1_WEG__CE_DST_IDWE__SHIFT                                                                 0x6
#define SDMA4_STATUS1_WEG__CE_CMD_IDWE__SHIFT                                                                 0x9
#define SDMA4_STATUS1_WEG__CE_AFIFO_FUWW__SHIFT                                                               0xa
#define SDMA4_STATUS1_WEG__CE_INFO_FUWW__SHIFT                                                                0xd
#define SDMA4_STATUS1_WEG__CE_INFO1_FUWW__SHIFT                                                               0xe
#define SDMA4_STATUS1_WEG__EX_STAWT__SHIFT                                                                    0xf
#define SDMA4_STATUS1_WEG__CE_WD_STAWW__SHIFT                                                                 0x11
#define SDMA4_STATUS1_WEG__CE_WW_STAWW__SHIFT                                                                 0x12
#define SDMA4_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000001W
#define SDMA4_STATUS1_WEG__CE_WW_IDWE_MASK                                                                    0x00000002W
#define SDMA4_STATUS1_WEG__CE_SPWIT_IDWE_MASK                                                                 0x00000004W
#define SDMA4_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000008W
#define SDMA4_STATUS1_WEG__CE_OUT_IDWE_MASK                                                                   0x00000010W
#define SDMA4_STATUS1_WEG__CE_IN_IDWE_MASK                                                                    0x00000020W
#define SDMA4_STATUS1_WEG__CE_DST_IDWE_MASK                                                                   0x00000040W
#define SDMA4_STATUS1_WEG__CE_CMD_IDWE_MASK                                                                   0x00000200W
#define SDMA4_STATUS1_WEG__CE_AFIFO_FUWW_MASK                                                                 0x00000400W
#define SDMA4_STATUS1_WEG__CE_INFO_FUWW_MASK                                                                  0x00002000W
#define SDMA4_STATUS1_WEG__CE_INFO1_FUWW_MASK                                                                 0x00004000W
#define SDMA4_STATUS1_WEG__EX_STAWT_MASK                                                                      0x00008000W
#define SDMA4_STATUS1_WEG__CE_WD_STAWW_MASK                                                                   0x00020000W
#define SDMA4_STATUS1_WEG__CE_WW_STAWW_MASK                                                                   0x00040000W
//SDMA4_WD_BUWST_CNTW
#define SDMA4_WD_BUWST_CNTW__WD_BUWST__SHIFT                                                                  0x0
#define SDMA4_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST__SHIFT                                                       0x2
#define SDMA4_WD_BUWST_CNTW__WD_BUWST_MASK                                                                    0x00000003W
#define SDMA4_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST_MASK                                                         0x0000000CW
//SDMA4_HBM_PAGE_CONFIG
#define SDMA4_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT                                                      0x0
#define SDMA4_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK                                                        0x00000003W
//SDMA4_UCODE_CHECKSUM
#define SDMA4_UCODE_CHECKSUM__DATA__SHIFT                                                                     0x0
#define SDMA4_UCODE_CHECKSUM__DATA_MASK                                                                       0xFFFFFFFFW
//SDMA4_F32_CNTW
#define SDMA4_F32_CNTW__HAWT__SHIFT                                                                           0x0
#define SDMA4_F32_CNTW__STEP__SHIFT                                                                           0x1
#define SDMA4_F32_CNTW__WESET__SHIFT                                                                          0x8
#define SDMA4_F32_CNTW__HAWT_MASK                                                                             0x00000001W
#define SDMA4_F32_CNTW__STEP_MASK                                                                             0x00000002W
#define SDMA4_F32_CNTW__WESET_MASK                                                                            0x00000100W
//SDMA4_FWEEZE
#define SDMA4_FWEEZE__PWEEMPT__SHIFT                                                                          0x0
#define SDMA4_FWEEZE__FWEEZE__SHIFT                                                                           0x4
#define SDMA4_FWEEZE__FWOZEN__SHIFT                                                                           0x5
#define SDMA4_FWEEZE__F32_FWEEZE__SHIFT                                                                       0x6
#define SDMA4_FWEEZE__PWEEMPT_MASK                                                                            0x00000001W
#define SDMA4_FWEEZE__FWEEZE_MASK                                                                             0x00000010W
#define SDMA4_FWEEZE__FWOZEN_MASK                                                                             0x00000020W
#define SDMA4_FWEEZE__F32_FWEEZE_MASK                                                                         0x00000040W
//SDMA4_PHASE0_QUANTUM
#define SDMA4_PHASE0_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA4_PHASE0_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA4_PHASE0_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA4_PHASE0_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA4_PHASE0_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA4_PHASE0_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA4_PHASE1_QUANTUM
#define SDMA4_PHASE1_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA4_PHASE1_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA4_PHASE1_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA4_PHASE1_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA4_PHASE1_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA4_PHASE1_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//CC_SDMA4_EDC_CONFIG
#define CC_SDMA4_EDC_CONFIG__DIS_EDC__SHIFT                                                                   0x1
#define CC_SDMA4_EDC_CONFIG__DIS_EDC_MASK                                                                     0x00000002W
//SDMA4_BA_THWESHOWD
#define SDMA4_BA_THWESHOWD__WEAD_THWES__SHIFT                                                                 0x0
#define SDMA4_BA_THWESHOWD__WWITE_THWES__SHIFT                                                                0x10
#define SDMA4_BA_THWESHOWD__WEAD_THWES_MASK                                                                   0x000003FFW
#define SDMA4_BA_THWESHOWD__WWITE_THWES_MASK                                                                  0x03FF0000W
//SDMA4_ID
#define SDMA4_ID__DEVICE_ID__SHIFT                                                                            0x0
#define SDMA4_ID__DEVICE_ID_MASK                                                                              0x000000FFW
//SDMA4_VEWSION
#define SDMA4_VEWSION__MINVEW__SHIFT                                                                          0x0
#define SDMA4_VEWSION__MAJVEW__SHIFT                                                                          0x8
#define SDMA4_VEWSION__WEV__SHIFT                                                                             0x10
#define SDMA4_VEWSION__MINVEW_MASK                                                                            0x0000007FW
#define SDMA4_VEWSION__MAJVEW_MASK                                                                            0x00007F00W
#define SDMA4_VEWSION__WEV_MASK                                                                               0x003F0000W
//SDMA4_EDC_COUNTEW
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED__SHIFT                                                    0x0
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED__SHIFT                                                    0x2
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED__SHIFT                                                    0x4
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED__SHIFT                                                    0x6
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED__SHIFT                                                    0x8
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED__SHIFT                                                    0xa
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED__SHIFT                                                    0xc
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED__SHIFT                                                    0xe
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED__SHIFT                                                    0x10
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED__SHIFT                                                    0x12
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED__SHIFT                                                   0x14
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED__SHIFT                                                   0x16
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED__SHIFT                                                   0x18
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED__SHIFT                                                   0x1a
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED__SHIFT                                                   0x1c
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED__SHIFT                                                   0x1e
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF0_SED_MASK                                                      0x00000003W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF1_SED_MASK                                                      0x0000000CW
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF2_SED_MASK                                                      0x00000030W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF3_SED_MASK                                                      0x000000C0W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF4_SED_MASK                                                      0x00000300W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF5_SED_MASK                                                      0x00000C00W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF6_SED_MASK                                                      0x00003000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF7_SED_MASK                                                      0x0000C000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF8_SED_MASK                                                      0x00030000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF9_SED_MASK                                                      0x000C0000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF10_SED_MASK                                                     0x00300000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF11_SED_MASK                                                     0x00C00000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF12_SED_MASK                                                     0x03000000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF13_SED_MASK                                                     0x0C000000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF14_SED_MASK                                                     0x30000000W
#define SDMA4_EDC_COUNTEW__SDMA_MBANK_DATA_BUF15_SED_MASK                                                     0xC0000000W
//SDMA4_EDC_COUNTEW2
#define SDMA4_EDC_COUNTEW2__SDMA_UCODE_BUF_SED__SHIFT                                                         0x0
#define SDMA4_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED__SHIFT                                                        0x2
#define SDMA4_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED__SHIFT                                                        0x4
#define SDMA4_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED__SHIFT                                                     0x6
#define SDMA4_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED__SHIFT                                                  0x8
#define SDMA4_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED__SHIFT                                                     0xa
#define SDMA4_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED__SHIFT                                                     0xc
#define SDMA4_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED__SHIFT                                                    0xe
#define SDMA4_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED__SHIFT                                                   0x10
#define SDMA4_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED__SHIFT                                                      0x12
#define SDMA4_EDC_COUNTEW2__SDMA_UCODE_BUF_SED_MASK                                                           0x00000003W
#define SDMA4_EDC_COUNTEW2__SDMA_WB_CMD_BUF_SED_MASK                                                          0x0000000CW
#define SDMA4_EDC_COUNTEW2__SDMA_IB_CMD_BUF_SED_MASK                                                          0x00000030W
#define SDMA4_EDC_COUNTEW2__SDMA_UTCW1_WD_FIFO_SED_MASK                                                       0x000000C0W
#define SDMA4_EDC_COUNTEW2__SDMA_UTCW1_WDBST_FIFO_SED_MASK                                                    0x00000300W
#define SDMA4_EDC_COUNTEW2__SDMA_UTCW1_WW_FIFO_SED_MASK                                                       0x00000C00W
#define SDMA4_EDC_COUNTEW2__SDMA_DATA_WUT_FIFO_SED_MASK                                                       0x00003000W
#define SDMA4_EDC_COUNTEW2__SDMA_SPWIT_DATA_BUF_SED_MASK                                                      0x0000C000W
#define SDMA4_EDC_COUNTEW2__SDMA_MC_WW_ADDW_FIFO_SED_MASK                                                     0x00030000W
#define SDMA4_EDC_COUNTEW2__SDMA_MC_WDWET_BUF_SED_MASK                                                        0x000C0000W
//SDMA4_STATUS2_WEG
#define SDMA4_STATUS2_WEG__ID__SHIFT                                                                          0x0
#define SDMA4_STATUS2_WEG__F32_INSTW_PTW__SHIFT                                                               0x3
#define SDMA4_STATUS2_WEG__CMD_OP__SHIFT                                                                      0x10
#define SDMA4_STATUS2_WEG__ID_MASK                                                                            0x00000007W
#define SDMA4_STATUS2_WEG__F32_INSTW_PTW_MASK                                                                 0x0000FFF8W
#define SDMA4_STATUS2_WEG__CMD_OP_MASK                                                                        0xFFFF0000W
//SDMA4_ATOMIC_CNTW
#define SDMA4_ATOMIC_CNTW__WOOP_TIMEW__SHIFT                                                                  0x0
#define SDMA4_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE__SHIFT                                                       0x1f
#define SDMA4_ATOMIC_CNTW__WOOP_TIMEW_MASK                                                                    0x7FFFFFFFW
#define SDMA4_ATOMIC_CNTW__ATOMIC_WTN_INT_ENABWE_MASK                                                         0x80000000W
//SDMA4_ATOMIC_PWEOP_WO
#define SDMA4_ATOMIC_PWEOP_WO__DATA__SHIFT                                                                    0x0
#define SDMA4_ATOMIC_PWEOP_WO__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA4_ATOMIC_PWEOP_HI
#define SDMA4_ATOMIC_PWEOP_HI__DATA__SHIFT                                                                    0x0
#define SDMA4_ATOMIC_PWEOP_HI__DATA_MASK                                                                      0xFFFFFFFFW
//SDMA4_UTCW1_CNTW
#define SDMA4_UTCW1_CNTW__WEDO_ENABWE__SHIFT                                                                  0x0
#define SDMA4_UTCW1_CNTW__WEDO_DEWAY__SHIFT                                                                   0x1
#define SDMA4_UTCW1_CNTW__WEDO_WATEWMK__SHIFT                                                                 0xb
#define SDMA4_UTCW1_CNTW__INVACK_DEWAY__SHIFT                                                                 0xe
#define SDMA4_UTCW1_CNTW__WEQW2_CWEDIT__SHIFT                                                                 0x18
#define SDMA4_UTCW1_CNTW__VADDW_WATEWMK__SHIFT                                                                0x1d
#define SDMA4_UTCW1_CNTW__WEDO_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_UTCW1_CNTW__WEDO_DEWAY_MASK                                                                     0x000007FEW
#define SDMA4_UTCW1_CNTW__WEDO_WATEWMK_MASK                                                                   0x00003800W
#define SDMA4_UTCW1_CNTW__INVACK_DEWAY_MASK                                                                   0x00FFC000W
#define SDMA4_UTCW1_CNTW__WEQW2_CWEDIT_MASK                                                                   0x1F000000W
#define SDMA4_UTCW1_CNTW__VADDW_WATEWMK_MASK                                                                  0xE0000000W
//SDMA4_UTCW1_WATEWMK
#define SDMA4_UTCW1_WATEWMK__WEQ_WATEWMK__SHIFT                                                               0x0
#define SDMA4_UTCW1_WATEWMK__WEQ_DEPTH__SHIFT                                                                 0x3
#define SDMA4_UTCW1_WATEWMK__PAGE_WATEWMK__SHIFT                                                              0x5
#define SDMA4_UTCW1_WATEWMK__INVWEQ_WATEWMK__SHIFT                                                            0x8
#define SDMA4_UTCW1_WATEWMK__WESEWVED__SHIFT                                                                  0x10
#define SDMA4_UTCW1_WATEWMK__WEQ_WATEWMK_MASK                                                                 0x00000007W
#define SDMA4_UTCW1_WATEWMK__WEQ_DEPTH_MASK                                                                   0x00000018W
#define SDMA4_UTCW1_WATEWMK__PAGE_WATEWMK_MASK                                                                0x000000E0W
#define SDMA4_UTCW1_WATEWMK__INVWEQ_WATEWMK_MASK                                                              0x0000FF00W
#define SDMA4_UTCW1_WATEWMK__WESEWVED_MASK                                                                    0xFFFF0000W
//SDMA4_UTCW1_WD_STATUS
#define SDMA4_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA4_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA4_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA4_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA4_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA4_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA4_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA4_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA4_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA4_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA4_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA4_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA4_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA4_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA4_UTCW1_WD_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA4_UTCW1_WD_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA4_UTCW1_WD_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA4_UTCW1_WD_STATUS__CE_W1_STAWW__SHIFT                                                             0x15
#define SDMA4_UTCW1_WD_STATUS__NEXT_WD_VECTOW__SHIFT                                                          0x16
#define SDMA4_UTCW1_WD_STATUS__MEWGE_STATE__SHIFT                                                             0x1a
#define SDMA4_UTCW1_WD_STATUS__ADDW_WD_WTW__SHIFT                                                             0x1d
#define SDMA4_UTCW1_WD_STATUS__WPTW_POWWING__SHIFT                                                            0x1e
#define SDMA4_UTCW1_WD_STATUS__INVWEQ_SIZE__SHIFT                                                             0x1f
#define SDMA4_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA4_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA4_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA4_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA4_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA4_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA4_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA4_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA4_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA4_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA4_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA4_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA4_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA4_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA4_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA4_UTCW1_WD_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA4_UTCW1_WD_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA4_UTCW1_WD_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA4_UTCW1_WD_STATUS__CE_W1_STAWW_MASK                                                               0x00200000W
#define SDMA4_UTCW1_WD_STATUS__NEXT_WD_VECTOW_MASK                                                            0x03C00000W
#define SDMA4_UTCW1_WD_STATUS__MEWGE_STATE_MASK                                                               0x1C000000W
#define SDMA4_UTCW1_WD_STATUS__ADDW_WD_WTW_MASK                                                               0x20000000W
#define SDMA4_UTCW1_WD_STATUS__WPTW_POWWING_MASK                                                              0x40000000W
#define SDMA4_UTCW1_WD_STATUS__INVWEQ_SIZE_MASK                                                               0x80000000W
//SDMA4_UTCW1_WW_STATUS
#define SDMA4_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define SDMA4_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define SDMA4_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define SDMA4_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define SDMA4_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define SDMA4_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define SDMA4_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define SDMA4_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define SDMA4_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define SDMA4_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define SDMA4_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define SDMA4_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define SDMA4_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define SDMA4_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define SDMA4_UTCW1_WW_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define SDMA4_UTCW1_WW_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define SDMA4_UTCW1_WW_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define SDMA4_UTCW1_WW_STATUS__F32_WW_WTW__SHIFT                                                              0x15
#define SDMA4_UTCW1_WW_STATUS__NEXT_WW_VECTOW__SHIFT                                                          0x16
#define SDMA4_UTCW1_WW_STATUS__MEWGE_STATE__SHIFT                                                             0x19
#define SDMA4_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY__SHIFT                                                    0x1c
#define SDMA4_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW__SHIFT                                                     0x1d
#define SDMA4_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY__SHIFT                                                   0x1e
#define SDMA4_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW__SHIFT                                                    0x1f
#define SDMA4_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define SDMA4_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define SDMA4_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define SDMA4_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define SDMA4_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define SDMA4_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define SDMA4_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define SDMA4_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define SDMA4_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define SDMA4_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define SDMA4_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define SDMA4_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define SDMA4_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define SDMA4_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define SDMA4_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define SDMA4_UTCW1_WW_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define SDMA4_UTCW1_WW_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define SDMA4_UTCW1_WW_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define SDMA4_UTCW1_WW_STATUS__F32_WW_WTW_MASK                                                                0x00200000W
#define SDMA4_UTCW1_WW_STATUS__NEXT_WW_VECTOW_MASK                                                            0x01C00000W
#define SDMA4_UTCW1_WW_STATUS__MEWGE_STATE_MASK                                                               0x0E000000W
#define SDMA4_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY_MASK                                                      0x10000000W
#define SDMA4_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW_MASK                                                       0x20000000W
#define SDMA4_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY_MASK                                                     0x40000000W
#define SDMA4_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW_MASK                                                      0x80000000W
//SDMA4_UTCW1_INV0
#define SDMA4_UTCW1_INV0__INV_MIDDWE__SHIFT                                                                   0x0
#define SDMA4_UTCW1_INV0__WD_TIMEOUT__SHIFT                                                                   0x1
#define SDMA4_UTCW1_INV0__WW_TIMEOUT__SHIFT                                                                   0x2
#define SDMA4_UTCW1_INV0__WD_IN_INVADW__SHIFT                                                                 0x3
#define SDMA4_UTCW1_INV0__WW_IN_INVADW__SHIFT                                                                 0x4
#define SDMA4_UTCW1_INV0__PAGE_NUWW_SW__SHIFT                                                                 0x5
#define SDMA4_UTCW1_INV0__XNACK_IS_INVADW__SHIFT                                                              0x6
#define SDMA4_UTCW1_INV0__INVWEQ_ENABWE__SHIFT                                                                0x7
#define SDMA4_UTCW1_INV0__NACK_TIMEOUT_SW__SHIFT                                                              0x8
#define SDMA4_UTCW1_INV0__NFWUSH_INV_IDWE__SHIFT                                                              0x9
#define SDMA4_UTCW1_INV0__FWUSH_INV_IDWE__SHIFT                                                               0xa
#define SDMA4_UTCW1_INV0__INV_FWUSHTYPE__SHIFT                                                                0xb
#define SDMA4_UTCW1_INV0__INV_VMID_VEC__SHIFT                                                                 0xc
#define SDMA4_UTCW1_INV0__INV_ADDW_HI__SHIFT                                                                  0x1c
#define SDMA4_UTCW1_INV0__INV_MIDDWE_MASK                                                                     0x00000001W
#define SDMA4_UTCW1_INV0__WD_TIMEOUT_MASK                                                                     0x00000002W
#define SDMA4_UTCW1_INV0__WW_TIMEOUT_MASK                                                                     0x00000004W
#define SDMA4_UTCW1_INV0__WD_IN_INVADW_MASK                                                                   0x00000008W
#define SDMA4_UTCW1_INV0__WW_IN_INVADW_MASK                                                                   0x00000010W
#define SDMA4_UTCW1_INV0__PAGE_NUWW_SW_MASK                                                                   0x00000020W
#define SDMA4_UTCW1_INV0__XNACK_IS_INVADW_MASK                                                                0x00000040W
#define SDMA4_UTCW1_INV0__INVWEQ_ENABWE_MASK                                                                  0x00000080W
#define SDMA4_UTCW1_INV0__NACK_TIMEOUT_SW_MASK                                                                0x00000100W
#define SDMA4_UTCW1_INV0__NFWUSH_INV_IDWE_MASK                                                                0x00000200W
#define SDMA4_UTCW1_INV0__FWUSH_INV_IDWE_MASK                                                                 0x00000400W
#define SDMA4_UTCW1_INV0__INV_FWUSHTYPE_MASK                                                                  0x00000800W
#define SDMA4_UTCW1_INV0__INV_VMID_VEC_MASK                                                                   0x0FFFF000W
#define SDMA4_UTCW1_INV0__INV_ADDW_HI_MASK                                                                    0xF0000000W
//SDMA4_UTCW1_INV1
#define SDMA4_UTCW1_INV1__INV_ADDW_WO__SHIFT                                                                  0x0
#define SDMA4_UTCW1_INV1__INV_ADDW_WO_MASK                                                                    0xFFFFFFFFW
//SDMA4_UTCW1_INV2
#define SDMA4_UTCW1_INV2__INV_NFWUSH_VMID_VEC__SHIFT                                                          0x0
#define SDMA4_UTCW1_INV2__INV_NFWUSH_VMID_VEC_MASK                                                            0xFFFFFFFFW
//SDMA4_UTCW1_WD_XNACK0
#define SDMA4_UTCW1_WD_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA4_UTCW1_WD_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA4_UTCW1_WD_XNACK1
#define SDMA4_UTCW1_WD_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA4_UTCW1_WD_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA4_UTCW1_WD_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA4_UTCW1_WD_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA4_UTCW1_WD_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA4_UTCW1_WD_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA4_UTCW1_WD_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA4_UTCW1_WD_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA4_UTCW1_WW_XNACK0
#define SDMA4_UTCW1_WW_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define SDMA4_UTCW1_WW_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//SDMA4_UTCW1_WW_XNACK1
#define SDMA4_UTCW1_WW_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define SDMA4_UTCW1_WW_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define SDMA4_UTCW1_WW_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define SDMA4_UTCW1_WW_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define SDMA4_UTCW1_WW_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define SDMA4_UTCW1_WW_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define SDMA4_UTCW1_WW_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define SDMA4_UTCW1_WW_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//SDMA4_UTCW1_TIMEOUT
#define SDMA4_UTCW1_TIMEOUT__WD_XNACK_WIMIT__SHIFT                                                            0x0
#define SDMA4_UTCW1_TIMEOUT__WW_XNACK_WIMIT__SHIFT                                                            0x10
#define SDMA4_UTCW1_TIMEOUT__WD_XNACK_WIMIT_MASK                                                              0x0000FFFFW
#define SDMA4_UTCW1_TIMEOUT__WW_XNACK_WIMIT_MASK                                                              0xFFFF0000W
//SDMA4_UTCW1_PAGE
#define SDMA4_UTCW1_PAGE__VM_HOWE__SHIFT                                                                      0x0
#define SDMA4_UTCW1_PAGE__WEQ_TYPE__SHIFT                                                                     0x1
#define SDMA4_UTCW1_PAGE__USE_MTYPE__SHIFT                                                                    0x6
#define SDMA4_UTCW1_PAGE__USE_PT_SNOOP__SHIFT                                                                 0x9
#define SDMA4_UTCW1_PAGE__VM_HOWE_MASK                                                                        0x00000001W
#define SDMA4_UTCW1_PAGE__WEQ_TYPE_MASK                                                                       0x0000001EW
#define SDMA4_UTCW1_PAGE__USE_MTYPE_MASK                                                                      0x000001C0W
#define SDMA4_UTCW1_PAGE__USE_PT_SNOOP_MASK                                                                   0x00000200W
//SDMA4_POWEW_CNTW_IDWE
#define SDMA4_POWEW_CNTW_IDWE__DEWAY0__SHIFT                                                                  0x0
#define SDMA4_POWEW_CNTW_IDWE__DEWAY1__SHIFT                                                                  0x10
#define SDMA4_POWEW_CNTW_IDWE__DEWAY2__SHIFT                                                                  0x18
#define SDMA4_POWEW_CNTW_IDWE__DEWAY0_MASK                                                                    0x0000FFFFW
#define SDMA4_POWEW_CNTW_IDWE__DEWAY1_MASK                                                                    0x00FF0000W
#define SDMA4_POWEW_CNTW_IDWE__DEWAY2_MASK                                                                    0xFF000000W
//SDMA4_WEWAX_OWDEWING_WUT
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED0__SHIFT                                                            0x0
#define SDMA4_WEWAX_OWDEWING_WUT__COPY__SHIFT                                                                 0x1
#define SDMA4_WEWAX_OWDEWING_WUT__WWITE__SHIFT                                                                0x2
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED3__SHIFT                                                            0x3
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED4__SHIFT                                                            0x4
#define SDMA4_WEWAX_OWDEWING_WUT__FENCE__SHIFT                                                                0x5
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED76__SHIFT                                                           0x6
#define SDMA4_WEWAX_OWDEWING_WUT__POWW_MEM__SHIFT                                                             0x8
#define SDMA4_WEWAX_OWDEWING_WUT__COND_EXE__SHIFT                                                             0x9
#define SDMA4_WEWAX_OWDEWING_WUT__ATOMIC__SHIFT                                                               0xa
#define SDMA4_WEWAX_OWDEWING_WUT__CONST_FIWW__SHIFT                                                           0xb
#define SDMA4_WEWAX_OWDEWING_WUT__PTEPDE__SHIFT                                                               0xc
#define SDMA4_WEWAX_OWDEWING_WUT__TIMESTAMP__SHIFT                                                            0xd
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED__SHIFT                                                             0xe
#define SDMA4_WEWAX_OWDEWING_WUT__WOWWD_SWITCH__SHIFT                                                         0x1b
#define SDMA4_WEWAX_OWDEWING_WUT__WPTW_WWB__SHIFT                                                             0x1c
#define SDMA4_WEWAX_OWDEWING_WUT__WPTW_POWW__SHIFT                                                            0x1d
#define SDMA4_WEWAX_OWDEWING_WUT__IB_FETCH__SHIFT                                                             0x1e
#define SDMA4_WEWAX_OWDEWING_WUT__WB_FETCH__SHIFT                                                             0x1f
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED0_MASK                                                              0x00000001W
#define SDMA4_WEWAX_OWDEWING_WUT__COPY_MASK                                                                   0x00000002W
#define SDMA4_WEWAX_OWDEWING_WUT__WWITE_MASK                                                                  0x00000004W
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED3_MASK                                                              0x00000008W
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED4_MASK                                                              0x00000010W
#define SDMA4_WEWAX_OWDEWING_WUT__FENCE_MASK                                                                  0x00000020W
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED76_MASK                                                             0x000000C0W
#define SDMA4_WEWAX_OWDEWING_WUT__POWW_MEM_MASK                                                               0x00000100W
#define SDMA4_WEWAX_OWDEWING_WUT__COND_EXE_MASK                                                               0x00000200W
#define SDMA4_WEWAX_OWDEWING_WUT__ATOMIC_MASK                                                                 0x00000400W
#define SDMA4_WEWAX_OWDEWING_WUT__CONST_FIWW_MASK                                                             0x00000800W
#define SDMA4_WEWAX_OWDEWING_WUT__PTEPDE_MASK                                                                 0x00001000W
#define SDMA4_WEWAX_OWDEWING_WUT__TIMESTAMP_MASK                                                              0x00002000W
#define SDMA4_WEWAX_OWDEWING_WUT__WESEWVED_MASK                                                               0x07FFC000W
#define SDMA4_WEWAX_OWDEWING_WUT__WOWWD_SWITCH_MASK                                                           0x08000000W
#define SDMA4_WEWAX_OWDEWING_WUT__WPTW_WWB_MASK                                                               0x10000000W
#define SDMA4_WEWAX_OWDEWING_WUT__WPTW_POWW_MASK                                                              0x20000000W
#define SDMA4_WEWAX_OWDEWING_WUT__IB_FETCH_MASK                                                               0x40000000W
#define SDMA4_WEWAX_OWDEWING_WUT__WB_FETCH_MASK                                                               0x80000000W
//SDMA4_CHICKEN_BITS_2
#define SDMA4_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY__SHIFT                                                       0x0
#define SDMA4_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN__SHIFT                                                     0x4
#define SDMA4_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY_MASK                                                         0x0000000FW
#define SDMA4_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN_MASK                                                       0x00000010W
//SDMA4_STATUS3_WEG
#define SDMA4_STATUS3_WEG__CMD_OP_STATUS__SHIFT                                                               0x0
#define SDMA4_STATUS3_WEG__PWEV_VM_CMD__SHIFT                                                                 0x10
#define SDMA4_STATUS3_WEG__EXCEPTION_IDWE__SHIFT                                                              0x14
#define SDMA4_STATUS3_WEG__QUEUE_ID_MATCH__SHIFT                                                              0x15
#define SDMA4_STATUS3_WEG__INT_QUEUE_ID__SHIFT                                                                0x16
#define SDMA4_STATUS3_WEG__CMD_OP_STATUS_MASK                                                                 0x0000FFFFW
#define SDMA4_STATUS3_WEG__PWEV_VM_CMD_MASK                                                                   0x000F0000W
#define SDMA4_STATUS3_WEG__EXCEPTION_IDWE_MASK                                                                0x00100000W
#define SDMA4_STATUS3_WEG__QUEUE_ID_MATCH_MASK                                                                0x00200000W
#define SDMA4_STATUS3_WEG__INT_QUEUE_ID_MASK                                                                  0x03C00000W
//SDMA4_PHYSICAW_ADDW_WO
#define SDMA4_PHYSICAW_ADDW_WO__D_VAWID__SHIFT                                                                0x0
#define SDMA4_PHYSICAW_ADDW_WO__DIWTY__SHIFT                                                                  0x1
#define SDMA4_PHYSICAW_ADDW_WO__PHY_VAWID__SHIFT                                                              0x2
#define SDMA4_PHYSICAW_ADDW_WO__ADDW__SHIFT                                                                   0xc
#define SDMA4_PHYSICAW_ADDW_WO__D_VAWID_MASK                                                                  0x00000001W
#define SDMA4_PHYSICAW_ADDW_WO__DIWTY_MASK                                                                    0x00000002W
#define SDMA4_PHYSICAW_ADDW_WO__PHY_VAWID_MASK                                                                0x00000004W
#define SDMA4_PHYSICAW_ADDW_WO__ADDW_MASK                                                                     0xFFFFF000W
//SDMA4_PHYSICAW_ADDW_HI
#define SDMA4_PHYSICAW_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_PHYSICAW_ADDW_HI__ADDW_MASK                                                                     0x0000FFFFW
//SDMA4_PHASE2_QUANTUM
#define SDMA4_PHASE2_QUANTUM__UNIT__SHIFT                                                                     0x0
#define SDMA4_PHASE2_QUANTUM__VAWUE__SHIFT                                                                    0x8
#define SDMA4_PHASE2_QUANTUM__PWEFEW__SHIFT                                                                   0x1e
#define SDMA4_PHASE2_QUANTUM__UNIT_MASK                                                                       0x0000000FW
#define SDMA4_PHASE2_QUANTUM__VAWUE_MASK                                                                      0x00FFFF00W
#define SDMA4_PHASE2_QUANTUM__PWEFEW_MASK                                                                     0x40000000W
//SDMA4_EWWOW_WOG
#define SDMA4_EWWOW_WOG__OVEWWIDE__SHIFT                                                                      0x0
#define SDMA4_EWWOW_WOG__STATUS__SHIFT                                                                        0x10
#define SDMA4_EWWOW_WOG__OVEWWIDE_MASK                                                                        0x0000FFFFW
#define SDMA4_EWWOW_WOG__STATUS_MASK                                                                          0xFFFF0000W
//SDMA4_PUB_DUMMY_WEG0
#define SDMA4_PUB_DUMMY_WEG0__VAWUE__SHIFT                                                                    0x0
#define SDMA4_PUB_DUMMY_WEG0__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA4_PUB_DUMMY_WEG1
#define SDMA4_PUB_DUMMY_WEG1__VAWUE__SHIFT                                                                    0x0
#define SDMA4_PUB_DUMMY_WEG1__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA4_PUB_DUMMY_WEG2
#define SDMA4_PUB_DUMMY_WEG2__VAWUE__SHIFT                                                                    0x0
#define SDMA4_PUB_DUMMY_WEG2__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA4_PUB_DUMMY_WEG3
#define SDMA4_PUB_DUMMY_WEG3__VAWUE__SHIFT                                                                    0x0
#define SDMA4_PUB_DUMMY_WEG3__VAWUE_MASK                                                                      0xFFFFFFFFW
//SDMA4_F32_COUNTEW
#define SDMA4_F32_COUNTEW__VAWUE__SHIFT                                                                       0x0
#define SDMA4_F32_COUNTEW__VAWUE_MASK                                                                         0xFFFFFFFFW
//SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW__SHIFT                                                       0x0
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE__SHIFT                                                      0x18
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE__SHIFT                                                         0x1c
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW__SHIFT                                                          0x1d
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE_MASK                                                           0x10000000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW_MASK                                                            0x20000000W
//SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT__SHIFT                                       0x0
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW__SHIFT                                             0x8
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW__SHIFT                                              0x10
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY__SHIFT                                                0x18
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW__SHIFT                                                 0x19
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE__SHIFT                                      0x1a
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT_MASK                                         0x0000000FW
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW_MASK                                               0x0000FF00W
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW_MASK                                                0x00FF0000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY_MASK                                                  0x01000000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW_MASK                                                   0x02000000W
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE_MASK                                        0x04000000W
//SDMA4_PEWFCNT_MISC_CNTW
#define SDMA4_PEWFCNT_MISC_CNTW__CMD_OP__SHIFT                                                                0x0
#define SDMA4_PEWFCNT_MISC_CNTW__CMD_OP_MASK                                                                  0x0000FFFFW
//SDMA4_PEWFCNT_PEWFCOUNTEW_WO
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO__SHIFT                                                       0x0
#define SDMA4_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO_MASK                                                         0xFFFFFFFFW
//SDMA4_PEWFCNT_PEWFCOUNTEW_HI
#define SDMA4_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI__SHIFT                                                       0x0
#define SDMA4_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE__SHIFT                                                    0x10
#define SDMA4_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI_MASK                                                         0x0000FFFFW
#define SDMA4_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE_MASK                                                      0xFFFF0000W
//SDMA4_CWD_CNTW
#define SDMA4_CWD_CNTW__MC_WWWEQ_CWEDIT__SHIFT                                                                0x7
#define SDMA4_CWD_CNTW__MC_WDWEQ_CWEDIT__SHIFT                                                                0xd
#define SDMA4_CWD_CNTW__MC_WWWEQ_CWEDIT_MASK                                                                  0x00001F80W
#define SDMA4_CWD_CNTW__MC_WDWEQ_CWEDIT_MASK                                                                  0x0007E000W
//SDMA4_UWV_CNTW
#define SDMA4_UWV_CNTW__HYSTEWESIS__SHIFT                                                                     0x0
#define SDMA4_UWV_CNTW__ENTEW_UWV_INT_CWW__SHIFT                                                              0x1b
#define SDMA4_UWV_CNTW__EXIT_UWV_INT_CWW__SHIFT                                                               0x1c
#define SDMA4_UWV_CNTW__ENTEW_UWV_INT__SHIFT                                                                  0x1d
#define SDMA4_UWV_CNTW__EXIT_UWV_INT__SHIFT                                                                   0x1e
#define SDMA4_UWV_CNTW__UWV_STATUS__SHIFT                                                                     0x1f
#define SDMA4_UWV_CNTW__HYSTEWESIS_MASK                                                                       0x0000001FW
#define SDMA4_UWV_CNTW__ENTEW_UWV_INT_CWW_MASK                                                                0x08000000W
#define SDMA4_UWV_CNTW__EXIT_UWV_INT_CWW_MASK                                                                 0x10000000W
#define SDMA4_UWV_CNTW__ENTEW_UWV_INT_MASK                                                                    0x20000000W
#define SDMA4_UWV_CNTW__EXIT_UWV_INT_MASK                                                                     0x40000000W
#define SDMA4_UWV_CNTW__UWV_STATUS_MASK                                                                       0x80000000W
//SDMA4_EA_DBIT_ADDW_DATA
#define SDMA4_EA_DBIT_ADDW_DATA__VAWUE__SHIFT                                                                 0x0
#define SDMA4_EA_DBIT_ADDW_DATA__VAWUE_MASK                                                                   0xFFFFFFFFW
//SDMA4_EA_DBIT_ADDW_INDEX
#define SDMA4_EA_DBIT_ADDW_INDEX__VAWUE__SHIFT                                                                0x0
#define SDMA4_EA_DBIT_ADDW_INDEX__VAWUE_MASK                                                                  0x00000007W
//SDMA4_STATUS4_WEG
#define SDMA4_STATUS4_WEG__IDWE__SHIFT                                                                        0x0
#define SDMA4_STATUS4_WEG__IH_OUTSTANDING__SHIFT                                                              0x2
#define SDMA4_STATUS4_WEG__SEM_OUTSTANDING__SHIFT                                                             0x3
#define SDMA4_STATUS4_WEG__MMHUB_WD_OUTSTANDING__SHIFT                                                        0x4
#define SDMA4_STATUS4_WEG__MMHUB_WW_OUTSTANDING__SHIFT                                                        0x5
#define SDMA4_STATUS4_WEG__UTCW2_WD_OUTSTANDING__SHIFT                                                        0x6
#define SDMA4_STATUS4_WEG__UTCW2_WW_OUTSTANDING__SHIFT                                                        0x7
#define SDMA4_STATUS4_WEG__WEG_POWWING__SHIFT                                                                 0x8
#define SDMA4_STATUS4_WEG__MEM_POWWING__SHIFT                                                                 0x9
#define SDMA4_STATUS4_WEG__UTCW2_WD_XNACK__SHIFT                                                              0xa
#define SDMA4_STATUS4_WEG__UTCW2_WW_XNACK__SHIFT                                                              0xc
#define SDMA4_STATUS4_WEG__ACTIVE_QUEUE_ID__SHIFT                                                             0xe
#define SDMA4_STATUS4_WEG__SWIOV_WATING_WWCV_CMD__SHIFT                                                       0x12
#define SDMA4_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD__SHIFT                                                    0x13
#define SDMA4_STATUS4_WEG__IDWE_MASK                                                                          0x00000001W
#define SDMA4_STATUS4_WEG__IH_OUTSTANDING_MASK                                                                0x00000004W
#define SDMA4_STATUS4_WEG__SEM_OUTSTANDING_MASK                                                               0x00000008W
#define SDMA4_STATUS4_WEG__MMHUB_WD_OUTSTANDING_MASK                                                          0x00000010W
#define SDMA4_STATUS4_WEG__MMHUB_WW_OUTSTANDING_MASK                                                          0x00000020W
#define SDMA4_STATUS4_WEG__UTCW2_WD_OUTSTANDING_MASK                                                          0x00000040W
#define SDMA4_STATUS4_WEG__UTCW2_WW_OUTSTANDING_MASK                                                          0x00000080W
#define SDMA4_STATUS4_WEG__WEG_POWWING_MASK                                                                   0x00000100W
#define SDMA4_STATUS4_WEG__MEM_POWWING_MASK                                                                   0x00000200W
#define SDMA4_STATUS4_WEG__UTCW2_WD_XNACK_MASK                                                                0x00000C00W
#define SDMA4_STATUS4_WEG__UTCW2_WW_XNACK_MASK                                                                0x00003000W
#define SDMA4_STATUS4_WEG__ACTIVE_QUEUE_ID_MASK                                                               0x0003C000W
#define SDMA4_STATUS4_WEG__SWIOV_WATING_WWCV_CMD_MASK                                                         0x00040000W
#define SDMA4_STATUS4_WEG__SWIOV_SDMA_EXECUTING_CMD_MASK                                                      0x00080000W
//SDMA4_SCWATCH_WAM_DATA
#define SDMA4_SCWATCH_WAM_DATA__DATA__SHIFT                                                                   0x0
#define SDMA4_SCWATCH_WAM_DATA__DATA_MASK                                                                     0xFFFFFFFFW
//SDMA4_SCWATCH_WAM_ADDW
#define SDMA4_SCWATCH_WAM_ADDW__ADDW__SHIFT                                                                   0x0
#define SDMA4_SCWATCH_WAM_ADDW__ADDW_MASK                                                                     0x0000007FW
//SDMA4_CE_CTWW
#define SDMA4_CE_CTWW__WD_WUT_WATEWMAWK__SHIFT                                                                0x0
#define SDMA4_CE_CTWW__WD_WUT_DEPTH__SHIFT                                                                    0x3
#define SDMA4_CE_CTWW__WW_AFIFO_WATEWMAWK__SHIFT                                                              0x5
#define SDMA4_CE_CTWW__WESEWVED__SHIFT                                                                        0x8
#define SDMA4_CE_CTWW__WD_WUT_WATEWMAWK_MASK                                                                  0x00000007W
#define SDMA4_CE_CTWW__WD_WUT_DEPTH_MASK                                                                      0x00000018W
#define SDMA4_CE_CTWW__WW_AFIFO_WATEWMAWK_MASK                                                                0x000000E0W
#define SDMA4_CE_CTWW__WESEWVED_MASK                                                                          0xFFFFFF00W
//SDMA4_WAS_STATUS
#define SDMA4_WAS_STATUS__WB_FETCH_ECC__SHIFT                                                                 0x0
#define SDMA4_WAS_STATUS__IB_FETCH_ECC__SHIFT                                                                 0x1
#define SDMA4_WAS_STATUS__F32_DATA_ECC__SHIFT                                                                 0x2
#define SDMA4_WAS_STATUS__SEM_WPTW_ATOMIC_ECC__SHIFT                                                          0x3
#define SDMA4_WAS_STATUS__COPY_DATA_ECC__SHIFT                                                                0x4
#define SDMA4_WAS_STATUS__SWAM_ECC__SHIFT                                                                     0x5
#define SDMA4_WAS_STATUS__WB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x8
#define SDMA4_WAS_STATUS__IB_FETCH_NACK_GEN_EWW__SHIFT                                                        0x9
#define SDMA4_WAS_STATUS__F32_DATA_NACK_GEN_EWW__SHIFT                                                        0xa
#define SDMA4_WAS_STATUS__COPY_DATA_NACK_GEN_EWW__SHIFT                                                       0xb
#define SDMA4_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW__SHIFT                                                      0xc
#define SDMA4_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW__SHIFT                                                0xd
#define SDMA4_WAS_STATUS__WB_FETCH_ECC_MASK                                                                   0x00000001W
#define SDMA4_WAS_STATUS__IB_FETCH_ECC_MASK                                                                   0x00000002W
#define SDMA4_WAS_STATUS__F32_DATA_ECC_MASK                                                                   0x00000004W
#define SDMA4_WAS_STATUS__SEM_WPTW_ATOMIC_ECC_MASK                                                            0x00000008W
#define SDMA4_WAS_STATUS__COPY_DATA_ECC_MASK                                                                  0x00000010W
#define SDMA4_WAS_STATUS__SWAM_ECC_MASK                                                                       0x00000020W
#define SDMA4_WAS_STATUS__WB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000100W
#define SDMA4_WAS_STATUS__IB_FETCH_NACK_GEN_EWW_MASK                                                          0x00000200W
#define SDMA4_WAS_STATUS__F32_DATA_NACK_GEN_EWW_MASK                                                          0x00000400W
#define SDMA4_WAS_STATUS__COPY_DATA_NACK_GEN_EWW_MASK                                                         0x00000800W
#define SDMA4_WAS_STATUS__WWWET_DATA_NACK_GEN_EWW_MASK                                                        0x00001000W
#define SDMA4_WAS_STATUS__WPTW_WPTW_ATOMIC_NACK_GEN_EWW_MASK                                                  0x00002000W
//SDMA4_CWK_STATUS
#define SDMA4_CWK_STATUS__DYN_CWK__SHIFT                                                                      0x0
#define SDMA4_CWK_STATUS__PTW_CWK__SHIFT                                                                      0x1
#define SDMA4_CWK_STATUS__WEG_CWK__SHIFT                                                                      0x2
#define SDMA4_CWK_STATUS__F32_CWK__SHIFT                                                                      0x3
#define SDMA4_CWK_STATUS__DYN_CWK_MASK                                                                        0x00000001W
#define SDMA4_CWK_STATUS__PTW_CWK_MASK                                                                        0x00000002W
#define SDMA4_CWK_STATUS__WEG_CWK_MASK                                                                        0x00000004W
#define SDMA4_CWK_STATUS__F32_CWK_MASK                                                                        0x00000008W
//SDMA4_GFX_WB_CNTW
#define SDMA4_GFX_WB_CNTW__WB_ENABWE__SHIFT                                                                   0x0
#define SDMA4_GFX_WB_CNTW__WB_SIZE__SHIFT                                                                     0x1
#define SDMA4_GFX_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                              0x9
#define SDMA4_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                       0xc
#define SDMA4_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                  0xd
#define SDMA4_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                        0x10
#define SDMA4_GFX_WB_CNTW__WB_PWIV__SHIFT                                                                     0x17
#define SDMA4_GFX_WB_CNTW__WB_VMID__SHIFT                                                                     0x18
#define SDMA4_GFX_WB_CNTW__WB_ENABWE_MASK                                                                     0x00000001W
#define SDMA4_GFX_WB_CNTW__WB_SIZE_MASK                                                                       0x0000003EW
#define SDMA4_GFX_WB_CNTW__WB_SWAP_ENABWE_MASK                                                                0x00000200W
#define SDMA4_GFX_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                         0x00001000W
#define SDMA4_GFX_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                    0x00002000W
#define SDMA4_GFX_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                          0x001F0000W
#define SDMA4_GFX_WB_CNTW__WB_PWIV_MASK                                                                       0x00800000W
#define SDMA4_GFX_WB_CNTW__WB_VMID_MASK                                                                       0x0F000000W
//SDMA4_GFX_WB_BASE
#define SDMA4_GFX_WB_BASE__ADDW__SHIFT                                                                        0x0
#define SDMA4_GFX_WB_BASE__ADDW_MASK                                                                          0xFFFFFFFFW
//SDMA4_GFX_WB_BASE_HI
#define SDMA4_GFX_WB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA4_GFX_WB_BASE_HI__ADDW_MASK                                                                       0x00FFFFFFW
//SDMA4_GFX_WB_WPTW
#define SDMA4_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA4_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW_HI
#define SDMA4_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA4_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW
#define SDMA4_GFX_WB_WPTW__OFFSET__SHIFT                                                                      0x0
#define SDMA4_GFX_WB_WPTW__OFFSET_MASK                                                                        0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW_HI
#define SDMA4_GFX_WB_WPTW_HI__OFFSET__SHIFT                                                                   0x0
#define SDMA4_GFX_WB_WPTW_HI__OFFSET_MASK                                                                     0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW_POWW_CNTW
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                            0x0
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                       0x1
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                   0x2
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                         0x4
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                   0x10
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                              0x00000001W
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                         0x00000002W
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                     0x00000004W
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                           0x0000FFF0W
#define SDMA4_GFX_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                     0xFFFF0000W
//SDMA4_GFX_WB_WPTW_ADDW_HI
#define SDMA4_GFX_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                                0x0
#define SDMA4_GFX_WB_WPTW_ADDW_HI__ADDW_MASK                                                                  0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW_ADDW_WO
#define SDMA4_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                        0x0
#define SDMA4_GFX_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                                0x2
#define SDMA4_GFX_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                          0x00000001W
#define SDMA4_GFX_WB_WPTW_ADDW_WO__ADDW_MASK                                                                  0xFFFFFFFCW
//SDMA4_GFX_IB_CNTW
#define SDMA4_GFX_IB_CNTW__IB_ENABWE__SHIFT                                                                   0x0
#define SDMA4_GFX_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                              0x4
#define SDMA4_GFX_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                            0x8
#define SDMA4_GFX_IB_CNTW__CMD_VMID__SHIFT                                                                    0x10
#define SDMA4_GFX_IB_CNTW__IB_ENABWE_MASK                                                                     0x00000001W
#define SDMA4_GFX_IB_CNTW__IB_SWAP_ENABWE_MASK                                                                0x00000010W
#define SDMA4_GFX_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                              0x00000100W
#define SDMA4_GFX_IB_CNTW__CMD_VMID_MASK                                                                      0x000F0000W
//SDMA4_GFX_IB_WPTW
#define SDMA4_GFX_IB_WPTW__OFFSET__SHIFT                                                                      0x2
#define SDMA4_GFX_IB_WPTW__OFFSET_MASK                                                                        0x003FFFFCW
//SDMA4_GFX_IB_OFFSET
#define SDMA4_GFX_IB_OFFSET__OFFSET__SHIFT                                                                    0x2
#define SDMA4_GFX_IB_OFFSET__OFFSET_MASK                                                                      0x003FFFFCW
//SDMA4_GFX_IB_BASE_WO
#define SDMA4_GFX_IB_BASE_WO__ADDW__SHIFT                                                                     0x5
#define SDMA4_GFX_IB_BASE_WO__ADDW_MASK                                                                       0xFFFFFFE0W
//SDMA4_GFX_IB_BASE_HI
#define SDMA4_GFX_IB_BASE_HI__ADDW__SHIFT                                                                     0x0
#define SDMA4_GFX_IB_BASE_HI__ADDW_MASK                                                                       0xFFFFFFFFW
//SDMA4_GFX_IB_SIZE
#define SDMA4_GFX_IB_SIZE__SIZE__SHIFT                                                                        0x0
#define SDMA4_GFX_IB_SIZE__SIZE_MASK                                                                          0x000FFFFFW
//SDMA4_GFX_SKIP_CNTW
#define SDMA4_GFX_SKIP_CNTW__SKIP_COUNT__SHIFT                                                                0x0
#define SDMA4_GFX_SKIP_CNTW__SKIP_COUNT_MASK                                                                  0x000FFFFFW
//SDMA4_GFX_CONTEXT_STATUS
#define SDMA4_GFX_CONTEXT_STATUS__SEWECTED__SHIFT                                                             0x0
#define SDMA4_GFX_CONTEXT_STATUS__IDWE__SHIFT                                                                 0x2
#define SDMA4_GFX_CONTEXT_STATUS__EXPIWED__SHIFT                                                              0x3
#define SDMA4_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT                                                            0x4
#define SDMA4_GFX_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                           0x7
#define SDMA4_GFX_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                          0x8
#define SDMA4_GFX_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                            0x9
#define SDMA4_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                      0xa
#define SDMA4_GFX_CONTEXT_STATUS__SEWECTED_MASK                                                               0x00000001W
#define SDMA4_GFX_CONTEXT_STATUS__IDWE_MASK                                                                   0x00000004W
#define SDMA4_GFX_CONTEXT_STATUS__EXPIWED_MASK                                                                0x00000008W
#define SDMA4_GFX_CONTEXT_STATUS__EXCEPTION_MASK                                                              0x00000070W
#define SDMA4_GFX_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                             0x00000080W
#define SDMA4_GFX_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                            0x00000100W
#define SDMA4_GFX_CONTEXT_STATUS__PWEEMPTED_MASK                                                              0x00000200W
#define SDMA4_GFX_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                        0x00000400W
//SDMA4_GFX_DOOWBEWW
#define SDMA4_GFX_DOOWBEWW__ENABWE__SHIFT                                                                     0x1c
#define SDMA4_GFX_DOOWBEWW__CAPTUWED__SHIFT                                                                   0x1e
#define SDMA4_GFX_DOOWBEWW__ENABWE_MASK                                                                       0x10000000W
#define SDMA4_GFX_DOOWBEWW__CAPTUWED_MASK                                                                     0x40000000W
//SDMA4_GFX_CONTEXT_CNTW
#define SDMA4_GFX_CONTEXT_CNTW__WESUME_CTX__SHIFT                                                             0x10
#define SDMA4_GFX_CONTEXT_CNTW__SESSION_SEW__SHIFT                                                            0x18
#define SDMA4_GFX_CONTEXT_CNTW__WESUME_CTX_MASK                                                               0x00010000W
#define SDMA4_GFX_CONTEXT_CNTW__SESSION_SEW_MASK                                                              0x0F000000W
//SDMA4_GFX_STATUS
#define SDMA4_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                       0x0
#define SDMA4_GFX_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                          0x8
#define SDMA4_GFX_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                         0x000000FFW
#define SDMA4_GFX_STATUS__WPTW_UPDATE_PENDING_MASK                                                            0x00000100W
//SDMA4_GFX_DOOWBEWW_WOG
#define SDMA4_GFX_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                               0x0
#define SDMA4_GFX_DOOWBEWW_WOG__DATA__SHIFT                                                                   0x2
#define SDMA4_GFX_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                 0x00000001W
#define SDMA4_GFX_DOOWBEWW_WOG__DATA_MASK                                                                     0xFFFFFFFCW
//SDMA4_GFX_WATEWMAWK
#define SDMA4_GFX_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                            0x0
#define SDMA4_GFX_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                            0x10
#define SDMA4_GFX_WATEWMAWK__WD_OUTSTANDING_MASK                                                              0x00000FFFW
#define SDMA4_GFX_WATEWMAWK__WW_OUTSTANDING_MASK                                                              0x03FF0000W
//SDMA4_GFX_DOOWBEWW_OFFSET
#define SDMA4_GFX_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                              0x2
#define SDMA4_GFX_DOOWBEWW_OFFSET__OFFSET_MASK                                                                0x0FFFFFFCW
//SDMA4_GFX_CSA_ADDW_WO
#define SDMA4_GFX_CSA_ADDW_WO__ADDW__SHIFT                                                                    0x2
#define SDMA4_GFX_CSA_ADDW_WO__ADDW_MASK                                                                      0xFFFFFFFCW
//SDMA4_GFX_CSA_ADDW_HI
#define SDMA4_GFX_CSA_ADDW_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_GFX_CSA_ADDW_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_GFX_IB_SUB_WEMAIN
#define SDMA4_GFX_IB_SUB_WEMAIN__SIZE__SHIFT                                                                  0x0
#define SDMA4_GFX_IB_SUB_WEMAIN__SIZE_MASK                                                                    0x000FFFFFW
//SDMA4_GFX_PWEEMPT
#define SDMA4_GFX_PWEEMPT__IB_PWEEMPT__SHIFT                                                                  0x0
#define SDMA4_GFX_PWEEMPT__IB_PWEEMPT_MASK                                                                    0x00000001W
//SDMA4_GFX_DUMMY_WEG
#define SDMA4_GFX_DUMMY_WEG__DUMMY__SHIFT                                                                     0x0
#define SDMA4_GFX_DUMMY_WEG__DUMMY_MASK                                                                       0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW_POWW_ADDW_HI
#define SDMA4_GFX_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                           0x0
#define SDMA4_GFX_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                             0xFFFFFFFFW
//SDMA4_GFX_WB_WPTW_POWW_ADDW_WO
#define SDMA4_GFX_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                           0x2
#define SDMA4_GFX_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                             0xFFFFFFFCW
//SDMA4_GFX_WB_AQW_CNTW
#define SDMA4_GFX_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                              0x0
#define SDMA4_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                         0x1
#define SDMA4_GFX_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                             0x8
#define SDMA4_GFX_WB_AQW_CNTW__AQW_ENABWE_MASK                                                                0x00000001W
#define SDMA4_GFX_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                           0x000000FEW
#define SDMA4_GFX_WB_AQW_CNTW__PACKET_STEP_MASK                                                               0x0000FF00W
//SDMA4_GFX_MINOW_PTW_UPDATE
#define SDMA4_GFX_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                             0x0
#define SDMA4_GFX_MINOW_PTW_UPDATE__ENABWE_MASK                                                               0x00000001W
//SDMA4_GFX_MIDCMD_DATA0
#define SDMA4_GFX_MIDCMD_DATA0__DATA0__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA0__DATA0_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA1
#define SDMA4_GFX_MIDCMD_DATA1__DATA1__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA1__DATA1_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA2
#define SDMA4_GFX_MIDCMD_DATA2__DATA2__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA2__DATA2_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA3
#define SDMA4_GFX_MIDCMD_DATA3__DATA3__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA3__DATA3_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA4
#define SDMA4_GFX_MIDCMD_DATA4__DATA4__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA4__DATA4_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA5
#define SDMA4_GFX_MIDCMD_DATA5__DATA5__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA5__DATA5_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA6
#define SDMA4_GFX_MIDCMD_DATA6__DATA6__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA6__DATA6_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA7
#define SDMA4_GFX_MIDCMD_DATA7__DATA7__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA7__DATA7_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA8
#define SDMA4_GFX_MIDCMD_DATA8__DATA8__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA8__DATA8_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA9
#define SDMA4_GFX_MIDCMD_DATA9__DATA9__SHIFT                                                                  0x0
#define SDMA4_GFX_MIDCMD_DATA9__DATA9_MASK                                                                    0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_DATA10
#define SDMA4_GFX_MIDCMD_DATA10__DATA10__SHIFT                                                                0x0
#define SDMA4_GFX_MIDCMD_DATA10__DATA10_MASK                                                                  0xFFFFFFFFW
//SDMA4_GFX_MIDCMD_CNTW
#define SDMA4_GFX_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                              0x0
#define SDMA4_GFX_MIDCMD_CNTW__COPY_MODE__SHIFT                                                               0x1
#define SDMA4_GFX_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                             0x4
#define SDMA4_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                           0x8
#define SDMA4_GFX_MIDCMD_CNTW__DATA_VAWID_MASK                                                                0x00000001W
#define SDMA4_GFX_MIDCMD_CNTW__COPY_MODE_MASK                                                                 0x00000002W
#define SDMA4_GFX_MIDCMD_CNTW__SPWIT_STATE_MASK                                                               0x000000F0W
#define SDMA4_GFX_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                             0x00000100W
//SDMA4_PAGE_WB_CNTW
#define SDMA4_PAGE_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_PAGE_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_PAGE_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_PAGE_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_PAGE_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_PAGE_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_PAGE_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_PAGE_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_PAGE_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_PAGE_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_PAGE_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_PAGE_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_PAGE_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_PAGE_WB_BASE
#define SDMA4_PAGE_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_PAGE_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_PAGE_WB_BASE_HI
#define SDMA4_PAGE_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_PAGE_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_PAGE_WB_WPTW
#define SDMA4_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW_HI
#define SDMA4_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW
#define SDMA4_PAGE_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_PAGE_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW_HI
#define SDMA4_PAGE_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_PAGE_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW_POWW_CNTW
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_PAGE_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_PAGE_WB_WPTW_ADDW_HI
#define SDMA4_PAGE_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_PAGE_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW_ADDW_WO
#define SDMA4_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_PAGE_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_PAGE_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_PAGE_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_PAGE_IB_CNTW
#define SDMA4_PAGE_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_PAGE_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_PAGE_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_PAGE_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_PAGE_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_PAGE_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_PAGE_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_PAGE_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_PAGE_IB_WPTW
#define SDMA4_PAGE_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_PAGE_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_PAGE_IB_OFFSET
#define SDMA4_PAGE_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_PAGE_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_PAGE_IB_BASE_WO
#define SDMA4_PAGE_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_PAGE_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_PAGE_IB_BASE_HI
#define SDMA4_PAGE_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_PAGE_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_PAGE_IB_SIZE
#define SDMA4_PAGE_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_PAGE_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_PAGE_SKIP_CNTW
#define SDMA4_PAGE_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_PAGE_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_PAGE_CONTEXT_STATUS
#define SDMA4_PAGE_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_PAGE_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_PAGE_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_PAGE_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_PAGE_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_PAGE_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_PAGE_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_PAGE_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_PAGE_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_PAGE_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_PAGE_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_PAGE_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_PAGE_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_PAGE_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_PAGE_DOOWBEWW
#define SDMA4_PAGE_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_PAGE_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_PAGE_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_PAGE_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_PAGE_STATUS
#define SDMA4_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_PAGE_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_PAGE_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_PAGE_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_PAGE_DOOWBEWW_WOG
#define SDMA4_PAGE_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_PAGE_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_PAGE_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_PAGE_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_PAGE_WATEWMAWK
#define SDMA4_PAGE_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_PAGE_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_PAGE_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_PAGE_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_PAGE_DOOWBEWW_OFFSET
#define SDMA4_PAGE_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_PAGE_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_PAGE_CSA_ADDW_WO
#define SDMA4_PAGE_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_PAGE_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_PAGE_CSA_ADDW_HI
#define SDMA4_PAGE_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_PAGE_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_PAGE_IB_SUB_WEMAIN
#define SDMA4_PAGE_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_PAGE_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_PAGE_PWEEMPT
#define SDMA4_PAGE_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_PAGE_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_PAGE_DUMMY_WEG
#define SDMA4_PAGE_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_PAGE_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW_POWW_ADDW_HI
#define SDMA4_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_PAGE_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_PAGE_WB_WPTW_POWW_ADDW_WO
#define SDMA4_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_PAGE_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_PAGE_WB_AQW_CNTW
#define SDMA4_PAGE_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_PAGE_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_PAGE_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_PAGE_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_PAGE_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_PAGE_MINOW_PTW_UPDATE
#define SDMA4_PAGE_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_PAGE_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_PAGE_MIDCMD_DATA0
#define SDMA4_PAGE_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA1
#define SDMA4_PAGE_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA2
#define SDMA4_PAGE_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA3
#define SDMA4_PAGE_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA4
#define SDMA4_PAGE_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA5
#define SDMA4_PAGE_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA6
#define SDMA4_PAGE_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA7
#define SDMA4_PAGE_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA8
#define SDMA4_PAGE_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA9
#define SDMA4_PAGE_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_PAGE_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_DATA10
#define SDMA4_PAGE_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_PAGE_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_PAGE_MIDCMD_CNTW
#define SDMA4_PAGE_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_PAGE_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_PAGE_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_PAGE_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_PAGE_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_PAGE_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_PAGE_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC0_WB_CNTW
#define SDMA4_WWC0_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC0_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC0_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC0_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC0_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC0_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC0_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC0_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC0_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC0_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC0_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC0_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC0_WB_BASE
#define SDMA4_WWC0_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC0_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC0_WB_BASE_HI
#define SDMA4_WWC0_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC0_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC0_WB_WPTW
#define SDMA4_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW_HI
#define SDMA4_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW
#define SDMA4_WWC0_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC0_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW_HI
#define SDMA4_WWC0_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC0_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW_POWW_CNTW
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC0_WB_WPTW_ADDW_HI
#define SDMA4_WWC0_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC0_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW_ADDW_WO
#define SDMA4_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC0_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC0_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC0_IB_CNTW
#define SDMA4_WWC0_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC0_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC0_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC0_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC0_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC0_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC0_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC0_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC0_IB_WPTW
#define SDMA4_WWC0_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC0_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC0_IB_OFFSET
#define SDMA4_WWC0_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC0_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC0_IB_BASE_WO
#define SDMA4_WWC0_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC0_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC0_IB_BASE_HI
#define SDMA4_WWC0_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC0_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC0_IB_SIZE
#define SDMA4_WWC0_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC0_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC0_SKIP_CNTW
#define SDMA4_WWC0_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC0_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC0_CONTEXT_STATUS
#define SDMA4_WWC0_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC0_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC0_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC0_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC0_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC0_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC0_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC0_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC0_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC0_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC0_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC0_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC0_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC0_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC0_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC0_DOOWBEWW
#define SDMA4_WWC0_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC0_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC0_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC0_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC0_STATUS
#define SDMA4_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC0_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC0_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC0_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC0_DOOWBEWW_WOG
#define SDMA4_WWC0_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC0_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC0_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC0_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC0_WATEWMAWK
#define SDMA4_WWC0_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC0_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC0_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC0_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC0_DOOWBEWW_OFFSET
#define SDMA4_WWC0_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC0_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC0_CSA_ADDW_WO
#define SDMA4_WWC0_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC0_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC0_CSA_ADDW_HI
#define SDMA4_WWC0_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC0_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC0_IB_SUB_WEMAIN
#define SDMA4_WWC0_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC0_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC0_PWEEMPT
#define SDMA4_WWC0_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC0_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC0_DUMMY_WEG
#define SDMA4_WWC0_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC0_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC0_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC0_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC0_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC0_WB_AQW_CNTW
#define SDMA4_WWC0_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC0_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC0_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC0_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC0_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC0_MINOW_PTW_UPDATE
#define SDMA4_WWC0_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC0_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC0_MIDCMD_DATA0
#define SDMA4_WWC0_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA1
#define SDMA4_WWC0_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA2
#define SDMA4_WWC0_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA3
#define SDMA4_WWC0_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA4
#define SDMA4_WWC0_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA5
#define SDMA4_WWC0_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA6
#define SDMA4_WWC0_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA7
#define SDMA4_WWC0_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA8
#define SDMA4_WWC0_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA9
#define SDMA4_WWC0_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC0_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_DATA10
#define SDMA4_WWC0_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC0_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC0_MIDCMD_CNTW
#define SDMA4_WWC0_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC0_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC0_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC0_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC0_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC0_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC0_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC1_WB_CNTW
#define SDMA4_WWC1_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC1_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC1_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC1_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC1_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC1_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC1_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC1_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC1_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC1_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC1_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC1_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC1_WB_BASE
#define SDMA4_WWC1_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC1_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC1_WB_BASE_HI
#define SDMA4_WWC1_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC1_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC1_WB_WPTW
#define SDMA4_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW_HI
#define SDMA4_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW
#define SDMA4_WWC1_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC1_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW_HI
#define SDMA4_WWC1_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC1_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW_POWW_CNTW
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC1_WB_WPTW_ADDW_HI
#define SDMA4_WWC1_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC1_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW_ADDW_WO
#define SDMA4_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC1_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC1_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC1_IB_CNTW
#define SDMA4_WWC1_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC1_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC1_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC1_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC1_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC1_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC1_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC1_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC1_IB_WPTW
#define SDMA4_WWC1_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC1_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC1_IB_OFFSET
#define SDMA4_WWC1_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC1_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC1_IB_BASE_WO
#define SDMA4_WWC1_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC1_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC1_IB_BASE_HI
#define SDMA4_WWC1_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC1_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC1_IB_SIZE
#define SDMA4_WWC1_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC1_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC1_SKIP_CNTW
#define SDMA4_WWC1_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC1_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC1_CONTEXT_STATUS
#define SDMA4_WWC1_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC1_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC1_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC1_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC1_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC1_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC1_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC1_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC1_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC1_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC1_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC1_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC1_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC1_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC1_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC1_DOOWBEWW
#define SDMA4_WWC1_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC1_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC1_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC1_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC1_STATUS
#define SDMA4_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC1_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC1_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC1_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC1_DOOWBEWW_WOG
#define SDMA4_WWC1_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC1_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC1_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC1_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC1_WATEWMAWK
#define SDMA4_WWC1_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC1_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC1_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC1_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC1_DOOWBEWW_OFFSET
#define SDMA4_WWC1_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC1_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC1_CSA_ADDW_WO
#define SDMA4_WWC1_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC1_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC1_CSA_ADDW_HI
#define SDMA4_WWC1_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC1_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC1_IB_SUB_WEMAIN
#define SDMA4_WWC1_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC1_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC1_PWEEMPT
#define SDMA4_WWC1_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC1_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC1_DUMMY_WEG
#define SDMA4_WWC1_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC1_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC1_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC1_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC1_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC1_WB_AQW_CNTW
#define SDMA4_WWC1_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC1_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC1_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC1_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC1_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC1_MINOW_PTW_UPDATE
#define SDMA4_WWC1_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC1_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC1_MIDCMD_DATA0
#define SDMA4_WWC1_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA1
#define SDMA4_WWC1_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA2
#define SDMA4_WWC1_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA3
#define SDMA4_WWC1_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA4
#define SDMA4_WWC1_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA5
#define SDMA4_WWC1_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA6
#define SDMA4_WWC1_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA7
#define SDMA4_WWC1_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA8
#define SDMA4_WWC1_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA9
#define SDMA4_WWC1_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC1_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_DATA10
#define SDMA4_WWC1_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC1_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC1_MIDCMD_CNTW
#define SDMA4_WWC1_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC1_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC1_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC1_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC1_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC1_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC1_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC2_WB_CNTW
#define SDMA4_WWC2_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC2_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC2_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC2_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC2_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC2_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC2_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC2_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC2_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC2_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC2_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC2_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC2_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC2_WB_BASE
#define SDMA4_WWC2_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC2_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC2_WB_BASE_HI
#define SDMA4_WWC2_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC2_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC2_WB_WPTW
#define SDMA4_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW_HI
#define SDMA4_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW
#define SDMA4_WWC2_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC2_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW_HI
#define SDMA4_WWC2_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC2_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW_POWW_CNTW
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC2_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC2_WB_WPTW_ADDW_HI
#define SDMA4_WWC2_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC2_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW_ADDW_WO
#define SDMA4_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC2_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC2_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC2_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC2_IB_CNTW
#define SDMA4_WWC2_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC2_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC2_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC2_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC2_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC2_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC2_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC2_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC2_IB_WPTW
#define SDMA4_WWC2_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC2_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC2_IB_OFFSET
#define SDMA4_WWC2_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC2_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC2_IB_BASE_WO
#define SDMA4_WWC2_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC2_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC2_IB_BASE_HI
#define SDMA4_WWC2_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC2_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC2_IB_SIZE
#define SDMA4_WWC2_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC2_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC2_SKIP_CNTW
#define SDMA4_WWC2_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC2_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC2_CONTEXT_STATUS
#define SDMA4_WWC2_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC2_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC2_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC2_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC2_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC2_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC2_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC2_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC2_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC2_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC2_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC2_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC2_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC2_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC2_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC2_DOOWBEWW
#define SDMA4_WWC2_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC2_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC2_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC2_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC2_STATUS
#define SDMA4_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC2_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC2_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC2_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC2_DOOWBEWW_WOG
#define SDMA4_WWC2_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC2_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC2_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC2_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC2_WATEWMAWK
#define SDMA4_WWC2_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC2_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC2_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC2_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC2_DOOWBEWW_OFFSET
#define SDMA4_WWC2_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC2_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC2_CSA_ADDW_WO
#define SDMA4_WWC2_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC2_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC2_CSA_ADDW_HI
#define SDMA4_WWC2_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC2_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC2_IB_SUB_WEMAIN
#define SDMA4_WWC2_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC2_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC2_PWEEMPT
#define SDMA4_WWC2_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC2_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC2_DUMMY_WEG
#define SDMA4_WWC2_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC2_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC2_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC2_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC2_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC2_WB_AQW_CNTW
#define SDMA4_WWC2_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC2_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC2_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC2_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC2_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC2_MINOW_PTW_UPDATE
#define SDMA4_WWC2_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC2_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC2_MIDCMD_DATA0
#define SDMA4_WWC2_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA1
#define SDMA4_WWC2_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA2
#define SDMA4_WWC2_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA3
#define SDMA4_WWC2_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA4
#define SDMA4_WWC2_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA5
#define SDMA4_WWC2_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA6
#define SDMA4_WWC2_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA7
#define SDMA4_WWC2_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA8
#define SDMA4_WWC2_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA9
#define SDMA4_WWC2_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC2_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_DATA10
#define SDMA4_WWC2_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC2_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC2_MIDCMD_CNTW
#define SDMA4_WWC2_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC2_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC2_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC2_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC2_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC2_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC2_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC3_WB_CNTW
#define SDMA4_WWC3_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC3_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC3_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC3_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC3_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC3_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC3_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC3_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC3_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC3_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC3_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC3_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC3_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC3_WB_BASE
#define SDMA4_WWC3_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC3_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC3_WB_BASE_HI
#define SDMA4_WWC3_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC3_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC3_WB_WPTW
#define SDMA4_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW_HI
#define SDMA4_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW
#define SDMA4_WWC3_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC3_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW_HI
#define SDMA4_WWC3_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC3_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW_POWW_CNTW
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC3_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC3_WB_WPTW_ADDW_HI
#define SDMA4_WWC3_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC3_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW_ADDW_WO
#define SDMA4_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC3_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC3_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC3_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC3_IB_CNTW
#define SDMA4_WWC3_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC3_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC3_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC3_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC3_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC3_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC3_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC3_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC3_IB_WPTW
#define SDMA4_WWC3_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC3_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC3_IB_OFFSET
#define SDMA4_WWC3_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC3_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC3_IB_BASE_WO
#define SDMA4_WWC3_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC3_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC3_IB_BASE_HI
#define SDMA4_WWC3_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC3_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC3_IB_SIZE
#define SDMA4_WWC3_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC3_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC3_SKIP_CNTW
#define SDMA4_WWC3_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC3_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC3_CONTEXT_STATUS
#define SDMA4_WWC3_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC3_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC3_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC3_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC3_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC3_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC3_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC3_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC3_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC3_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC3_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC3_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC3_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC3_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC3_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC3_DOOWBEWW
#define SDMA4_WWC3_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC3_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC3_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC3_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC3_STATUS
#define SDMA4_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC3_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC3_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC3_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC3_DOOWBEWW_WOG
#define SDMA4_WWC3_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC3_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC3_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC3_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC3_WATEWMAWK
#define SDMA4_WWC3_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC3_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC3_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC3_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC3_DOOWBEWW_OFFSET
#define SDMA4_WWC3_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC3_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC3_CSA_ADDW_WO
#define SDMA4_WWC3_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC3_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC3_CSA_ADDW_HI
#define SDMA4_WWC3_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC3_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC3_IB_SUB_WEMAIN
#define SDMA4_WWC3_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC3_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC3_PWEEMPT
#define SDMA4_WWC3_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC3_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC3_DUMMY_WEG
#define SDMA4_WWC3_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC3_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC3_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC3_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC3_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC3_WB_AQW_CNTW
#define SDMA4_WWC3_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC3_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC3_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC3_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC3_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC3_MINOW_PTW_UPDATE
#define SDMA4_WWC3_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC3_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC3_MIDCMD_DATA0
#define SDMA4_WWC3_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA1
#define SDMA4_WWC3_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA2
#define SDMA4_WWC3_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA3
#define SDMA4_WWC3_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA4
#define SDMA4_WWC3_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA5
#define SDMA4_WWC3_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA6
#define SDMA4_WWC3_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA7
#define SDMA4_WWC3_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA8
#define SDMA4_WWC3_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA9
#define SDMA4_WWC3_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC3_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_DATA10
#define SDMA4_WWC3_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC3_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC3_MIDCMD_CNTW
#define SDMA4_WWC3_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC3_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC3_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC3_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC3_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC3_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC3_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC4_WB_CNTW
#define SDMA4_WWC4_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC4_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC4_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC4_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC4_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC4_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC4_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC4_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC4_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC4_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC4_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC4_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC4_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC4_WB_BASE
#define SDMA4_WWC4_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC4_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC4_WB_BASE_HI
#define SDMA4_WWC4_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC4_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC4_WB_WPTW
#define SDMA4_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW_HI
#define SDMA4_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW
#define SDMA4_WWC4_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC4_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW_HI
#define SDMA4_WWC4_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC4_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW_POWW_CNTW
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC4_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC4_WB_WPTW_ADDW_HI
#define SDMA4_WWC4_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC4_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW_ADDW_WO
#define SDMA4_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC4_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC4_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC4_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC4_IB_CNTW
#define SDMA4_WWC4_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC4_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC4_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC4_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC4_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC4_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC4_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC4_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC4_IB_WPTW
#define SDMA4_WWC4_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC4_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC4_IB_OFFSET
#define SDMA4_WWC4_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC4_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC4_IB_BASE_WO
#define SDMA4_WWC4_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC4_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC4_IB_BASE_HI
#define SDMA4_WWC4_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC4_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC4_IB_SIZE
#define SDMA4_WWC4_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC4_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC4_SKIP_CNTW
#define SDMA4_WWC4_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC4_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC4_CONTEXT_STATUS
#define SDMA4_WWC4_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC4_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC4_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC4_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC4_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC4_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC4_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC4_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC4_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC4_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC4_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC4_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC4_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC4_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC4_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC4_DOOWBEWW
#define SDMA4_WWC4_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC4_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC4_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC4_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC4_STATUS
#define SDMA4_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC4_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC4_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC4_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC4_DOOWBEWW_WOG
#define SDMA4_WWC4_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC4_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC4_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC4_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC4_WATEWMAWK
#define SDMA4_WWC4_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC4_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC4_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC4_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC4_DOOWBEWW_OFFSET
#define SDMA4_WWC4_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC4_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC4_CSA_ADDW_WO
#define SDMA4_WWC4_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC4_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC4_CSA_ADDW_HI
#define SDMA4_WWC4_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC4_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC4_IB_SUB_WEMAIN
#define SDMA4_WWC4_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC4_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC4_PWEEMPT
#define SDMA4_WWC4_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC4_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC4_DUMMY_WEG
#define SDMA4_WWC4_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC4_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC4_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC4_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC4_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC4_WB_AQW_CNTW
#define SDMA4_WWC4_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC4_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC4_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC4_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC4_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC4_MINOW_PTW_UPDATE
#define SDMA4_WWC4_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC4_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC4_MIDCMD_DATA0
#define SDMA4_WWC4_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA1
#define SDMA4_WWC4_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA2
#define SDMA4_WWC4_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA3
#define SDMA4_WWC4_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA4
#define SDMA4_WWC4_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA5
#define SDMA4_WWC4_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA6
#define SDMA4_WWC4_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA7
#define SDMA4_WWC4_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA8
#define SDMA4_WWC4_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA9
#define SDMA4_WWC4_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC4_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_DATA10
#define SDMA4_WWC4_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC4_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC4_MIDCMD_CNTW
#define SDMA4_WWC4_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC4_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC4_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC4_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC4_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC4_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC4_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC5_WB_CNTW
#define SDMA4_WWC5_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC5_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC5_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC5_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC5_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC5_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC5_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC5_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC5_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC5_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC5_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC5_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC5_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC5_WB_BASE
#define SDMA4_WWC5_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC5_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC5_WB_BASE_HI
#define SDMA4_WWC5_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC5_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC5_WB_WPTW
#define SDMA4_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW_HI
#define SDMA4_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW
#define SDMA4_WWC5_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC5_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW_HI
#define SDMA4_WWC5_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC5_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW_POWW_CNTW
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC5_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC5_WB_WPTW_ADDW_HI
#define SDMA4_WWC5_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC5_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW_ADDW_WO
#define SDMA4_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC5_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC5_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC5_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC5_IB_CNTW
#define SDMA4_WWC5_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC5_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC5_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC5_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC5_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC5_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC5_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC5_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC5_IB_WPTW
#define SDMA4_WWC5_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC5_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC5_IB_OFFSET
#define SDMA4_WWC5_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC5_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC5_IB_BASE_WO
#define SDMA4_WWC5_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC5_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC5_IB_BASE_HI
#define SDMA4_WWC5_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC5_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC5_IB_SIZE
#define SDMA4_WWC5_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC5_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC5_SKIP_CNTW
#define SDMA4_WWC5_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC5_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC5_CONTEXT_STATUS
#define SDMA4_WWC5_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC5_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC5_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC5_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC5_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC5_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC5_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC5_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC5_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC5_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC5_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC5_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC5_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC5_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC5_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC5_DOOWBEWW
#define SDMA4_WWC5_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC5_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC5_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC5_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC5_STATUS
#define SDMA4_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC5_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC5_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC5_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC5_DOOWBEWW_WOG
#define SDMA4_WWC5_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC5_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC5_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC5_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC5_WATEWMAWK
#define SDMA4_WWC5_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC5_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC5_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC5_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC5_DOOWBEWW_OFFSET
#define SDMA4_WWC5_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC5_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC5_CSA_ADDW_WO
#define SDMA4_WWC5_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC5_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC5_CSA_ADDW_HI
#define SDMA4_WWC5_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC5_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC5_IB_SUB_WEMAIN
#define SDMA4_WWC5_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC5_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC5_PWEEMPT
#define SDMA4_WWC5_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC5_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC5_DUMMY_WEG
#define SDMA4_WWC5_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC5_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC5_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC5_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC5_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC5_WB_AQW_CNTW
#define SDMA4_WWC5_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC5_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC5_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC5_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC5_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC5_MINOW_PTW_UPDATE
#define SDMA4_WWC5_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC5_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC5_MIDCMD_DATA0
#define SDMA4_WWC5_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA1
#define SDMA4_WWC5_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA2
#define SDMA4_WWC5_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA3
#define SDMA4_WWC5_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA4
#define SDMA4_WWC5_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA5
#define SDMA4_WWC5_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA6
#define SDMA4_WWC5_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA7
#define SDMA4_WWC5_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA8
#define SDMA4_WWC5_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA9
#define SDMA4_WWC5_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC5_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_DATA10
#define SDMA4_WWC5_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC5_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC5_MIDCMD_CNTW
#define SDMA4_WWC5_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC5_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC5_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC5_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC5_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC5_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC5_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC6_WB_CNTW
#define SDMA4_WWC6_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC6_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC6_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC6_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC6_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC6_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC6_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC6_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC6_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC6_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC6_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC6_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC6_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC6_WB_BASE
#define SDMA4_WWC6_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC6_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC6_WB_BASE_HI
#define SDMA4_WWC6_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC6_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC6_WB_WPTW
#define SDMA4_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW_HI
#define SDMA4_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW
#define SDMA4_WWC6_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC6_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW_HI
#define SDMA4_WWC6_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC6_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW_POWW_CNTW
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC6_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC6_WB_WPTW_ADDW_HI
#define SDMA4_WWC6_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC6_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW_ADDW_WO
#define SDMA4_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC6_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC6_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC6_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC6_IB_CNTW
#define SDMA4_WWC6_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC6_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC6_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC6_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC6_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC6_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC6_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC6_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC6_IB_WPTW
#define SDMA4_WWC6_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC6_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC6_IB_OFFSET
#define SDMA4_WWC6_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC6_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC6_IB_BASE_WO
#define SDMA4_WWC6_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC6_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC6_IB_BASE_HI
#define SDMA4_WWC6_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC6_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC6_IB_SIZE
#define SDMA4_WWC6_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC6_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC6_SKIP_CNTW
#define SDMA4_WWC6_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC6_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC6_CONTEXT_STATUS
#define SDMA4_WWC6_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC6_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC6_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC6_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC6_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC6_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC6_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC6_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC6_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC6_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC6_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC6_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC6_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC6_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC6_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC6_DOOWBEWW
#define SDMA4_WWC6_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC6_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC6_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC6_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC6_STATUS
#define SDMA4_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC6_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC6_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC6_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC6_DOOWBEWW_WOG
#define SDMA4_WWC6_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC6_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC6_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC6_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC6_WATEWMAWK
#define SDMA4_WWC6_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC6_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC6_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC6_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC6_DOOWBEWW_OFFSET
#define SDMA4_WWC6_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC6_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC6_CSA_ADDW_WO
#define SDMA4_WWC6_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC6_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC6_CSA_ADDW_HI
#define SDMA4_WWC6_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC6_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC6_IB_SUB_WEMAIN
#define SDMA4_WWC6_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC6_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC6_PWEEMPT
#define SDMA4_WWC6_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC6_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC6_DUMMY_WEG
#define SDMA4_WWC6_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC6_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC6_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC6_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC6_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC6_WB_AQW_CNTW
#define SDMA4_WWC6_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC6_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC6_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC6_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC6_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC6_MINOW_PTW_UPDATE
#define SDMA4_WWC6_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC6_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC6_MIDCMD_DATA0
#define SDMA4_WWC6_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA1
#define SDMA4_WWC6_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA2
#define SDMA4_WWC6_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA3
#define SDMA4_WWC6_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA4
#define SDMA4_WWC6_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA5
#define SDMA4_WWC6_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA6
#define SDMA4_WWC6_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA7
#define SDMA4_WWC6_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA8
#define SDMA4_WWC6_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA9
#define SDMA4_WWC6_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC6_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_DATA10
#define SDMA4_WWC6_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC6_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC6_MIDCMD_CNTW
#define SDMA4_WWC6_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC6_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC6_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC6_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC6_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC6_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC6_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W
//SDMA4_WWC7_WB_CNTW
#define SDMA4_WWC7_WB_CNTW__WB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC7_WB_CNTW__WB_SIZE__SHIFT                                                                    0x1
#define SDMA4_WWC7_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                             0x9
#define SDMA4_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                      0xc
#define SDMA4_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                                 0xd
#define SDMA4_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                       0x10
#define SDMA4_WWC7_WB_CNTW__WB_PWIV__SHIFT                                                                    0x17
#define SDMA4_WWC7_WB_CNTW__WB_VMID__SHIFT                                                                    0x18
#define SDMA4_WWC7_WB_CNTW__WB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC7_WB_CNTW__WB_SIZE_MASK                                                                      0x0000003EW
#define SDMA4_WWC7_WB_CNTW__WB_SWAP_ENABWE_MASK                                                               0x00000200W
#define SDMA4_WWC7_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                        0x00001000W
#define SDMA4_WWC7_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                   0x00002000W
#define SDMA4_WWC7_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                         0x001F0000W
#define SDMA4_WWC7_WB_CNTW__WB_PWIV_MASK                                                                      0x00800000W
#define SDMA4_WWC7_WB_CNTW__WB_VMID_MASK                                                                      0x0F000000W
//SDMA4_WWC7_WB_BASE
#define SDMA4_WWC7_WB_BASE__ADDW__SHIFT                                                                       0x0
#define SDMA4_WWC7_WB_BASE__ADDW_MASK                                                                         0xFFFFFFFFW
//SDMA4_WWC7_WB_BASE_HI
#define SDMA4_WWC7_WB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC7_WB_BASE_HI__ADDW_MASK                                                                      0x00FFFFFFW
//SDMA4_WWC7_WB_WPTW
#define SDMA4_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW_HI
#define SDMA4_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW
#define SDMA4_WWC7_WB_WPTW__OFFSET__SHIFT                                                                     0x0
#define SDMA4_WWC7_WB_WPTW__OFFSET_MASK                                                                       0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW_HI
#define SDMA4_WWC7_WB_WPTW_HI__OFFSET__SHIFT                                                                  0x0
#define SDMA4_WWC7_WB_WPTW_HI__OFFSET_MASK                                                                    0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW_POWW_CNTW
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                           0x0
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                      0x1
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                  0x2
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                        0x4
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                  0x10
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                             0x00000001W
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                        0x00000002W
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                    0x00000004W
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                          0x0000FFF0W
#define SDMA4_WWC7_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                    0xFFFF0000W
//SDMA4_WWC7_WB_WPTW_ADDW_HI
#define SDMA4_WWC7_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                               0x0
#define SDMA4_WWC7_WB_WPTW_ADDW_HI__ADDW_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW_ADDW_WO
#define SDMA4_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                       0x0
#define SDMA4_WWC7_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                               0x2
#define SDMA4_WWC7_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                         0x00000001W
#define SDMA4_WWC7_WB_WPTW_ADDW_WO__ADDW_MASK                                                                 0xFFFFFFFCW
//SDMA4_WWC7_IB_CNTW
#define SDMA4_WWC7_IB_CNTW__IB_ENABWE__SHIFT                                                                  0x0
#define SDMA4_WWC7_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                             0x4
#define SDMA4_WWC7_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                           0x8
#define SDMA4_WWC7_IB_CNTW__CMD_VMID__SHIFT                                                                   0x10
#define SDMA4_WWC7_IB_CNTW__IB_ENABWE_MASK                                                                    0x00000001W
#define SDMA4_WWC7_IB_CNTW__IB_SWAP_ENABWE_MASK                                                               0x00000010W
#define SDMA4_WWC7_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                             0x00000100W
#define SDMA4_WWC7_IB_CNTW__CMD_VMID_MASK                                                                     0x000F0000W
//SDMA4_WWC7_IB_WPTW
#define SDMA4_WWC7_IB_WPTW__OFFSET__SHIFT                                                                     0x2
#define SDMA4_WWC7_IB_WPTW__OFFSET_MASK                                                                       0x003FFFFCW
//SDMA4_WWC7_IB_OFFSET
#define SDMA4_WWC7_IB_OFFSET__OFFSET__SHIFT                                                                   0x2
#define SDMA4_WWC7_IB_OFFSET__OFFSET_MASK                                                                     0x003FFFFCW
//SDMA4_WWC7_IB_BASE_WO
#define SDMA4_WWC7_IB_BASE_WO__ADDW__SHIFT                                                                    0x5
#define SDMA4_WWC7_IB_BASE_WO__ADDW_MASK                                                                      0xFFFFFFE0W
//SDMA4_WWC7_IB_BASE_HI
#define SDMA4_WWC7_IB_BASE_HI__ADDW__SHIFT                                                                    0x0
#define SDMA4_WWC7_IB_BASE_HI__ADDW_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC7_IB_SIZE
#define SDMA4_WWC7_IB_SIZE__SIZE__SHIFT                                                                       0x0
#define SDMA4_WWC7_IB_SIZE__SIZE_MASK                                                                         0x000FFFFFW
//SDMA4_WWC7_SKIP_CNTW
#define SDMA4_WWC7_SKIP_CNTW__SKIP_COUNT__SHIFT                                                               0x0
#define SDMA4_WWC7_SKIP_CNTW__SKIP_COUNT_MASK                                                                 0x000FFFFFW
//SDMA4_WWC7_CONTEXT_STATUS
#define SDMA4_WWC7_CONTEXT_STATUS__SEWECTED__SHIFT                                                            0x0
#define SDMA4_WWC7_CONTEXT_STATUS__IDWE__SHIFT                                                                0x2
#define SDMA4_WWC7_CONTEXT_STATUS__EXPIWED__SHIFT                                                             0x3
#define SDMA4_WWC7_CONTEXT_STATUS__EXCEPTION__SHIFT                                                           0x4
#define SDMA4_WWC7_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                          0x7
#define SDMA4_WWC7_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                         0x8
#define SDMA4_WWC7_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                           0x9
#define SDMA4_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                     0xa
#define SDMA4_WWC7_CONTEXT_STATUS__SEWECTED_MASK                                                              0x00000001W
#define SDMA4_WWC7_CONTEXT_STATUS__IDWE_MASK                                                                  0x00000004W
#define SDMA4_WWC7_CONTEXT_STATUS__EXPIWED_MASK                                                               0x00000008W
#define SDMA4_WWC7_CONTEXT_STATUS__EXCEPTION_MASK                                                             0x00000070W
#define SDMA4_WWC7_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                            0x00000080W
#define SDMA4_WWC7_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                           0x00000100W
#define SDMA4_WWC7_CONTEXT_STATUS__PWEEMPTED_MASK                                                             0x00000200W
#define SDMA4_WWC7_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                       0x00000400W
//SDMA4_WWC7_DOOWBEWW
#define SDMA4_WWC7_DOOWBEWW__ENABWE__SHIFT                                                                    0x1c
#define SDMA4_WWC7_DOOWBEWW__CAPTUWED__SHIFT                                                                  0x1e
#define SDMA4_WWC7_DOOWBEWW__ENABWE_MASK                                                                      0x10000000W
#define SDMA4_WWC7_DOOWBEWW__CAPTUWED_MASK                                                                    0x40000000W
//SDMA4_WWC7_STATUS
#define SDMA4_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                      0x0
#define SDMA4_WWC7_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                         0x8
#define SDMA4_WWC7_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                        0x000000FFW
#define SDMA4_WWC7_STATUS__WPTW_UPDATE_PENDING_MASK                                                           0x00000100W
//SDMA4_WWC7_DOOWBEWW_WOG
#define SDMA4_WWC7_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                              0x0
#define SDMA4_WWC7_DOOWBEWW_WOG__DATA__SHIFT                                                                  0x2
#define SDMA4_WWC7_DOOWBEWW_WOG__BE_EWWOW_MASK                                                                0x00000001W
#define SDMA4_WWC7_DOOWBEWW_WOG__DATA_MASK                                                                    0xFFFFFFFCW
//SDMA4_WWC7_WATEWMAWK
#define SDMA4_WWC7_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                           0x0
#define SDMA4_WWC7_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                           0x10
#define SDMA4_WWC7_WATEWMAWK__WD_OUTSTANDING_MASK                                                             0x00000FFFW
#define SDMA4_WWC7_WATEWMAWK__WW_OUTSTANDING_MASK                                                             0x03FF0000W
//SDMA4_WWC7_DOOWBEWW_OFFSET
#define SDMA4_WWC7_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                             0x2
#define SDMA4_WWC7_DOOWBEWW_OFFSET__OFFSET_MASK                                                               0x0FFFFFFCW
//SDMA4_WWC7_CSA_ADDW_WO
#define SDMA4_WWC7_CSA_ADDW_WO__ADDW__SHIFT                                                                   0x2
#define SDMA4_WWC7_CSA_ADDW_WO__ADDW_MASK                                                                     0xFFFFFFFCW
//SDMA4_WWC7_CSA_ADDW_HI
#define SDMA4_WWC7_CSA_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define SDMA4_WWC7_CSA_ADDW_HI__ADDW_MASK                                                                     0xFFFFFFFFW
//SDMA4_WWC7_IB_SUB_WEMAIN
#define SDMA4_WWC7_IB_SUB_WEMAIN__SIZE__SHIFT                                                                 0x0
#define SDMA4_WWC7_IB_SUB_WEMAIN__SIZE_MASK                                                                   0x000FFFFFW
//SDMA4_WWC7_PWEEMPT
#define SDMA4_WWC7_PWEEMPT__IB_PWEEMPT__SHIFT                                                                 0x0
#define SDMA4_WWC7_PWEEMPT__IB_PWEEMPT_MASK                                                                   0x00000001W
//SDMA4_WWC7_DUMMY_WEG
#define SDMA4_WWC7_DUMMY_WEG__DUMMY__SHIFT                                                                    0x0
#define SDMA4_WWC7_DUMMY_WEG__DUMMY_MASK                                                                      0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW_POWW_ADDW_HI
#define SDMA4_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                          0x0
#define SDMA4_WWC7_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                            0xFFFFFFFFW
//SDMA4_WWC7_WB_WPTW_POWW_ADDW_WO
#define SDMA4_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                          0x2
#define SDMA4_WWC7_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                            0xFFFFFFFCW
//SDMA4_WWC7_WB_AQW_CNTW
#define SDMA4_WWC7_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                             0x0
#define SDMA4_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                        0x1
#define SDMA4_WWC7_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                            0x8
#define SDMA4_WWC7_WB_AQW_CNTW__AQW_ENABWE_MASK                                                               0x00000001W
#define SDMA4_WWC7_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                          0x000000FEW
#define SDMA4_WWC7_WB_AQW_CNTW__PACKET_STEP_MASK                                                              0x0000FF00W
//SDMA4_WWC7_MINOW_PTW_UPDATE
#define SDMA4_WWC7_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                            0x0
#define SDMA4_WWC7_MINOW_PTW_UPDATE__ENABWE_MASK                                                              0x00000001W
//SDMA4_WWC7_MIDCMD_DATA0
#define SDMA4_WWC7_MIDCMD_DATA0__DATA0__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA0__DATA0_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA1
#define SDMA4_WWC7_MIDCMD_DATA1__DATA1__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA1__DATA1_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA2
#define SDMA4_WWC7_MIDCMD_DATA2__DATA2__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA2__DATA2_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA3
#define SDMA4_WWC7_MIDCMD_DATA3__DATA3__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA3__DATA3_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA4
#define SDMA4_WWC7_MIDCMD_DATA4__DATA4__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA4__DATA4_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA5
#define SDMA4_WWC7_MIDCMD_DATA5__DATA5__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA5__DATA5_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA6
#define SDMA4_WWC7_MIDCMD_DATA6__DATA6__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA6__DATA6_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA7
#define SDMA4_WWC7_MIDCMD_DATA7__DATA7__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA7__DATA7_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA8
#define SDMA4_WWC7_MIDCMD_DATA8__DATA8__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA8__DATA8_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA9
#define SDMA4_WWC7_MIDCMD_DATA9__DATA9__SHIFT                                                                 0x0
#define SDMA4_WWC7_MIDCMD_DATA9__DATA9_MASK                                                                   0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_DATA10
#define SDMA4_WWC7_MIDCMD_DATA10__DATA10__SHIFT                                                               0x0
#define SDMA4_WWC7_MIDCMD_DATA10__DATA10_MASK                                                                 0xFFFFFFFFW
//SDMA4_WWC7_MIDCMD_CNTW
#define SDMA4_WWC7_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                             0x0
#define SDMA4_WWC7_MIDCMD_CNTW__COPY_MODE__SHIFT                                                              0x1
#define SDMA4_WWC7_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                            0x4
#define SDMA4_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                          0x8
#define SDMA4_WWC7_MIDCMD_CNTW__DATA_VAWID_MASK                                                               0x00000001W
#define SDMA4_WWC7_MIDCMD_CNTW__COPY_MODE_MASK                                                                0x00000002W
#define SDMA4_WWC7_MIDCMD_CNTW__SPWIT_STATE_MASK                                                              0x000000F0W
#define SDMA4_WWC7_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                            0x00000100W

#endif
