DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_0"
duLibraryName "echo_lib"
duName "vga"
elements [
]
mwi 0
uid 641,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 660,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 855,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 874,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 893,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 912,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 931,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2024.1 Built on 24 Jan 2024 at 18:06:06"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/debug_vga.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/debug_vga.bd.user"
)
(vvPair
variable "SourceDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "debug_vga"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top"
)
(vvPair
variable "d_logical"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top"
)
(vvPair
variable "date"
value "10/30/25"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "debug_vga.bd"
)
(vvPair
variable "f_logical"
value "debug_vga.bd"
)
(vvPair
variable "f_noext"
value "debug_vga"
)
(vvPair
variable "graphical_source_author"
value "leoag319"
)
(vvPair
variable "graphical_source_date"
value "10/30/25"
)
(vvPair
variable "graphical_source_group"
value "student-liu.se"
)
(vvPair
variable "graphical_source_host"
value "muxen2-116.ad.liu.se"
)
(vvPair
variable "graphical_source_time"
value "12:39:35"
)
(vvPair
variable "group"
value "student-liu.se"
)
(vvPair
variable "host"
value "muxen2-116.ad.liu.se"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "echo_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/echo_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/echo_lib/modelsim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/echo_lib/ps"
)
(vvPair
variable "library_downstream_QuartusPrimeImport"
value "$HDS_PROJECT_DIR/echo_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "top"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/debug_vga.bd"
)
(vvPair
variable "p_logical"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/debug_vga.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "echo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/sw/mentor/modelsim_SE_2021.3/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/sw/mentor/precision_2021.1/Mgc_home/bin"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "debug_vga"
)
(vvPair
variable "this_file_logical"
value "debug_vga"
)
(vvPair
variable "time"
value "12:39:35"
)
(vvPair
variable "unit"
value "top"
)
(vvPair
variable "user"
value "leoag319"
)
(vvPair
variable "version"
value "2024.1 Built on 24 Jan 2024 at 18:06:06"
)
(vvPair
variable "view"
value "debug_vga"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 520,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,7625,-500,8375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,8000,0,8000"
pts [
"-500,8000"
"0,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "courier,8,0"
)
xt "-8500,7550,-3000,8450"
st "AUD_ADCDAT"
ju 2
blo "-3000,8250"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "AUD_ADCDAT"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "courier,8,0"
)
xt "203000,1800,218500,2700"
st "AUD_ADCDAT         : std_logic"
)
)
*3 (Net
uid 35,0
decl (Decl
n "AUD_ADCLRCK"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "courier,8,0"
)
xt "203000,2700,218500,3600"
st "AUD_ADCLRCK        : std_logic"
)
)
*4 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-2000,11625,-500,12375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-500,12000,0,12000"
pts [
"-500,12000"
"0,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "courier,8,0"
)
xt "-7000,11550,-3000,12450"
st "AUD_BCLK"
ju 2
blo "-3000,12250"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 49,0
decl (Decl
n "AUD_BCLK"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "203000,3600,218500,4500"
st "AUD_BCLK           : std_logic"
)
)
*6 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "117500,8625,119000,9375"
)
(Line
uid 54,0
sl 0
ro 270
xt "117000,9000,117500,9000"
pts [
"117000,9000"
"117500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "120000,8550,125500,9450"
st "AUD_DACDAT"
blo "120000,9250"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 63,0
lang 11
decl (Decl
n "AUD_DACDAT"
t "std_logic"
o 10
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "courier,8,0"
)
xt "203000,9000,218500,9900"
st "AUD_DACDAT         : std_logic"
)
)
*8 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "-9000,15550,-3000,16450"
st "AUD_DACLRCK"
ju 2
blo "-3000,16250"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 77,0
decl (Decl
n "AUD_DACLRCK"
t "std_logic"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "courier,8,0"
)
xt "203000,4500,218500,5400"
st "AUD_DACLRCK        : std_logic"
)
)
*10 (Net
uid 91,0
decl (Decl
n "AUD_XCK"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "203000,9900,218500,10800"
st "AUD_XCK            : std_logic"
)
)
*11 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "25000,34625,26500,35375"
)
(Line
uid 96,0
sl 0
ro 270
xt "26500,35000,27000,35000"
pts [
"26500,35000"
"27000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "20000,34550,24000,35450"
st "fpga_clk"
ju 2
blo "24000,35250"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 105,0
decl (Decl
n "fpga_clk"
t "STD_LOGIC"
o 6
suid 7,0
i "'0'"
)
declText (MLText
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "203000,5400,222200,6300"
st "fpga_clk           : STD_LOGIC := '0'"
)
)
*13 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "117500,12625,119000,13375"
)
(Line
uid 124,0
sl 0
ro 270
xt "117000,13000,117500,13000"
pts [
"117000,13000"
"117500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "120000,12550,122000,13450"
st "HEX6"
blo "120000,13250"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 133,0
lang 11
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 11
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "courier,8,0"
)
xt "203000,10800,226000,11700"
st "HEX6               : std_logic_vector(0 to 6)"
)
)
*15 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "117500,16625,119000,17375"
)
(Line
uid 138,0
sl 0
ro 270
xt "117000,17000,117500,17000"
pts [
"117000,17000"
"117500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "120000,16550,122000,17450"
st "HEX7"
blo "120000,17250"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 147,0
lang 11
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 12
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "203000,11700,226000,12600"
st "HEX7               : std_logic_vector(0 to 6)"
)
)
*17 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-2000,31625,-500,32375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-500,32000,0,32000"
pts [
"-500,32000"
"0,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "-6000,31550,-3000,32450"
st "kb_clk"
ju 2
blo "-3000,32250"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 161,0
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 8
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "203000,7200,218500,8100"
st "kb_clk             : std_logic"
)
)
*19 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-2000,35625,-500,36375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-500,36000,0,36000"
pts [
"-500,36000"
"0,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "-6500,35550,-3000,36450"
st "kb_data"
ju 2
blo "-3000,36250"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 175,0
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 9
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "203000,8100,218500,9000"
st "kb_data            : std_logic"
)
)
*21 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "117500,20625,119000,21375"
)
(Line
uid 180,0
sl 0
ro 270
xt "117000,21000,117500,21000"
pts [
"117000,21000"
"117500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "120000,20550,121500,21450"
st "SCL"
blo "120000,21250"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 189,0
lang 11
decl (Decl
n "SCL"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "courier,8,0"
)
xt "203000,12600,218500,13500"
st "SCL                : std_logic"
)
)
*23 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "117500,24625,119000,25375"
)
(Line
uid 194,0
sl 0
ro 270
xt "117000,25000,117500,25000"
pts [
"117000,25000"
"117500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "courier,8,0"
)
xt "120000,24550,121500,25450"
st "SDA"
blo "120000,25250"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 203,0
lang 11
decl (Decl
n "SDA"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "203000,13500,218500,14400"
st "SDA                : std_logic"
)
)
*25 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "117500,28625,119000,29375"
)
(Line
uid 208,0
sl 0
ro 270
xt "117000,29000,117500,29000"
pts [
"117000,29000"
"117500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "120000,28550,124500,29450"
st "SRAM_ADDR"
blo "120000,29250"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 217,0
lang 11
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "203000,14400,234500,15300"
st "SRAM_ADDR          : std_logic_vector(G_ADDR_WIDTH-1 DOWNTO 0)"
)
)
*27 (PortIoOut
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "117500,32625,119000,33375"
)
(Line
uid 222,0
sl 0
ro 270
xt "117000,33000,117500,33000"
pts [
"117000,33000"
"117500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "courier,8,0"
)
xt "120000,32550,124500,33450"
st "SRAM_CE_N"
blo "120000,33250"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 231,0
lang 11
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "203000,15300,218500,16200"
st "SRAM_CE_N          : std_logic"
)
)
*29 (PortIoInOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 235,0
sl 0
ro 180
xt "-2000,39625,-500,40375"
)
(Line
uid 236,0
sl 0
ro 180
xt "-500,40000,0,40000"
pts [
"0,40000"
"-500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
font "courier,8,0"
)
xt "-6500,39550,-3000,40450"
st "SRAM_DQ"
ju 2
blo "-3000,40250"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 245,0
lang 11
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 33
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
font "courier,8,0"
)
xt "203000,30600,234500,31500"
st "SRAM_DQ            : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*31 (PortIoOut
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "117500,36625,119000,37375"
)
(Line
uid 250,0
sl 0
ro 270
xt "117000,37000,117500,37000"
pts [
"117000,37000"
"117500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "120000,36550,124500,37450"
st "SRAM_LB_N"
blo "120000,37250"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 259,0
lang 11
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 17
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "courier,8,0"
)
xt "203000,16200,218500,17100"
st "SRAM_LB_N          : std_logic"
)
)
*33 (PortIoOut
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "117500,40625,119000,41375"
)
(Line
uid 264,0
sl 0
ro 270
xt "117000,41000,117500,41000"
pts [
"117000,41000"
"117500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "courier,8,0"
)
xt "120000,40550,124500,41450"
st "SRAM_OE_N"
blo "120000,41250"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 273,0
lang 11
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 18
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
font "courier,8,0"
)
xt "203000,17100,218500,18000"
st "SRAM_OE_N          : std_logic"
)
)
*35 (PortIoOut
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "117500,44625,119000,45375"
)
(Line
uid 278,0
sl 0
ro 270
xt "117000,45000,117500,45000"
pts [
"117000,45000"
"117500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
font "courier,8,0"
)
xt "120000,44550,124500,45450"
st "SRAM_UB_N"
blo "120000,45250"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 287,0
lang 11
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 19
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
font "courier,8,0"
)
xt "203000,18000,218500,18900"
st "SRAM_UB_N          : std_logic"
)
)
*37 (PortIoOut
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "117500,48625,119000,49375"
)
(Line
uid 292,0
sl 0
ro 270
xt "117000,49000,117500,49000"
pts [
"117000,49000"
"117500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
font "courier,8,0"
)
xt "120000,48550,124500,49450"
st "SRAM_WE_N"
blo "120000,49250"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 301,0
lang 11
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 20
suid 21,0
)
declText (MLText
uid 302,0
va (VaSet
font "courier,8,0"
)
xt "203000,18900,218500,19800"
st "SRAM_WE_N          : std_logic"
)
)
*39 (PortIoOut
uid 303,0
shape (CompositeShape
uid 304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305,0
sl 0
ro 270
xt "81500,31625,83000,32375"
)
(Line
uid 306,0
sl 0
ro 270
xt "81000,32000,81500,32000"
pts [
"81000,32000"
"81500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
font "courier,8,0"
)
xt "84000,31550,86500,32450"
st "vga_b"
blo "84000,32250"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 315,0
lang 11
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 22,0
)
declText (MLText
uid 316,0
va (VaSet
font "courier,8,0"
)
xt "203000,23400,228000,24300"
st "vga_b              : std_logic_vector(7 DOWNTO 0)"
)
)
*41 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 270
xt "81500,32625,83000,33375"
)
(Line
uid 320,0
sl 0
ro 270
xt "81000,33000,81500,33000"
pts [
"81000,33000"
"81500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
font "courier,8,0"
)
xt "84000,32550,90000,33450"
st "vga_blank_n"
blo "84000,33250"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 329,0
lang 11
decl (Decl
n "vga_blank_n"
t "std_logic"
o 26
suid 23,0
)
declText (MLText
uid 330,0
va (VaSet
font "courier,8,0"
)
xt "203000,24300,218500,25200"
st "vga_blank_n        : std_logic"
)
)
*43 (PortIoOut
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "81500,33625,83000,34375"
)
(Line
uid 334,0
sl 0
ro 270
xt "81000,34000,81500,34000"
pts [
"81000,34000"
"81500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
font "courier,8,0"
)
xt "84000,33550,87500,34450"
st "vga_clk"
blo "84000,34250"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 343,0
lang 11
decl (Decl
n "vga_clk"
t "std_logic"
o 27
suid 24,0
)
declText (MLText
uid 344,0
va (VaSet
font "courier,8,0"
)
xt "203000,25200,218500,26100"
st "vga_clk            : std_logic"
)
)
*45 (PortIoOut
uid 345,0
shape (CompositeShape
uid 346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 347,0
sl 0
ro 270
xt "81500,34625,83000,35375"
)
(Line
uid 348,0
sl 0
ro 270
xt "81000,35000,81500,35000"
pts [
"81000,35000"
"81500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 349,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
font "courier,8,0"
)
xt "84000,34550,86500,35450"
st "vga_g"
blo "84000,35250"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 357,0
lang 11
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 28
suid 25,0
)
declText (MLText
uid 358,0
va (VaSet
font "courier,8,0"
)
xt "203000,26100,228000,27000"
st "vga_g              : std_logic_vector(7 DOWNTO 0)"
)
)
*47 (PortIoOut
uid 359,0
shape (CompositeShape
uid 360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 361,0
sl 0
ro 270
xt "81500,35625,83000,36375"
)
(Line
uid 362,0
sl 0
ro 270
xt "81000,36000,81500,36000"
pts [
"81000,36000"
"81500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 364,0
va (VaSet
font "courier,8,0"
)
xt "84000,35550,90000,36450"
st "vga_hsync_n"
blo "84000,36250"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 371,0
lang 11
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 29
suid 26,0
)
declText (MLText
uid 372,0
va (VaSet
font "courier,8,0"
)
xt "203000,27000,218500,27900"
st "vga_hsync_n        : std_logic"
)
)
*49 (PortIoOut
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 270
xt "81500,36625,83000,37375"
)
(Line
uid 376,0
sl 0
ro 270
xt "81000,37000,81500,37000"
pts [
"81000,37000"
"81500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
font "courier,8,0"
)
xt "84000,36550,86500,37450"
st "vga_r"
blo "84000,37250"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 385,0
lang 11
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 27,0
)
declText (MLText
uid 386,0
va (VaSet
font "courier,8,0"
)
xt "203000,27900,228000,28800"
st "vga_r              : std_logic_vector(7 DOWNTO 0)"
)
)
*51 (PortIoOut
uid 387,0
shape (CompositeShape
uid 388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 389,0
sl 0
ro 270
xt "81500,37625,83000,38375"
)
(Line
uid 390,0
sl 0
ro 270
xt "81000,38000,81500,38000"
pts [
"81000,38000"
"81500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 391,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
font "courier,8,0"
)
xt "84000,37550,88000,38450"
st "vga_sync"
blo "84000,38250"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 399,0
lang 11
decl (Decl
n "vga_sync"
t "std_logic"
o 31
suid 28,0
)
declText (MLText
uid 400,0
va (VaSet
font "courier,8,0"
)
xt "203000,28800,218500,29700"
st "vga_sync           : std_logic"
)
)
*53 (PortIoOut
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "81500,38625,83000,39375"
)
(Line
uid 404,0
sl 0
ro 270
xt "81000,39000,81500,39000"
pts [
"81000,39000"
"81500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 406,0
va (VaSet
font "courier,8,0"
)
xt "84000,38550,90000,39450"
st "vga_vsync_n"
blo "84000,39250"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 413,0
lang 11
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 32
suid 29,0
)
declText (MLText
uid 414,0
va (VaSet
font "courier,8,0"
)
xt "203000,29700,218500,30600"
st "vga_vsync_n        : std_logic"
)
)
*55 (Grouping
uid 477,0
optionalChildren [
*56 (CommentText
uid 479,0
shape (Rectangle
uid 480,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "190000,50000,207000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 481,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "190200,50050,203700,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*57 (CommentText
uid 482,0
shape (Rectangle
uid 483,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "207000,46000,211000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 484,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "207200,46050,211200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*58 (CommentText
uid 485,0
shape (Rectangle
uid 486,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "190000,48000,207000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 487,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "190200,48050,203700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*59 (CommentText
uid 488,0
shape (Rectangle
uid 489,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "186000,48000,190000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 490,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "186200,48050,189200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*60 (CommentText
uid 491,0
shape (Rectangle
uid 492,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "207000,47000,227000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 493,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "207200,47200,218200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*61 (CommentText
uid 494,0
shape (Rectangle
uid 495,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "211000,46000,227000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 496,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "211200,46050,213200,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*62 (CommentText
uid 497,0
shape (Rectangle
uid 498,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "186000,46000,207000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 499,0
va (VaSet
fg "32768,0,0"
)
xt "192000,46500,201000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*63 (CommentText
uid 500,0
shape (Rectangle
uid 501,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "186000,49000,190000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 502,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "186200,49050,188700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*64 (CommentText
uid 503,0
shape (Rectangle
uid 504,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "186000,50000,190000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 505,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "186200,50050,189700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*65 (CommentText
uid 506,0
shape (Rectangle
uid 507,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "190000,49000,207000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 508,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "190200,49050,201700,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 478,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "186000,46000,227000,51000"
)
oxt "14000,66000,55000,71000"
)
*66 (SaComponent
uid 641,0
optionalChildren [
*67 (CptPort
uid 577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,31625,38000,32375"
)
tg (CPTG
uid 579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 580,0
va (VaSet
font "courier,8,0"
)
xt "39000,31550,43500,32450"
st "balance_d"
blo "39000,32250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "balance_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 1
suid 216,0
)
)
)
*68 (CptPort
uid 581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,34625,38000,35375"
)
tg (CPTG
uid 583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 584,0
va (VaSet
font "courier,8,0"
)
xt "39000,34550,40000,35450"
st "c0"
blo "39000,35250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 2
suid 217,0
)
)
)
*69 (CptPort
uid 585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,37625,38000,38375"
)
tg (CPTG
uid 587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
font "courier,8,0"
)
xt "39000,37550,47000,38450"
st "echo_duration_d"
blo "39000,38250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "echo_duration_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 3
suid 218,0
)
)
)
*70 (CptPort
uid 589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,40625,38000,41375"
)
tg (CPTG
uid 591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 592,0
va (VaSet
font "courier,8,0"
)
xt "39000,40550,47500,41450"
st "echo_intensity_d"
blo "39000,41250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "echo_intensity_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 4
suid 219,0
)
)
)
*71 (CptPort
uid 593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,43625,38000,44375"
)
tg (CPTG
uid 595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 596,0
va (VaSet
font "courier,8,0"
)
xt "39000,43550,45500,44450"
st "fpga_reset_n"
blo "39000,44250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 5
suid 220,0
)
)
)
*72 (CptPort
uid 597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,46625,38000,47375"
)
tg (CPTG
uid 599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 600,0
va (VaSet
font "courier,8,0"
)
xt "39000,46550,48000,47450"
st "left_ear_volume_d"
blo "39000,47250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "left_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 6
suid 221,0
)
)
)
*73 (CptPort
uid 601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,49625,38000,50375"
)
tg (CPTG
uid 603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 604,0
va (VaSet
font "courier,8,0"
)
xt "39000,49550,47000,50450"
st "master_volume_d"
blo "39000,50250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "master_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 7
suid 222,0
)
)
)
*74 (CptPort
uid 605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,52625,38000,53375"
)
tg (CPTG
uid 607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 608,0
va (VaSet
font "courier,8,0"
)
xt "39000,52550,48500,53450"
st "right_ear_volume_d"
blo "39000,53250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "right_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 8
suid 223,0
)
)
)
*75 (CptPort
uid 609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,31625,69750,32375"
)
tg (CPTG
uid 611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 612,0
va (VaSet
font "courier,8,0"
)
xt "65500,31550,68000,32450"
st "vga_b"
ju 2
blo "68000,32250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 224,0
)
)
)
*76 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,32625,69750,33375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
font "courier,8,0"
)
xt "62000,32550,68000,33450"
st "vga_blank_n"
ju 2
blo "68000,33250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 10
suid 225,0
)
)
)
*77 (CptPort
uid 617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,33625,69750,34375"
)
tg (CPTG
uid 619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 620,0
va (VaSet
font "courier,8,0"
)
xt "64500,33550,68000,34450"
st "vga_clk"
ju 2
blo "68000,34250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 11
suid 226,0
)
)
)
*78 (CptPort
uid 621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,34625,69750,35375"
)
tg (CPTG
uid 623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
font "courier,8,0"
)
xt "65500,34550,68000,35450"
st "vga_g"
ju 2
blo "68000,35250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 227,0
)
)
)
*79 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,35625,69750,36375"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "courier,8,0"
)
xt "62000,35550,68000,36450"
st "vga_hsync_n"
ju 2
blo "68000,36250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 13
suid 228,0
)
)
)
*80 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,36625,69750,37375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
font "courier,8,0"
)
xt "65500,36550,68000,37450"
st "vga_r"
ju 2
blo "68000,37250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 229,0
)
)
)
*81 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,37625,69750,38375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "courier,8,0"
)
xt "64000,37550,68000,38450"
st "vga_sync"
ju 2
blo "68000,38250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 15
suid 230,0
)
)
)
*82 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,38625,69750,39375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
font "courier,8,0"
)
xt "62000,38550,68000,39450"
st "vga_vsync_n"
ju 2
blo "68000,39250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 16
suid 231,0
)
)
)
]
shape (Rectangle
uid 642,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,31000,69000,54000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 643,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 644,0
va (VaSet
font "courier,8,1"
)
xt "40000,35100,44000,36000"
st "echo_lib"
blo "40000,35800"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 645,0
va (VaSet
font "courier,8,1"
)
xt "40000,36000,41500,36900"
st "vga"
blo "40000,36700"
tm "CptNameMgr"
)
*85 (Text
uid 646,0
va (VaSet
font "courier,8,1"
)
xt "40000,36900,41500,37800"
st "U_0"
blo "40000,37600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 647,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 648,0
text (MLText
uid 649,0
va (VaSet
font "courier,8,0"
)
xt "-31000,26400,-31000,26400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 650,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,52250,39750,53750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*86 (MWC
uid 660,0
optionalChildren [
*87 (CptPort
uid 651,0
optionalChildren [
*88 (Line
uid 655,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,32000,28000,32000"
pts [
"28000,32000"
"26000,32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "28000,31625,28750,32375"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 654,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28964,31595,30964,32495"
st "dout"
ju 2
blo "30964,32295"
)
s (Text
uid 669,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "30964,32495,30964,32495"
ju 2
blo "30964,32495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 34
suid 1,0
)
)
)
*89 (CommentGraphic
uid 656,0
shape (PolyLine2D
pts [
"26000,32000"
"26000,33000"
]
uid 657,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,32000,26000,33000"
)
oxt "7000,7000,7000,8000"
)
*90 (CommentGraphic
uid 658,0
shape (CustomPolygon
pts [
"25000,33000"
"27000,33000"
"26000,34000"
"25000,33000"
]
uid 659,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "25000,33000,27000,34000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 661,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "25000,31000,28000,34000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 662,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 663,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27450,31795,32950,32695"
st "moduleware"
blo "27450,32495"
)
*92 (Text
uid 664,0
va (VaSet
font "courier,8,0"
)
xt "27450,32695,28950,33595"
st "gnd"
blo "27450,33395"
)
*93 (Text
uid 665,0
va (VaSet
font "courier,8,0"
)
xt "27450,33595,28950,34495"
st "U_1"
blo "27450,34295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 666,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 667,0
text (MLText
uid 668,0
va (VaSet
font "courier,8,0"
)
xt "20000,11300,20000,11300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*94 (PortIoOut
uid 785,0
shape (CompositeShape
uid 786,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 787,0
sl 0
ro 270
xt "117500,50625,119000,51375"
)
(Line
uid 788,0
sl 0
ro 270
xt "117000,51000,117500,51000"
pts [
"117000,51000"
"117500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 789,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
font "courier,8,0"
)
xt "120000,50500,124500,51400"
st "reset_led"
blo "120000,51200"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 797,0
lang 11
decl (Decl
n "reset_led"
t "std_logic"
o 23
suid 32,0
)
declText (MLText
uid 798,0
va (VaSet
font "courier,8,0"
)
xt "203000,21600,218500,22500"
st "reset_led          : std_logic"
)
)
*96 (PortIoOut
uid 799,0
shape (CompositeShape
uid 800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 801,0
sl 0
ro 270
xt "117500,52625,119000,53375"
)
(Line
uid 802,0
sl 0
ro 270
xt "117000,53000,117500,53000"
pts [
"117000,53000"
"117500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
font "courier,8,0"
)
xt "120000,52500,127000,53400"
st "reduced_clock"
blo "120000,53200"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 811,0
lang 11
decl (Decl
n "reduced_clock"
t "std_logic"
o 22
suid 33,0
)
declText (MLText
uid 812,0
va (VaSet
font "courier,8,0"
)
xt "203000,20700,218500,21600"
st "reduced_clock      : std_logic"
)
)
*98 (PortIoOut
uid 813,0
shape (CompositeShape
uid 814,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 815,0
sl 0
ro 270
xt "117500,54625,119000,55375"
)
(Line
uid 816,0
sl 0
ro 270
xt "117000,55000,117500,55000"
pts [
"117000,55000"
"117500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 817,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 818,0
va (VaSet
font "courier,8,0"
)
xt "120000,54500,124500,55400"
st "scan_code"
blo "120000,55200"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 825,0
lang 11
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 24
suid 34,0
)
declText (MLText
uid 826,0
va (VaSet
font "courier,8,0"
)
xt "203000,22500,228000,23400"
st "scan_code          : std_logic_vector(7 downto 0)"
)
)
*100 (PortIoIn
uid 827,0
shape (CompositeShape
uid 828,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 829,0
sl 0
ro 270
xt "25000,43625,26500,44375"
)
(Line
uid 830,0
sl 0
ro 270
xt "26500,44000,27000,44000"
pts [
"26500,44000"
"27000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 831,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
font "courier,8,0"
)
xt "17500,43500,24000,44400"
st "fpga_reset_n"
ju 2
blo "24000,44200"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 839,0
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 7
suid 35,0
i "'0'"
)
declText (MLText
uid 840,0
va (VaSet
font "courier,8,0"
)
xt "203000,6300,222200,7200"
st "fpga_reset_n       : std_logic := '0'"
)
)
*102 (PortIoOut
uid 841,0
shape (CompositeShape
uid 842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 843,0
sl 0
ro 270
xt "117500,56625,119000,57375"
)
(Line
uid 844,0
sl 0
ro 270
xt "117000,57000,117500,57000"
pts [
"117000,57000"
"117500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
font "courier,8,0"
)
xt "120000,56500,126000,57400"
st "audio_debug"
blo "120000,57200"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 853,0
decl (Decl
n "audio_debug"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 36,0
)
declText (MLText
uid 854,0
va (VaSet
font "courier,8,0"
)
xt "203000,19800,228000,20700"
st "audio_debug        : std_logic_vector(7 DOWNTO 0)"
)
)
*104 (MWC
uid 855,0
optionalChildren [
*105 (CptPort
uid 864,0
optionalChildren [
*106 (Line
uid 869,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,38000,28000,38000"
pts [
"28000,38000"
"26000,38000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 865,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "28000,37625,28750,38375"
)
tg (CPTG
uid 866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 867,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28964,37595,30964,38495"
st "dout"
ju 2
blo "30964,38295"
)
s (Text
uid 868,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "30964,38495,30964,38495"
ju 2
blo "30964,38495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 35
)
)
)
*107 (CommentGraphic
uid 870,0
shape (PolyLine2D
pts [
"26000,38000"
"26000,39000"
]
uid 871,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,38000,26000,39000"
)
oxt "7000,7000,7000,8000"
)
*108 (CommentGraphic
uid 872,0
shape (CustomPolygon
pts [
"25000,39000"
"27000,39000"
"26000,40000"
"25000,39000"
]
uid 873,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "25000,39000,27000,40000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 856,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "25000,37000,28000,40000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 857,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 858,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27450,37795,32950,38695"
st "moduleware"
blo "27450,38495"
)
*110 (Text
uid 859,0
va (VaSet
font "courier,8,0"
)
xt "27450,38695,28950,39595"
st "gnd"
blo "27450,39395"
)
*111 (Text
uid 860,0
va (VaSet
font "courier,8,0"
)
xt "27450,39595,28950,40495"
st "U_2"
blo "27450,40295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 861,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 862,0
text (MLText
uid 863,0
va (VaSet
font "courier,8,0"
)
xt "20000,17300,20000,17300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*112 (MWC
uid 874,0
optionalChildren [
*113 (CptPort
uid 883,0
optionalChildren [
*114 (Line
uid 888,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,41000,28000,41000"
pts [
"28000,41000"
"26000,41000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 884,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "28000,40625,28750,41375"
)
tg (CPTG
uid 885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 886,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28964,40595,30964,41495"
st "dout"
ju 2
blo "30964,41295"
)
s (Text
uid 887,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "30964,41495,30964,41495"
ju 2
blo "30964,41495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 36
)
)
)
*115 (CommentGraphic
uid 889,0
shape (PolyLine2D
pts [
"26000,41000"
"26000,42000"
]
uid 890,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,41000,26000,42000"
)
oxt "7000,7000,7000,8000"
)
*116 (CommentGraphic
uid 891,0
shape (CustomPolygon
pts [
"25000,42000"
"27000,42000"
"26000,43000"
"25000,42000"
]
uid 892,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "25000,42000,27000,43000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 875,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "25000,40000,28000,43000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 876,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 877,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27450,40795,32950,41695"
st "moduleware"
blo "27450,41495"
)
*118 (Text
uid 878,0
va (VaSet
font "courier,8,0"
)
xt "27450,41695,28950,42595"
st "gnd"
blo "27450,42395"
)
*119 (Text
uid 879,0
va (VaSet
font "courier,8,0"
)
xt "27450,42595,28950,43495"
st "U_3"
blo "27450,43295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 880,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 881,0
text (MLText
uid 882,0
va (VaSet
font "courier,8,0"
)
xt "20000,20300,20000,20300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*120 (MWC
uid 893,0
optionalChildren [
*121 (CptPort
uid 902,0
optionalChildren [
*122 (Line
uid 907,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,47000,28000,47000"
pts [
"28000,47000"
"26000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 903,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "28000,46625,28750,47375"
)
tg (CPTG
uid 904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 905,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28964,46595,30964,47495"
st "dout"
ju 2
blo "30964,47295"
)
s (Text
uid 906,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "30964,47495,30964,47495"
ju 2
blo "30964,47495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 37
)
)
)
*123 (CommentGraphic
uid 908,0
shape (PolyLine2D
pts [
"26000,47000"
"26000,48000"
]
uid 909,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,47000,26000,48000"
)
oxt "7000,7000,7000,8000"
)
*124 (CommentGraphic
uid 910,0
shape (CustomPolygon
pts [
"25000,48000"
"27000,48000"
"26000,49000"
"25000,48000"
]
uid 911,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "25000,48000,27000,49000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 894,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "25000,46000,28000,49000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 895,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 896,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27450,46795,32950,47695"
st "moduleware"
blo "27450,47495"
)
*126 (Text
uid 897,0
va (VaSet
font "courier,8,0"
)
xt "27450,47695,28950,48595"
st "gnd"
blo "27450,48395"
)
*127 (Text
uid 898,0
va (VaSet
font "courier,8,0"
)
xt "27450,48595,28950,49495"
st "U_4"
blo "27450,49295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 899,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 900,0
text (MLText
uid 901,0
va (VaSet
font "courier,8,0"
)
xt "20000,26300,20000,26300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*128 (MWC
uid 912,0
optionalChildren [
*129 (CptPort
uid 921,0
optionalChildren [
*130 (Line
uid 926,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,50000,28000,50000"
pts [
"28000,50000"
"26000,50000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "28000,49625,28750,50375"
)
tg (CPTG
uid 923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 924,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28964,49595,30964,50495"
st "dout"
ju 2
blo "30964,50295"
)
s (Text
uid 925,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "30964,50495,30964,50495"
ju 2
blo "30964,50495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 38
)
)
)
*131 (CommentGraphic
uid 927,0
shape (PolyLine2D
pts [
"26000,50000"
"26000,51000"
]
uid 928,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,50000,26000,51000"
)
oxt "7000,7000,7000,8000"
)
*132 (CommentGraphic
uid 929,0
shape (CustomPolygon
pts [
"25000,51000"
"27000,51000"
"26000,52000"
"25000,51000"
]
uid 930,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "25000,51000,27000,52000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 913,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "25000,49000,28000,52000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 914,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 915,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27450,49795,32950,50695"
st "moduleware"
blo "27450,50495"
)
*134 (Text
uid 916,0
va (VaSet
font "courier,8,0"
)
xt "27450,50695,28950,51595"
st "gnd"
blo "27450,51395"
)
*135 (Text
uid 917,0
va (VaSet
font "courier,8,0"
)
xt "27450,51595,28950,52495"
st "U_5"
blo "27450,52295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 918,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 919,0
text (MLText
uid 920,0
va (VaSet
font "courier,8,0"
)
xt "20000,29300,20000,29300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*136 (MWC
uid 931,0
optionalChildren [
*137 (CptPort
uid 940,0
optionalChildren [
*138 (Line
uid 945,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,53000,28000,53000"
pts [
"28000,53000"
"26000,53000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 941,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "28000,52625,28750,53375"
)
tg (CPTG
uid 942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 943,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28964,52595,30964,53495"
st "dout"
ju 2
blo "30964,53295"
)
s (Text
uid 944,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "30964,53495,30964,53495"
ju 2
blo "30964,53495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 39
)
)
)
*139 (CommentGraphic
uid 946,0
shape (PolyLine2D
pts [
"26000,53000"
"26000,54000"
]
uid 947,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,53000,26000,54000"
)
oxt "7000,7000,7000,8000"
)
*140 (CommentGraphic
uid 948,0
shape (CustomPolygon
pts [
"25000,54000"
"27000,54000"
"26000,55000"
"25000,54000"
]
uid 949,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "25000,54000,27000,55000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 932,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "25000,52000,28000,55000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 933,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 934,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27450,52795,32950,53695"
st "moduleware"
blo "27450,53495"
)
*142 (Text
uid 935,0
va (VaSet
font "courier,8,0"
)
xt "27450,53695,28950,54595"
st "gnd"
blo "27450,54395"
)
*143 (Text
uid 936,0
va (VaSet
font "courier,8,0"
)
xt "27450,54595,28950,55495"
st "U_6"
blo "27450,55295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 937,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 938,0
text (MLText
uid 939,0
va (VaSet
font "courier,8,0"
)
xt "20000,32300,20000,32300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*144 (Net
uid 950,0
lang 11
decl (Decl
n "balance_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 34
suid 37,0
)
declText (MLText
uid 951,0
va (VaSet
font "courier,8,0"
)
xt "203000,32400,227500,33300"
st "SIGNAL balance_d          : unsigned(7 DOWNTO 0)"
)
)
*145 (Net
uid 956,0
lang 11
decl (Decl
n "echo_duration_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 35
suid 38,0
)
declText (MLText
uid 957,0
va (VaSet
font "courier,8,0"
)
xt "203000,33300,227500,34200"
st "SIGNAL echo_duration_d    : unsigned(7 DOWNTO 0)"
)
)
*146 (Net
uid 962,0
lang 11
decl (Decl
n "echo_intensity_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 36
suid 39,0
)
declText (MLText
uid 963,0
va (VaSet
font "courier,8,0"
)
xt "203000,34200,227500,35100"
st "SIGNAL echo_intensity_d   : unsigned(7 DOWNTO 0)"
)
)
*147 (Net
uid 968,0
lang 11
decl (Decl
n "left_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 37
suid 40,0
)
declText (MLText
uid 969,0
va (VaSet
font "courier,8,0"
)
xt "203000,35100,227500,36000"
st "SIGNAL left_ear_volume_d  : unsigned(7 DOWNTO 0)"
)
)
*148 (Net
uid 974,0
lang 11
decl (Decl
n "master_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 38
suid 41,0
)
declText (MLText
uid 975,0
va (VaSet
font "courier,8,0"
)
xt "203000,36000,227500,36900"
st "SIGNAL master_volume_d    : unsigned(7 DOWNTO 0)"
)
)
*149 (Net
uid 980,0
lang 11
decl (Decl
n "right_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 39
suid 42,0
)
declText (MLText
uid 981,0
va (VaSet
font "courier,8,0"
)
xt "203000,36900,227500,37800"
st "SIGNAL right_ear_volume_d : unsigned(7 DOWNTO 0)"
)
)
*150 (PortIoIn
uid 1067,0
shape (CompositeShape
uid 1068,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1069,0
sl 0
ro 90
xt "117500,4625,119000,5375"
)
(Line
uid 1070,0
sl 0
ro 90
xt "117000,5000,117500,5000"
pts [
"117500,5000"
"117000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1071,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
font "courier,8,0"
)
xt "120000,4550,126000,5450"
st "AUD_ADCLRCK"
blo "120000,5250"
tm "WireNameMgr"
)
)
)
*151 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 90
xt "-2000,19625,-500,20375"
)
(Line
uid 1076,0
sl 0
ro 90
xt "-500,20000,0,20000"
pts [
"0,20000"
"-500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1078,0
va (VaSet
font "courier,8,0"
)
xt "-6500,19550,-3000,20450"
st "AUD_XCK"
ju 2
blo "-3000,20250"
tm "WireNameMgr"
)
)
)
*152 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "0,8000,10000,8000"
pts [
"0,8000"
"10000,8000"
]
)
start &1
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,7100,7500,8000"
st "AUD_ADCDAT"
blo "2000,7800"
tm "WireNameMgr"
)
)
on &2
)
*153 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "107000,5000,117000,5000"
pts [
"117000,5000"
"107000,5000"
]
)
start &150
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,4100,122000,5000"
st "AUD_ADCLRCK"
blo "116000,4800"
tm "WireNameMgr"
)
)
on &3
)
*154 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "0,12000,10000,12000"
pts [
"0,12000"
"10000,12000"
]
)
start &4
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,11100,6000,12000"
st "AUD_BCLK"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &5
)
*155 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "107000,9000,117000,9000"
pts [
"117000,9000"
"107000,9000"
]
)
start &6
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,8100,121500,9000"
st "AUD_DACDAT"
blo "116000,8800"
tm "WireNameMgr"
)
)
on &7
)
*156 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "0,16000,10000,16000"
pts [
"0,16000"
"10000,16000"
]
)
start &8
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,15100,8000,16000"
st "AUD_DACLRCK"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &9
)
*157 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "0,20000,10000,20000"
pts [
"0,20000"
"10000,20000"
]
)
start &151
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,19100,5500,20000"
st "AUD_XCK"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &10
)
*158 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "27000,35000,37250,35000"
pts [
"27000,35000"
"37250,35000"
]
)
start &11
end &68
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "29000,34100,33000,35000"
st "fpga_clk"
blo "29000,34800"
tm "WireNameMgr"
)
)
on &12
)
*159 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,13000,117000,13000"
pts [
"117000,13000"
"107000,13000"
]
)
start &13
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,12100,122500,13000"
st "HEX6 : (0:6)"
blo "116000,12800"
tm "WireNameMgr"
)
)
on &14
)
*160 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,17000,117000,17000"
pts [
"117000,17000"
"107000,17000"
]
)
start &15
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,16100,122500,17000"
st "HEX7 : (0:6)"
blo "116000,16800"
tm "WireNameMgr"
)
)
on &16
)
*161 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "0,32000,10000,32000"
pts [
"0,32000"
"10000,32000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,31100,5000,32000"
st "kb_clk"
blo "2000,31800"
tm "WireNameMgr"
)
)
on &18
)
*162 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "0,36000,10000,36000"
pts [
"0,36000"
"10000,36000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,35100,5500,36000"
st "kb_data"
blo "2000,35800"
tm "WireNameMgr"
)
)
on &20
)
*163 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "107000,21000,117000,21000"
pts [
"117000,21000"
"107000,21000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,20100,117500,21000"
st "SCL"
blo "116000,20800"
tm "WireNameMgr"
)
)
on &22
)
*164 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "107000,25000,117000,25000"
pts [
"117000,25000"
"107000,25000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,24100,117500,25000"
st "SDA"
blo "116000,24800"
tm "WireNameMgr"
)
)
on &24
)
*165 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,29000,117000,29000"
pts [
"117000,29000"
"107000,29000"
]
)
start &25
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,28100,131500,29000"
st "SRAM_ADDR : (G_ADDR_WIDTH-1:0)"
blo "116000,28800"
tm "WireNameMgr"
)
)
on &26
)
*166 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "107000,33000,117000,33000"
pts [
"117000,33000"
"107000,33000"
]
)
start &27
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,32100,120500,33000"
st "SRAM_CE_N"
blo "116000,32800"
tm "WireNameMgr"
)
)
on &28
)
*167 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,40000,10000,40000"
pts [
"0,40000"
"10000,40000"
]
)
start &29
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,39100,16500,40000"
st "SRAM_DQ : (G_DATA_WIDTH-1:0)"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &30
)
*168 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "107000,37000,117000,37000"
pts [
"117000,37000"
"107000,37000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,36100,120500,37000"
st "SRAM_LB_N"
blo "116000,36800"
tm "WireNameMgr"
)
)
on &32
)
*169 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "107000,41000,117000,41000"
pts [
"117000,41000"
"107000,41000"
]
)
start &33
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,40100,120500,41000"
st "SRAM_OE_N"
blo "116000,40800"
tm "WireNameMgr"
)
)
on &34
)
*170 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "107000,45000,117000,45000"
pts [
"117000,45000"
"107000,45000"
]
)
start &35
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,44100,120500,45000"
st "SRAM_UB_N"
blo "116000,44800"
tm "WireNameMgr"
)
)
on &36
)
*171 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "107000,49000,117000,49000"
pts [
"117000,49000"
"107000,49000"
]
)
start &37
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "116000,48100,120500,49000"
st "SRAM_WE_N"
blo "116000,48800"
tm "WireNameMgr"
)
)
on &38
)
*172 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,32000,81000,32000"
pts [
"81000,32000"
"69750,32000"
]
)
start &39
end &75
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,31100,87000,32000"
st "vga_b : (7:0)"
blo "80000,31800"
tm "WireNameMgr"
)
)
on &40
)
*173 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "69750,33000,81000,33000"
pts [
"81000,33000"
"69750,33000"
]
)
start &41
end &76
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,32100,86000,33000"
st "vga_blank_n"
blo "80000,32800"
tm "WireNameMgr"
)
)
on &42
)
*174 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "69750,34000,81000,34000"
pts [
"81000,34000"
"69750,34000"
]
)
start &43
end &77
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,33100,83500,34000"
st "vga_clk"
blo "80000,33800"
tm "WireNameMgr"
)
)
on &44
)
*175 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,35000,81000,35000"
pts [
"81000,35000"
"69750,35000"
]
)
start &45
end &78
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,34100,87000,35000"
st "vga_g : (7:0)"
blo "80000,34800"
tm "WireNameMgr"
)
)
on &46
)
*176 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "69750,36000,81000,36000"
pts [
"81000,36000"
"69750,36000"
]
)
start &47
end &79
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,35100,86000,36000"
st "vga_hsync_n"
blo "80000,35800"
tm "WireNameMgr"
)
)
on &48
)
*177 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,37000,81000,37000"
pts [
"81000,37000"
"69750,37000"
]
)
start &49
end &80
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,36100,87000,37000"
st "vga_r : (7:0)"
blo "80000,36800"
tm "WireNameMgr"
)
)
on &50
)
*178 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "69750,38000,81000,38000"
pts [
"81000,38000"
"69750,38000"
]
)
start &51
end &81
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,37100,84000,38000"
st "vga_sync"
blo "80000,37800"
tm "WireNameMgr"
)
)
on &52
)
*179 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "69750,39000,81000,39000"
pts [
"81000,39000"
"69750,39000"
]
)
start &53
end &82
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,38100,86000,39000"
st "vga_vsync_n"
blo "80000,38800"
tm "WireNameMgr"
)
)
on &54
)
*180 (Wire
uid 791,0
shape (OrthoPolyLine
uid 792,0
va (VaSet
vasetType 3
)
xt "107000,51000,117000,51000"
pts [
"107000,51000"
"117000,51000"
]
)
end &94
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,50100,113500,51000"
st "reset_led"
blo "109000,50800"
tm "WireNameMgr"
)
)
on &95
)
*181 (Wire
uid 805,0
shape (OrthoPolyLine
uid 806,0
va (VaSet
vasetType 3
)
xt "107000,53000,117000,53000"
pts [
"107000,53000"
"117000,53000"
]
)
end &96
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 810,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,52100,116000,53000"
st "reduced_clock"
blo "109000,52800"
tm "WireNameMgr"
)
)
on &97
)
*182 (Wire
uid 819,0
shape (OrthoPolyLine
uid 820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,55000,117000,55000"
pts [
"107000,55000"
"117000,55000"
]
)
end &98
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 824,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,54100,118000,55000"
st "scan_code : (7:0)"
blo "109000,54800"
tm "WireNameMgr"
)
)
on &99
)
*183 (Wire
uid 833,0
shape (OrthoPolyLine
uid 834,0
va (VaSet
vasetType 3
)
xt "27000,44000,37250,44000"
pts [
"27000,44000"
"37250,44000"
]
)
start &100
end &71
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 838,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "29000,43100,35500,44000"
st "fpga_reset_n"
blo "29000,43800"
tm "WireNameMgr"
)
)
on &101
)
*184 (Wire
uid 847,0
shape (OrthoPolyLine
uid 848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,57000,117000,57000"
pts [
"107000,57000"
"117000,57000"
]
)
end &102
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,56100,119000,57000"
st "audio_debug : (7:0)"
blo "109000,56800"
tm "WireNameMgr"
)
)
on &103
)
*185 (Wire
uid 952,0
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,32000,37250,32000"
pts [
"37250,32000"
"28000,32000"
]
)
start &67
end &87
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
font "courier,8,0"
)
xt "31250,31100,35750,32000"
st "balance_d"
blo "31250,31800"
tm "WireNameMgr"
)
)
on &144
)
*186 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,38000,37250,38000"
pts [
"37250,38000"
"28000,38000"
]
)
start &69
end &105
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 961,0
va (VaSet
font "courier,8,0"
)
xt "28250,37100,36250,38000"
st "echo_duration_d"
blo "28250,37800"
tm "WireNameMgr"
)
)
on &145
)
*187 (Wire
uid 964,0
shape (OrthoPolyLine
uid 965,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,41000,37250,41000"
pts [
"37250,41000"
"28000,41000"
]
)
start &70
end &113
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 967,0
va (VaSet
font "courier,8,0"
)
xt "27250,40100,35750,41000"
st "echo_intensity_d"
blo "27250,40800"
tm "WireNameMgr"
)
)
on &146
)
*188 (Wire
uid 970,0
shape (OrthoPolyLine
uid 971,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,47000,37250,47000"
pts [
"37250,47000"
"28000,47000"
]
)
start &72
end &121
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 973,0
va (VaSet
font "courier,8,0"
)
xt "27250,46100,36250,47000"
st "left_ear_volume_d"
blo "27250,46800"
tm "WireNameMgr"
)
)
on &147
)
*189 (Wire
uid 976,0
shape (OrthoPolyLine
uid 977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,50000,37250,50000"
pts [
"37250,50000"
"28000,50000"
]
)
start &73
end &129
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 979,0
va (VaSet
font "courier,8,0"
)
xt "28250,49100,36250,50000"
st "master_volume_d"
blo "28250,49800"
tm "WireNameMgr"
)
)
on &148
)
*190 (Wire
uid 982,0
shape (OrthoPolyLine
uid 983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,53000,37250,53000"
pts [
"37250,53000"
"28000,53000"
]
)
start &74
end &137
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 985,0
va (VaSet
font "courier,8,0"
)
xt "26250,52100,35750,53000"
st "right_ear_volume_d"
blo "26250,52800"
tm "WireNameMgr"
)
)
on &149
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *191 (PackageList
uid 509,0
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 510,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*193 (MLText
uid 511,0
va (VaSet
font "courier,8,0"
)
xt "0,900,14500,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 512,0
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 513,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*195 (Text
uid 514,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*196 (MLText
uid 515,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*197 (Text
uid 516,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*198 (MLText
uid 517,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*199 (Text
uid 518,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*200 (MLText
uid 519,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,41,1928,1170"
viewArea "-6632,10086,100430,71710"
cachedDiagramExtent "-9000,0,234500,57400"
hasePageBreakOrigin 1
pageBreakOrigin "-10000,0"
lastUid 1078,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*201 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*202 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*203 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*205 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*206 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*208 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*209 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*211 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*212 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*214 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*215 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*217 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*219 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*221 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "201000,0,207500,900"
st "Declarations"
blo "201000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "201000,900,204000,1800"
st "Ports:"
blo "201000,1600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "201000,0,205500,900"
st "Pre User:"
blo "201000,700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "201000,0,201000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "201000,31500,209500,32400"
st "Diagram Signals:"
blo "201000,32200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "201000,0,206500,900"
st "Post User:"
blo "201000,700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "201000,0,201000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 42,0
usingSuid 1
emptyRow *222 (LEmptyRow
)
uid 522,0
optionalChildren [
*223 (RefLabelRowHdr
)
*224 (TitleRowHdr
)
*225 (FilterRowHdr
)
*226 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*227 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*228 (GroupColHdr
tm "GroupColHdrMgr"
)
*229 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*230 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*231 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*232 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*233 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*234 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*235 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_ADCDAT"
t "std_logic"
o 1
suid 1,0
)
)
uid 415,0
)
*236 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_BCLK"
t "std_logic"
o 3
suid 3,0
)
)
uid 417,0
)
*237 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_DACLRCK"
t "std_logic"
o 4
suid 5,0
)
)
uid 419,0
)
*238 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AUD_XCK"
t "std_logic"
o 5
suid 6,0
)
)
uid 421,0
)
*239 (LeafLogPort
port (LogicalPort
decl (Decl
n "fpga_clk"
t "STD_LOGIC"
o 6
suid 7,0
i "'0'"
)
)
uid 423,0
)
*240 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 8
suid 11,0
)
)
uid 427,0
)
*241 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 9
suid 12,0
)
)
uid 429,0
)
*242 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_ADCLRCK"
t "std_logic"
o 2
suid 2,0
)
)
uid 431,0
)
*243 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AUD_DACDAT"
t "std_logic"
o 10
suid 4,0
)
)
uid 433,0
)
*244 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 11
suid 9,0
)
)
uid 435,0
)
*245 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 12
suid 10,0
)
)
uid 437,0
)
*246 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SCL"
t "std_logic"
o 13
suid 13,0
)
)
uid 439,0
)
*247 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SDA"
t "std_logic"
o 14
suid 14,0
)
)
uid 441,0
)
*248 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 443,0
)
*249 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 16
suid 16,0
)
)
uid 445,0
)
*250 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 17
suid 18,0
)
)
uid 447,0
)
*251 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 18
suid 19,0
)
)
uid 449,0
)
*252 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 19
suid 20,0
)
)
uid 451,0
)
*253 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 20
suid 21,0
)
)
uid 453,0
)
*254 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 22,0
)
)
uid 455,0
)
*255 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 26
suid 23,0
)
)
uid 457,0
)
*256 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 27
suid 24,0
)
)
uid 459,0
)
*257 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 28
suid 25,0
)
)
uid 461,0
)
*258 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 29
suid 26,0
)
)
uid 463,0
)
*259 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 27,0
)
)
uid 465,0
)
*260 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 31
suid 28,0
)
)
uid 467,0
)
*261 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 32
suid 29,0
)
)
uid 469,0
)
*262 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 33
suid 17,0
)
)
uid 471,0
)
*263 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "reset_led"
t "std_logic"
o 23
suid 32,0
)
)
uid 776,0
)
*264 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "reduced_clock"
t "std_logic"
o 22
suid 33,0
)
)
uid 778,0
)
*265 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 24
suid 34,0
)
)
uid 780,0
)
*266 (LeafLogPort
port (LogicalPort
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 7
suid 35,0
i "'0'"
)
)
uid 782,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "audio_debug"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 36,0
)
)
uid 784,0
)
*268 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "balance_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 34
suid 37,0
)
)
uid 986,0
)
*269 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "echo_duration_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 35
suid 38,0
)
)
uid 988,0
)
*270 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "echo_intensity_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 36
suid 39,0
)
)
uid 990,0
)
*271 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "left_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 37
suid 40,0
)
)
uid 992,0
)
*272 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "master_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 38
suid 41,0
)
)
uid 994,0
)
*273 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "right_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 39
suid 42,0
)
)
uid 996,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 535,0
optionalChildren [
*274 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *275 (MRCItem
litem &222
pos 39
dimension 20
)
uid 537,0
optionalChildren [
*276 (MRCItem
litem &223
pos 0
dimension 20
uid 538,0
)
*277 (MRCItem
litem &224
pos 1
dimension 23
uid 539,0
)
*278 (MRCItem
litem &225
pos 2
hidden 1
dimension 20
uid 540,0
)
*279 (MRCItem
litem &235
pos 5
dimension 20
uid 416,0
)
*280 (MRCItem
litem &236
pos 2
dimension 20
uid 418,0
)
*281 (MRCItem
litem &237
pos 4
dimension 20
uid 420,0
)
*282 (MRCItem
litem &238
pos 1
dimension 20
uid 422,0
)
*283 (MRCItem
litem &239
pos 0
dimension 20
uid 424,0
)
*284 (MRCItem
litem &240
pos 15
dimension 20
uid 428,0
)
*285 (MRCItem
litem &241
pos 16
dimension 20
uid 430,0
)
*286 (MRCItem
litem &242
pos 6
dimension 20
uid 432,0
)
*287 (MRCItem
litem &243
pos 3
dimension 20
uid 434,0
)
*288 (MRCItem
litem &244
pos 31
dimension 20
uid 436,0
)
*289 (MRCItem
litem &245
pos 32
dimension 20
uid 438,0
)
*290 (MRCItem
litem &246
pos 30
dimension 20
uid 440,0
)
*291 (MRCItem
litem &247
pos 29
dimension 20
uid 442,0
)
*292 (MRCItem
litem &248
pos 17
dimension 20
uid 444,0
)
*293 (MRCItem
litem &249
pos 18
dimension 20
uid 446,0
)
*294 (MRCItem
litem &250
pos 20
dimension 20
uid 448,0
)
*295 (MRCItem
litem &251
pos 19
dimension 20
uid 450,0
)
*296 (MRCItem
litem &252
pos 22
dimension 20
uid 452,0
)
*297 (MRCItem
litem &253
pos 23
dimension 20
uid 454,0
)
*298 (MRCItem
litem &254
pos 14
dimension 20
uid 456,0
)
*299 (MRCItem
litem &255
pos 9
dimension 20
uid 458,0
)
*300 (MRCItem
litem &256
pos 7
dimension 20
uid 460,0
)
*301 (MRCItem
litem &257
pos 13
dimension 20
uid 462,0
)
*302 (MRCItem
litem &258
pos 10
dimension 20
uid 464,0
)
*303 (MRCItem
litem &259
pos 12
dimension 20
uid 466,0
)
*304 (MRCItem
litem &260
pos 8
dimension 20
uid 468,0
)
*305 (MRCItem
litem &261
pos 11
dimension 20
uid 470,0
)
*306 (MRCItem
litem &262
pos 21
dimension 20
uid 472,0
)
*307 (MRCItem
litem &263
pos 25
dimension 20
uid 775,0
)
*308 (MRCItem
litem &264
pos 26
dimension 20
uid 777,0
)
*309 (MRCItem
litem &265
pos 24
dimension 20
uid 779,0
)
*310 (MRCItem
litem &266
pos 27
dimension 20
uid 781,0
)
*311 (MRCItem
litem &267
pos 28
dimension 20
uid 783,0
)
*312 (MRCItem
litem &268
pos 33
dimension 20
uid 987,0
)
*313 (MRCItem
litem &269
pos 34
dimension 20
uid 989,0
)
*314 (MRCItem
litem &270
pos 35
dimension 20
uid 991,0
)
*315 (MRCItem
litem &271
pos 36
dimension 20
uid 993,0
)
*316 (MRCItem
litem &272
pos 37
dimension 20
uid 995,0
)
*317 (MRCItem
litem &273
pos 38
dimension 20
uid 997,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 541,0
optionalChildren [
*318 (MRCItem
litem &226
pos 0
dimension 20
uid 542,0
)
*319 (MRCItem
litem &228
pos 1
dimension 50
uid 543,0
)
*320 (MRCItem
litem &229
pos 2
dimension 100
uid 544,0
)
*321 (MRCItem
litem &230
pos 3
dimension 50
uid 545,0
)
*322 (MRCItem
litem &231
pos 4
dimension 100
uid 546,0
)
*323 (MRCItem
litem &232
pos 5
dimension 100
uid 547,0
)
*324 (MRCItem
litem &233
pos 6
dimension 50
uid 548,0
)
*325 (MRCItem
litem &234
pos 7
dimension 80
uid 549,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 536,0
vaOverrides [
]
)
]
)
uid 521,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *326 (LEmptyRow
)
uid 551,0
optionalChildren [
*327 (RefLabelRowHdr
)
*328 (TitleRowHdr
)
*329 (FilterRowHdr
)
*330 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*331 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*332 (GroupColHdr
tm "GroupColHdrMgr"
)
*333 (NameColHdr
tm "GenericNameColHdrMgr"
)
*334 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*335 (InitColHdr
tm "GenericValueColHdrMgr"
)
*336 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*337 (EolColHdr
tm "GenericEolColHdrMgr"
)
*338 (LogGeneric
generic (GiElement
name "G_ADDR_WIDTH"
type "natural"
value "20"
e "2^20 x 16 = 2 MB"
)
uid 473,0
)
*339 (LogGeneric
generic (GiElement
name "G_DATA_WIDTH"
type "natural"
value "16"
e "Audio 16-bit"
)
uid 475,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 563,0
optionalChildren [
*340 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *341 (MRCItem
litem &326
pos 2
dimension 20
)
uid 565,0
optionalChildren [
*342 (MRCItem
litem &327
pos 0
dimension 20
uid 566,0
)
*343 (MRCItem
litem &328
pos 1
dimension 23
uid 567,0
)
*344 (MRCItem
litem &329
pos 2
hidden 1
dimension 20
uid 568,0
)
*345 (MRCItem
litem &338
pos 0
dimension 20
uid 474,0
)
*346 (MRCItem
litem &339
pos 1
dimension 20
uid 476,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 569,0
optionalChildren [
*347 (MRCItem
litem &330
pos 0
dimension 20
uid 570,0
)
*348 (MRCItem
litem &332
pos 1
dimension 50
uid 571,0
)
*349 (MRCItem
litem &333
pos 2
dimension 100
uid 572,0
)
*350 (MRCItem
litem &334
pos 3
dimension 100
uid 573,0
)
*351 (MRCItem
litem &335
pos 4
dimension 50
uid 574,0
)
*352 (MRCItem
litem &336
pos 5
dimension 50
uid 575,0
)
*353 (MRCItem
litem &337
pos 6
dimension 80
uid 576,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 564,0
vaOverrides [
]
)
]
)
uid 550,0
type 1
)
activeModelName "BlockDiag"
)
