[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sat Apr  8 19:08:50 2023
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/wba_testsuite/friscv_testbench.vcd"
[dumpfile_mtime] "Sat Apr  8 18:46:56 2023"
[dumpfile_size] 15754861
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_platform_icarus.gtkw"
[timestart] 6448900
[size] 2560 1324
[pos] -1 -1
*-14.811535 6553000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] control.
[treeopen] dut.
[treeopen] dut.cpu0.
[treeopen] friscv_testbench.
[treeopen] processing.
[treeopen] processing.memfy.
[sst_width] 618
[signals_width] 447
[sst_expanded] 1
[sst_vpaned_height] 397
@28
control.aclk
@200
-
@c00200
-AXI4-lite RAM
@200
-
-
-
-
@1401200
-AXI4-lite RAM
@200
-
-
@800200
-Control
@c00200
-AXI4-lite
@22
control.araddr[31:0]
control.arid[7:0]
@28
control.arready
control.arvalid
@22
control.rdata[31:0]
control.rid[7:0]
@28
control.rready
control.rresp[1:0]
control.rvalid
@1401200
-AXI4-lite
@28
control.fifo_full
control.push_inst
@200
-
@28
[color] 3
control.fifo_empty
[color] 3
control.pull_inst
@22
[color] 3
control.pc_reg[31:0]
[color] 3
control.instruction[31:0]
@200
-
@28
control.auipc
control.branching
control.cant_jump
control.cant_lui_auipc
control.cant_process
control.cant_sys
control.goto_branch
control.jal
control.jalr
control.jump_branch
control.processing
control.lui
control.lui_auipc
@200
-
@c00200
-Regs
@28
control.ctrl_rd_wr
@22
control.ctrl_rd_addr[4:0]
control.ctrl_rd_val[31:0]
control.ctrl_rs1_addr[4:0]
control.ctrl_rs1_val[31:0]
control.ctrl_rs2_addr[4:0]
control.ctrl_rs2_val[31:0]
@1401200
-Regs
@1000200
-Control
@200
-
@800200
-ISA Regs
@c00200
-IFs
@22
isa_registers.csr_rd_addr[4:0]
isa_registers.csr_rd_val[31:0]
@28
isa_registers.csr_rd_wr
@22
isa_registers.csr_rs1_addr[4:0]
isa_registers.csr_rs1_val[31:0]
isa_registers.ctrl_rd_addr[4:0]
isa_registers.ctrl_rd_val[31:0]
@28
isa_registers.ctrl_rd_wr
@22
isa_registers.ctrl_rs1_addr[4:0]
isa_registers.ctrl_rs1_val[31:0]
isa_registers.ctrl_rs2_addr[4:0]
isa_registers.ctrl_rs2_val[31:0]
@200
-
@22
isa_registers.proc_rd_addr[14:0]
isa_registers.proc_rd_strb[11:0]
isa_registers.proc_rd_val[95:0]
@28
isa_registers.proc_rd_wr[2:0]
@22
isa_registers.proc_rs1_addr[14:0]
isa_registers.proc_rs1_val[95:0]
isa_registers.proc_rs2_addr[14:0]
isa_registers.proc_rs2_val[95:0]
@1401200
-IFs
@200
-
@22
isa_registers.x1_ra[31:0]
isa_registers.x2_sp[31:0]
isa_registers.x3_gp[31:0]
isa_registers.x4_tp[31:0]
isa_registers.x5_t0[31:0]
isa_registers.x6_t1[31:0]
isa_registers.x7_t2[31:0]
isa_registers.x8_s0_fp[31:0]
isa_registers.x9_s1[31:0]
isa_registers.x10_a0[31:0]
isa_registers.x11_a1[31:0]
isa_registers.x12_a2[31:0]
isa_registers.x13_a3[31:0]
isa_registers.x14_a4[31:0]
isa_registers.x15_a5[31:0]
isa_registers.x16_a6[31:0]
isa_registers.x17_a7[31:0]
isa_registers.x18_s2[31:0]
isa_registers.x19_s3[31:0]
isa_registers.x20_s4[31:0]
isa_registers.x21_s5[31:0]
isa_registers.x22_s6[31:0]
isa_registers.x23_s7[31:0]
isa_registers.x24_s8[31:0]
isa_registers.x25_s9[31:0]
isa_registers.x26_s10[31:0]
isa_registers.x27_s11[31:0]
isa_registers.x28_t3[31:0]
isa_registers.x29_t4[31:0]
isa_registers.x30_t5[31:0]
isa_registers.x31_t6[31:0]
@1000200
-ISA Regs
@200
-
@800200
-Memfy
@28
processing.memfy.aclk
@22
processing.memfy.memfy_instbus[85:0]
@28
processing.memfy.memfy_ready
processing.memfy.memfy_valid
@22
processing.memfy.rd[4:0]
@200
-
@28
processing.memfy.state[1:0]
processing.memfy.memfy_ready_fsm
processing.memfy.rd_or_empty
processing.memfy.rd_or_full
processing.memfy.waiting_rd_cpl
processing.memfy.waiting_wr_cpl
@200
-
@22
processing.memfy.araddr[31:0]
processing.memfy.arid[7:0]
@28
processing.memfy.arprot[2:0]
processing.memfy.arready
processing.memfy.arvalid
@200
-
@22
processing.memfy.rdata[31:0]
processing.memfy.rid[7:0]
@28
processing.memfy.rready
processing.memfy.rvalid
@200
-
@22
processing.memfy.awaddr[31:0]
processing.memfy.awid[7:0]
@28
processing.memfy.awprot[2:0]
processing.memfy.awready
processing.memfy.awvalid
@200
-
@22
processing.memfy.wdata[31:0]
@28
processing.memfy.wready
@22
processing.memfy.wstrb[3:0]
@28
processing.memfy.wvalid
@200
-
@22
processing.memfy.bid[7:0]
@28
processing.memfy.bvalid
processing.memfy.bready
processing.memfy.bresp[1:0]
@200
-
@28
processing.memfy.memfy_rd_wr
@22
processing.memfy.memfy_rd_addr[4:0]
processing.memfy.memfy_rd_strb[3:0]
processing.memfy.memfy_rd_val[31:0]
@200
-
@22
processing.memfy.memfy_regs_sts[31:0]
@200
-
@1000200
-Memfy
@28
processing.proc_valid
processing.proc_ready
@29
processing.memfy_pending_read
@28
processing.memfy_pending_write
@200
-
@28
processing.proc_valid_p
processing.proc_ready_p
@200
-
@28
processing.proc_busy
@200
-
-
@28
processing.i_inst
processing.alu_valid
processing.alu_ready
@200
-
@28
processing.ls_inst
processing.memfy_valid
processing.memfy_ready
@200
-
@28
processing.m_inst
processing.m_valid
processing.m_ready
@200
-
@28
processing.memfy.memfy_rd_wr
@22
processing.memfy.memfy_rd_addr[4:0]
processing.memfy.memfy_rd_strb[3:0]
processing.memfy.memfy_rd_val[31:0]
@200
-
@28
processing.alu.alu_rd_wr
@22
processing.alu.alu_rd_addr[4:0]
processing.alu.alu_rd_strb[3:0]
processing.alu.alu_rd_val[31:0]
@200
-
@22
processing.alu.alu_rs1_addr[4:0]
processing.alu.alu_rs1_val[31:0]
processing.alu.alu_rs2_addr[4:0]
processing.alu.alu_rs2_val[31:0]
[pattern_trace] 1
[pattern_trace] 0
