/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [33:0] celloutsig_0_42z;
  wire [21:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_21z ? celloutsig_0_13z[2] : celloutsig_0_3z[8];
  assign celloutsig_1_7z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_6z;
  assign celloutsig_1_13z = celloutsig_1_7z ? celloutsig_1_7z : _01_;
  assign celloutsig_1_8z = ~celloutsig_1_0z;
  assign celloutsig_1_18z = ~celloutsig_1_13z;
  assign celloutsig_0_29z = celloutsig_0_28z | celloutsig_0_1z[1];
  assign celloutsig_0_41z = celloutsig_0_9z ^ celloutsig_0_20z;
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 7'h00;
    else _11_ <= { celloutsig_0_39z[0], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_13z };
  assign out_data[6:0] = _11_;
  reg [6:0] _12_;
  always_ff @(posedge clkin_data[192], negedge clkin_data[160])
    if (!clkin_data[160]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_1_5z[3:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z };
  assign { _02_[6], _01_, _02_[4:0] } = _12_;
  reg [6:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_0_7z[4:2], celloutsig_0_9z, celloutsig_0_1z };
  assign { _03_[6:4], _00_, _03_[2:0] } = _13_;
  assign celloutsig_0_5z = in_data[83:44] > { in_data[48:22], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_12z[3:2], celloutsig_0_11z } > celloutsig_0_14z[9:5];
  assign celloutsig_1_0z = in_data[172:149] <= in_data[135:112];
  assign celloutsig_0_18z = { celloutsig_0_16z, celloutsig_0_2z } <= { celloutsig_0_12z[3:0], celloutsig_0_16z };
  assign celloutsig_1_2z = { in_data[102:100], celloutsig_1_0z } && in_data[163:160];
  assign celloutsig_1_6z = in_data[121:116] && { in_data[180], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_22z } && { in_data[8:3], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_16z = celloutsig_0_1z < celloutsig_0_13z[2:0];
  assign celloutsig_0_23z = { celloutsig_0_2z[0], celloutsig_0_15z } < { celloutsig_0_8z[11:4], celloutsig_0_16z };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_28z = celloutsig_0_4z[0] & ~(celloutsig_0_26z);
  assign celloutsig_0_3z = { in_data[88:81], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[3:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[4:0], celloutsig_0_1z } % { 1'h1, celloutsig_0_4z[6:4], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_3z[10:5] % { 1'h1, celloutsig_0_8z[8:5], celloutsig_0_0z };
  assign celloutsig_0_39z = celloutsig_0_18z ? { celloutsig_0_13z[3:2], celloutsig_0_16z, celloutsig_0_17z } : celloutsig_0_38z[5:2];
  assign celloutsig_1_10z = celloutsig_1_6z ? { celloutsig_1_5z[7:2], 1'h1 } : { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_19z = celloutsig_0_5z ? { celloutsig_0_15z[4], _03_[6:4], _00_, _03_[2:0], celloutsig_0_11z } : celloutsig_0_8z[13:3];
  assign celloutsig_0_1z = - { in_data[36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = - { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_14z = - { celloutsig_0_13z[2:1], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_2z[3:1], celloutsig_0_9z } | { celloutsig_0_7z[2], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[90] & in_data[2];
  assign celloutsig_0_17z = celloutsig_0_6z & celloutsig_0_3z[7];
  assign celloutsig_1_9z = { celloutsig_1_5z[6], celloutsig_1_8z, celloutsig_1_2z } >> celloutsig_1_5z[5:3];
  assign celloutsig_0_38z = { celloutsig_0_3z[9:3], celloutsig_0_28z, celloutsig_0_20z } << { celloutsig_0_8z[12:10], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_42z = { celloutsig_0_7z[5:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z } - { celloutsig_0_3z[11:3], celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z } - { celloutsig_0_3z[9:6], celloutsig_0_2z };
  assign celloutsig_0_24z = { in_data[31:30], celloutsig_0_16z } - celloutsig_0_4z[4:2];
  assign celloutsig_0_4z = { celloutsig_0_2z[2:0], celloutsig_0_2z, celloutsig_0_1z } ~^ in_data[77:68];
  assign celloutsig_0_44z = { celloutsig_0_42z[28:13], celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_26z } ~^ { celloutsig_0_38z[6:1], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[148:147], celloutsig_1_1z } ~^ { in_data[112:111], celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[60:50], celloutsig_0_2z } ~^ { celloutsig_0_3z[10:5], celloutsig_0_7z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[67:65], celloutsig_0_0z };
  assign celloutsig_0_35z = ~((celloutsig_0_23z & celloutsig_0_29z) | (celloutsig_0_9z & celloutsig_0_12z[2]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z[0] & celloutsig_1_3z[2]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z[2] & celloutsig_0_0z) | (in_data[58] & celloutsig_0_5z));
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_4z) | (celloutsig_1_10z[0] & celloutsig_1_3z[1]));
  assign celloutsig_0_9z = ~((celloutsig_0_3z[8] & celloutsig_0_8z[2]) | (in_data[2] & celloutsig_0_5z));
  assign celloutsig_0_20z = ~((in_data[58] & celloutsig_0_0z) | (celloutsig_0_15z[3] & celloutsig_0_1z[2]));
  assign celloutsig_0_22z = ~((celloutsig_0_20z & celloutsig_0_21z) | (celloutsig_0_20z & celloutsig_0_12z[0]));
  assign _02_[5] = _01_;
  assign _03_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[53:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z };
endmodule
