<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/sparc/ua2005.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_e8c39d4b544d7c2848b26cb06875cdea.html">sparc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ua2005.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ua2005_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2interrupts_8hh.html">arch/sparc/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2isa_8hh.html">arch/sparc/isa.hh</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2kernel__stats_8hh.html">arch/sparc/kernel_stats.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2registers_8hh.html">arch/sparc/registers.hh</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;debug/Quiesce.hh&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;debug/Timer.hh&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceSparcISA.html">SparcISA</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">   47</a></span>&#160;<a class="code" href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">ISA::checkSoftInt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// If PIL &lt; 14, copy over the tm and sm bits</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">if</span> (pil &lt; 14 &amp;&amp; softint &amp; 0x10000)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 16);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 16);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">if</span> (pil &lt; 14 &amp;&amp; softint &amp; 0x1)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 0);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 0);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// Copy over any of the other bits that are set</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> bit = 15; bit &gt; 0; --bit) {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> (1 &lt;&lt; bit &amp; softint &amp;&amp; bit &gt; pil)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, bit);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, bit);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// These functions map register indices to names</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">string</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">   72</a></span>&#160;<a class="code" href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">getMiscRegName</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">string</span> <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[<a class="code" href="namespaceSparcISA.html#ab55daf15a83dfc9e034e3cda3d68ff7a">NumMiscRegs</a>] =</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        {<span class="comment">/*&quot;y&quot;, &quot;ccr&quot;,*/</span> <span class="stringliteral">&quot;asi&quot;</span>, <span class="stringliteral">&quot;tick&quot;</span>, <span class="stringliteral">&quot;fprs&quot;</span>, <span class="stringliteral">&quot;pcr&quot;</span>, <span class="stringliteral">&quot;pic&quot;</span>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;         <span class="stringliteral">&quot;gsr&quot;</span>, <span class="stringliteral">&quot;softint_set&quot;</span>, <span class="stringliteral">&quot;softint_clr&quot;</span>, <span class="stringliteral">&quot;softint&quot;</span>, <span class="stringliteral">&quot;tick_cmpr&quot;</span>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;         <span class="stringliteral">&quot;stick&quot;</span>, <span class="stringliteral">&quot;stick_cmpr&quot;</span>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;         <span class="stringliteral">&quot;tpc&quot;</span>, <span class="stringliteral">&quot;tnpc&quot;</span>, <span class="stringliteral">&quot;tstate&quot;</span>, <span class="stringliteral">&quot;tt&quot;</span>, <span class="stringliteral">&quot;privtick&quot;</span>, <span class="stringliteral">&quot;tba&quot;</span>, <span class="stringliteral">&quot;pstate&quot;</span>, <span class="stringliteral">&quot;tl&quot;</span>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;         <span class="stringliteral">&quot;pil&quot;</span>, <span class="stringliteral">&quot;cwp&quot;</span>, <span class="comment">/*&quot;cansave&quot;, &quot;canrestore&quot;, &quot;cleanwin&quot;, &quot;otherwin&quot;,</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">         &quot;wstate&quot;,*/</span> <span class="stringliteral">&quot;gl&quot;</span>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;         <span class="stringliteral">&quot;hpstate&quot;</span>, <span class="stringliteral">&quot;htstate&quot;</span>, <span class="stringliteral">&quot;hintp&quot;</span>, <span class="stringliteral">&quot;htba&quot;</span>, <span class="stringliteral">&quot;hver&quot;</span>, <span class="stringliteral">&quot;strand_sts_reg&quot;</span>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;         <span class="stringliteral">&quot;hstick_cmpr&quot;</span>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;         <span class="stringliteral">&quot;fsr&quot;</span>, <span class="stringliteral">&quot;prictx&quot;</span>, <span class="stringliteral">&quot;secctx&quot;</span>, <span class="stringliteral">&quot;partId&quot;</span>, <span class="stringliteral">&quot;lsuCtrlReg&quot;</span>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;         <span class="stringliteral">&quot;scratch0&quot;</span>, <span class="stringliteral">&quot;scratch1&quot;</span>, <span class="stringliteral">&quot;scratch2&quot;</span>, <span class="stringliteral">&quot;scratch3&quot;</span>, <span class="stringliteral">&quot;scratch4&quot;</span>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;         <span class="stringliteral">&quot;scratch5&quot;</span>, <span class="stringliteral">&quot;scratch6&quot;</span>, <span class="stringliteral">&quot;scratch7&quot;</span>, <span class="stringliteral">&quot;cpuMondoHead&quot;</span>, <span class="stringliteral">&quot;cpuMondoTail&quot;</span>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;         <span class="stringliteral">&quot;devMondoHead&quot;</span>, <span class="stringliteral">&quot;devMondoTail&quot;</span>, <span class="stringliteral">&quot;resErrorHead&quot;</span>, <span class="stringliteral">&quot;resErrorTail&quot;</span>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;         <span class="stringliteral">&quot;nresErrorHead&quot;</span>, <span class="stringliteral">&quot;nresErrorTail&quot;</span>, <span class="stringliteral">&quot;TlbData&quot;</span> };</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> miscRegName[<a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>];</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classSparcISA_1_1ISA.html#a16f1f6f5e6e8e351b4356aecc202469c">   92</a></span>&#160;<a class="code" href="classSparcISA_1_1ISA.html#a16f1f6f5e6e8e351b4356aecc202469c">ISA::setFSReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    int64_t time;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">switch</span> (miscReg) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="comment">/* Full system only ASRs */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>:</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        setMiscRegNoEffect(miscReg, val);;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        checkSoftInt(tc);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac35d1467049f419c907e0d8117208c44">MISCREG_SOFTINT_CLR</a>:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">return</span> setMiscReg(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>, ~val &amp; softint, tc);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13abe95d0207cedbdf53bdd3d7a057c6d84">MISCREG_SOFTINT_SET</a>:</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> setMiscReg(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>, val | softint, tc);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">MISCREG_TICK_CMPR</a>:</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">if</span> (tickCompare == NULL)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            tickCompare = <span class="keyword">new</span> <a class="code" href="classCpuEventWrapper.html">TickCompareEvent</a>(<span class="keyword">this</span>, tc);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">if</span> ((tick_cmpr &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; tickCompare-&gt;scheduled())</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(tickCompare);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        time = (tick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (tick &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63));</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">if</span> (!(tick_cmpr &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; time &gt; 0) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <span class="keywordflow">if</span> (tickCompare-&gt;scheduled())</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(tickCompare);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(tickCompare, cpu-&gt;<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(time)));</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;writing to TICK compare register value %#X\n&quot;</span>, val);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">if</span> (sTickCompare == NULL)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            sTickCompare = <span class="keyword">new</span> <a class="code" href="classCpuEventWrapper.html">STickCompareEvent</a>(<span class="keyword">this</span>, tc);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keywordflow">if</span> ((stick_cmpr &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; sTickCompare-&gt;scheduled())</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(sTickCompare);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        time = ((int64_t)(stick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)stick) -</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordflow">if</span> (!(stick_cmpr &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; time &gt; 0) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <span class="keywordflow">if</span> (sTickCompare-&gt;scheduled())</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(sTickCompare);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(sTickCompare, cpu-&gt;<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(time)));</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;writing to sTICK compare register value %#X\n&quot;</span>, val);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">MISCREG_PIL</a>:</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        checkSoftInt(tc);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a6bacb7aef40a3c5b1a50b1c0a5e015c9">MISCREG_HVER</a>:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Shouldn&#39;t be writing HVER\n&quot;</span>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">if</span> (hintp)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a9e938e86e85432f06daa51b072f9af78">IT_HINTP</a>, 0);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a9e938e86e85432f06daa51b072f9af78">IT_HINTP</a>, 0);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="comment">// clear lower 7 bits on writes.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        setMiscRegNoEffect(miscReg, val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(~0x7FFF));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">MISCREG_QUEUE_CPU_MONDO_HEAD</a>:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">MISCREG_QUEUE_CPU_MONDO_TAIL</a>:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">if</span> (cpu_mondo_head != cpu_mondo_tail)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8aa7b61c4d936e2ac56f2fbeaed77f97ec">IT_CPU_MONDO</a>, 0);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8aa7b61c4d936e2ac56f2fbeaed77f97ec">IT_CPU_MONDO</a>, 0);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">MISCREG_QUEUE_DEV_MONDO_HEAD</a>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">MISCREG_QUEUE_DEV_MONDO_TAIL</a>:</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">if</span> (dev_mondo_head != dev_mondo_tail)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ad7d5a54aefe8fe74e73d2da339c076ee">IT_DEV_MONDO</a>, 0);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ad7d5a54aefe8fe74e73d2da339c076ee">IT_DEV_MONDO</a>, 0);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">MISCREG_QUEUE_RES_ERROR_HEAD</a>:</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">MISCREG_QUEUE_RES_ERROR_TAIL</a>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">if</span> (res_error_head != res_error_tail)</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a54afd1ec61b2ff2ae66f88823cb030b6">IT_RES_ERROR</a>, 0);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a54afd1ec61b2ff2ae66f88823cb030b6">IT_RES_ERROR</a>, 0);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">MISCREG_QUEUE_NRES_ERROR_HEAD</a>:</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">MISCREG_QUEUE_NRES_ERROR_TAIL</a>:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="comment">// This one doesn&#39;t have an interrupt to report to the guest OS</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>:</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordflow">if</span> (hSTickCompare == NULL)</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            hSTickCompare = <span class="keyword">new</span> <a class="code" href="classCpuEventWrapper.html">HSTickCompareEvent</a>(<span class="keyword">this</span>, tc);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keywordflow">if</span> ((hstick_cmpr &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; hSTickCompare-&gt;scheduled())</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(hSTickCompare);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        time = ((int64_t)(hstick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)stick) -</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> (!(hstick_cmpr &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; time &gt; 0) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <span class="keywordflow">if</span> (hSTickCompare-&gt;scheduled())</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(hSTickCompare);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(hSTickCompare, cpu-&gt;<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(time)));</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;writing to hsTICK compare register value %#X\n&quot;</span>, val);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">MISCREG_HPSTATE</a>:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            HPSTATE newVal = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            newVal.id = 1;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <span class="comment">// T1000 spec says impl. dependent val must always be 1</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            setMiscRegNoEffect(miscReg, newVal);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            newVal = hpstate;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="keywordflow">if</span> (newVal.tlz &amp;&amp; <a class="code" href="namespaceMipsISA.html#a02c1eec4d905c95a4614e86e0a933741">tl</a> == 0 &amp;&amp; !newVal.hpriv)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                cpu-&gt;<a class="code" href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">postInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a47315f092d39d9812d93e47984669ed4">IT_TRAP_LEVEL_ZERO</a>, 0);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                cpu-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(0, <a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a47315f092d39d9812d93e47984669ed4">IT_TRAP_LEVEL_ZERO</a>, 0);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">MISCREG_HTSTATE</a>:</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        setMiscRegNoEffect(miscReg, val);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>:</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val,2,2))</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for setting spec_en bit\n&quot;</span>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        setMiscRegNoEffect(miscReg, <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val,0,0));</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(val,0,0)) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce, <span class="stringliteral">&quot;Cpu executed quiescing instruction\n&quot;</span>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <span class="comment">// Time to go to sleep</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend</a>();</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; tc-&gt;<a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>())</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>()-&gt;<a class="code" href="classKernel_1_1Statistics.html#a6035c339141351bfb566e66021c07d75">quiesce</a>();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid write to FS misc register %s\n&quot;</span>,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;              <a class="code" href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">getMiscRegName</a>(miscReg));</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classSparcISA_1_1ISA.html#a07f1caf0535085fc3e07cafe70e3f1de">  247</a></span>&#160;<a class="code" href="classSparcISA_1_1ISA.html#a07f1caf0535085fc3e07cafe70e3f1de">ISA::readFSReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="classThreadContext.html">ThreadContext</a> * tc)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    uint64_t temp;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">switch</span> (miscReg) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="comment">/* Privileged registers. */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">MISCREG_QUEUE_CPU_MONDO_HEAD</a>:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">MISCREG_QUEUE_CPU_MONDO_TAIL</a>:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">MISCREG_QUEUE_DEV_MONDO_HEAD</a>:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">MISCREG_QUEUE_DEV_MONDO_TAIL</a>:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">MISCREG_QUEUE_RES_ERROR_HEAD</a>:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">MISCREG_QUEUE_RES_ERROR_TAIL</a>:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">MISCREG_QUEUE_NRES_ERROR_HEAD</a>:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">MISCREG_QUEUE_NRES_ERROR_TAIL</a>:</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>:</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">MISCREG_TICK_CMPR</a>:</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">MISCREG_PIL</a>:</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">MISCREG_HPSTATE</a>:</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">MISCREG_HTSTATE</a>:</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordflow">return</span> readMiscRegNoEffect(miscReg) ;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">return</span> readMiscRegNoEffect(miscReg) &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(~0x7FFF);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a6bacb7aef40a3c5b1a50b1c0a5e015c9">MISCREG_HVER</a>:</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="comment">// XXX set to match Legion</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x3e) &lt;&lt; 48 |</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;               <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x23) &lt;&lt; 32 |</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;               <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x20) &lt;&lt; 24 |</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                   <span class="comment">// MaxGL &lt;&lt; 16 | XXX For some reason legion doesn&#39;t set GL</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                   <a class="code" href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">MaxTL</a> &lt;&lt; 8  |</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;           (<a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a> -1) &lt;&lt; 0;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>:</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="classSystem.html">System</a> *sys;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        temp = readMiscRegNoEffect(miscReg) &amp; (STS::active | STS::speculative);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="comment">// Check that the CPU array is fully populated</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="comment">// (by calling getNumCPus())</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        assert(sys-&gt;<a class="code" href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">numContexts</a>() &gt; tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>());</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        temp |= tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>()  &lt;&lt; STS::shft_id;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">for</span> (x = tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>() &amp; ~3; x &lt; sys-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size(); x++) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <span class="keywordflow">switch</span> (sys-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>[x]-&gt;status()) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a>:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                temp |= STS::st_run &lt;&lt; (STS::shft_fsm0 -</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                        ((x &amp; 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a>:</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                <span class="comment">// should this be idle?</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                temp |= STS::st_idle &lt;&lt; (STS::shft_fsm0 -</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                        ((x &amp; 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a>:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                temp |= STS::st_halt &lt;&lt; (STS::shft_fsm0 -</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                        ((x &amp; 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;What state are we in?!\n&quot;</span>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            } <span class="comment">// switch</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        } <span class="comment">// for</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordflow">return</span> temp;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid read to FS misc register\n&quot;</span>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classSparcISA_1_1ISA.html#ad4a7c372de80e717854f496519b43b9b">  321</a></span>&#160;<a class="code" href="classSparcISA_1_1ISA.html#ad4a7c372de80e717854f496519b43b9b">ISA::processTickCompare</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;{</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;tick compare not implemented\n&quot;</span>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;}</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classSparcISA_1_1ISA.html#a5230c58a54c8eaf12f3d2482c48552ea">  327</a></span>&#160;<a class="code" href="classSparcISA_1_1ISA.html#a5230c58a54c8eaf12f3d2482c48552ea">ISA::processSTickCompare</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;{</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// since our microcode instructions take two cycles we need to check if</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">// we&#39;re actually at the correct cycle or we need to wait a little while</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="comment">// more</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordtype">int</span> delay;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    delay = ((int64_t)(stick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)stick) -</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    assert(delay &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;stick compare missed interrupt cycle&quot;</span>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span> (delay == 0 || tc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() == <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a>) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;STick compare cycle reached at %#x\n&quot;</span>,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                (stick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)));</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">if</span> (!(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; 63))) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            setMiscReg(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>, softint | (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; 16), tc);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(sTickCompare, cpu-&gt;<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(delay)));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classSparcISA_1_1ISA.html#ab2eb7a45e7139d0da406c792b27eb07a">  351</a></span>&#160;<a class="code" href="classSparcISA_1_1ISA.html#ab2eb7a45e7139d0da406c792b27eb07a">ISA::processHSTickCompare</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">// since our microcode instructions take two cycles we need to check if</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">// we&#39;re actually at the correct cycle or we need to wait a little while</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">// more</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordtype">int</span> delay;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">if</span> ( tc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() == <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;       <span class="keywordflow">return</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    delay = ((int64_t)(hstick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)stick) -</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    assert(delay &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;hstick compare missed interrupt cycle&quot;</span>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">if</span> (delay == 0 || tc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() == <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a>) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;HSTick compare cycle reached at %#x\n&quot;</span>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                (stick_cmpr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)));</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="keywordflow">if</span> (!(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; 63))) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            setMiscReg(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>, 1, tc);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="comment">// Need to do something to cause interrupt to happen here !!! @todo</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(hSTickCompare, cpu-&gt;<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(delay)));</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classKernel_1_1Statistics_html_a6035c339141351bfb566e66021c07d75"><div class="ttname"><a href="classKernel_1_1Statistics.html#a6035c339141351bfb566e66021c07d75">Kernel::Statistics::quiesce</a></div><div class="ttdeci">void quiesce()</div><div class="ttdef"><b>Definition:</b> <a href="kern_2kernel__stats_8hh_source.html#l00060">kernel_stats.hh:60</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">SparcISA::MISCREG_QUEUE_CPU_MONDO_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00105">miscregs.hh:105</a></div></div>
<div class="ttc" id="classThreadContext_html_a119dd28f703f77bafb74788f8110300c"><div class="ttname"><a href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr</a></div><div class="ttdeci">virtual System * getSystemPtr()=0</div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">SparcISA::MISCREG_STRAND_STS_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00082">miscregs.hh:82</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">SparcISA::MISCREG_STICK_CMPR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00056">miscregs.hh:56</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_ab55daf15a83dfc9e034e3cda3d68ff7a"><div class="ttname"><a href="namespaceSparcISA.html#ab55daf15a83dfc9e034e3cda3d68ff7a">SparcISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00158">miscregs.hh:158</a></div></div>
<div class="ttc" id="classCpuEventWrapper_html"><div class="ttname"><a href="classCpuEventWrapper.html">CpuEventWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="cpuevent_8hh_source.html#l00079">cpuevent.hh:79</a></div></div>
<div class="ttc" id="classThreadContext_html_ae1a7096d3f9021f176603c0910b97baa"><div class="ttname"><a href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">ThreadContext::getKernelStats</a></div><div class="ttdeci">virtual ::Kernel::Statistics * getKernelStats()=0</div></div>
<div class="ttc" id="classSparcISA_1_1ISA_html_a5230c58a54c8eaf12f3d2482c48552ea"><div class="ttname"><a href="classSparcISA_1_1ISA.html#a5230c58a54c8eaf12f3d2482c48552ea">SparcISA::ISA::processSTickCompare</a></div><div class="ttdeci">void processSTickCompare(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00327">ua2005.cc:327</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">SparcISA::MISCREG_HINTP</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00079">miscregs.hh:79</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">SparcISA::MISCREG_QUEUE_RES_ERROR_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00110">miscregs.hh:110</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classBaseCPU_html_a22d5d4383de461d636cacbfb46853d7f"><div class="ttname"><a href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">BaseCPU::clearInterrupt</a></div><div class="ttdeci">void clearInterrupt(ThreadID tid, int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00246">base.hh:246</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">SparcISA::MISCREG_QUEUE_DEV_MONDO_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00108">miscregs.hh:108</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">SparcISA::MISCREG_QUEUE_NRES_ERROR_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00111">miscregs.hh:111</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">SparcISA::MISCREG_HTBA</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00080">miscregs.hh:80</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_aba96b36d221318840cc074e3105ae3a8aa7b61c4d936e2ac56f2fbeaed77f97ec"><div class="ttname"><a href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8aa7b61c4d936e2ac56f2fbeaed77f97ec">SparcISA::IT_CPU_MONDO</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2interrupts_8hh_source.html#l00052">interrupts.hh:52</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classEventManager_html_a92b58a82b7a2bb4935f41bc4d46897b6"><div class="ttname"><a href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">EventManager::deschedule</a></div><div class="ttdeci">void deschedule(Event &amp;event)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00750">eventq.hh:750</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">SparcISA::MISCREG_PSTATE</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="arch_2sparc_2kernel__stats_8hh_html"><div class="ttname"><a href="arch_2sparc_2kernel__stats_8hh.html">kernel_stats.hh</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">SparcISA::MISCREG_HTSTATE</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00078">miscregs.hh:78</a></div></div>
<div class="ttc" id="classSparcISA_1_1ISA_html_ad4a7c372de80e717854f496519b43b9b"><div class="ttname"><a href="classSparcISA_1_1ISA.html#ad4a7c372de80e717854f496519b43b9b">SparcISA::ISA::processTickCompare</a></div><div class="ttdeci">void processTickCompare(ThreadContext *tc)</div><div class="ttdoc">Process a tick compare event and generate an interrupt on the cpu if appropriate. ...</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00321">ua2005.cc:321</a></div></div>
<div class="ttc" id="classBaseCPU_html_a124e3ca8124202a9f18060ede44d0ad4"><div class="ttname"><a href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">BaseCPU::instCount</a></div><div class="ttdeci">Tick instCount()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00217">base.hh:217</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">SparcISA::MISCREG_QUEUE_NRES_ERROR_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00112">miscregs.hh:112</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a02c1eec4d905c95a4614e86e0a933741"><div class="ttname"><a href="namespaceMipsISA.html#a02c1eec4d905c95a4614e86e0a933741">MipsISA::tl</a></div><div class="ttdeci">Bitfield&lt; 23, 20 &gt; tl</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00253">pra_constants.hh:253</a></div></div>
<div class="ttc" id="classSparcISA_1_1ISA_html_ab2eb7a45e7139d0da406c792b27eb07a"><div class="ttname"><a href="classSparcISA_1_1ISA.html#ab2eb7a45e7139d0da406c792b27eb07a">SparcISA::ISA::processHSTickCompare</a></div><div class="ttdeci">void processHSTickCompare(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00351">ua2005.cc:351</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_aba96b36d221318840cc074e3105ae3a8ad7d5a54aefe8fe74e73d2da339c076ee"><div class="ttname"><a href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ad7d5a54aefe8fe74e73d2da339c076ee">SparcISA::IT_DEV_MONDO</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2interrupts_8hh_source.html#l00053">interrupts.hh:53</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_aba96b36d221318840cc074e3105ae3a8a9e938e86e85432f06daa51b072f9af78"><div class="ttname"><a href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a9e938e86e85432f06daa51b072f9af78">SparcISA::IT_HINTP</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2interrupts_8hh_source.html#l00050">interrupts.hh:50</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">SparcISA::MISCREG_HPSTATE</a></div><div class="ttdoc">Hyper privileged registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00077">miscregs.hh:77</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="ua2005_8cc_html_aa144a989719696fcbf527dd5eceb867c"><div class="ttname"><a href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">getMiscRegName</a></div><div class="ttdeci">static string getMiscRegName(RegIndex index)</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00072">ua2005.cc:72</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">SparcISA::MISCREG_PIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00067">miscregs.hh:67</a></div></div>
<div class="ttc" id="classSystem_html_aeed43dde330823c7fdee0ff1de6692a0"><div class="ttname"><a href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">System::threadContexts</a></div><div class="ttdeci">std::vector&lt; ThreadContext * &gt; threadContexts</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00190">system.hh:190</a></div></div>
<div class="ttc" id="classThreadContext_html_aff686d13f0b068a7fad2e5b8cf62a99d"><div class="ttname"><a href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">ThreadContext::suspend</a></div><div class="ttdeci">virtual void suspend()=0</div><div class="ttdoc">Set the status to Suspended. </div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ac35d1467049f419c907e0d8117208c44"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac35d1467049f419c907e0d8117208c44">SparcISA::MISCREG_SOFTINT_CLR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00052">miscregs.hh:52</a></div></div>
<div class="ttc" id="classSystem_html_a903cd122c1e5dc985a9efbea4c3636cd"><div class="ttname"><a href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">System::numContexts</a></div><div class="ttdeci">unsigned numContexts() const</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00203">system.hh:203</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">SparcISA::MISCREG_TICK_CMPR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00054">miscregs.hh:54</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a6bacb7aef40a3c5b1a50b1c0a5e015c9"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a6bacb7aef40a3c5b1a50b1c0a5e015c9">SparcISA::MISCREG_HVER</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00081">miscregs.hh:81</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="classSparcISA_1_1ISA_html_a07f1caf0535085fc3e07cafe70e3f1de"><div class="ttname"><a href="classSparcISA_1_1ISA.html#a07f1caf0535085fc3e07cafe70e3f1de">SparcISA::ISA::readFSReg</a></div><div class="ttdeci">RegVal readFSReg(int miscReg, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00247">ua2005.cc:247</a></div></div>
<div class="ttc" id="sparc_2registers_8hh_html"><div class="ttname"><a href="sparc_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a7fc70925d9b55ea5a531967d5994a283"><div class="ttname"><a href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">SparcISA::MaxTL</a></div><div class="ttdeci">const int MaxTL</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00038">sparc_traits.hh:38</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a></div><div class="ttdoc">Running. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00106">thread_context.hh:106</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">SparcISA::MISCREG_HSTICK_CMPR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00083">miscregs.hh:83</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a></div><div class="ttdoc">Permanently shut down. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00119">thread_context.hh:119</a></div></div>
<div class="ttc" id="namespaceSparcISA_html"><div class="ttname"><a href="namespaceSparcISA.html">SparcISA</a></div><div class="ttdef"><b>Definition:</b> <a href="asi_8cc_source.html#l00034">asi.cc:34</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697"><div class="ttname"><a href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">SparcISA::IT_SOFT_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2interrupts_8hh_source.html#l00055">interrupts.hh:55</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">SparcISA::MISCREG_SOFTINT</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00053">miscregs.hh:53</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a2eb6858d8ba11fb2871968be98d28d60"><div class="ttname"><a href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">SparcISA::NWindows</a></div><div class="ttdeci">const int NWindows</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00043">sparc_traits.hh:43</a></div></div>
<div class="ttc" id="sparc_2interrupts_8hh_html"><div class="ttname"><a href="sparc_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="sparc_2isa_8hh_html"><div class="ttname"><a href="sparc_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">SparcISA::MISCREG_QUEUE_DEV_MONDO_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00107">miscregs.hh:107</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="classThreadContext_html_a7d99d72e903622b08fbf253c6e58b1ec"><div class="ttname"><a href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">ThreadContext::status</a></div><div class="ttdeci">virtual Status status() const =0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13abe95d0207cedbdf53bdd3d7a057c6d84"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13abe95d0207cedbdf53bdd3d7a057c6d84">SparcISA::MISCREG_SOFTINT_SET</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00051">miscregs.hh:51</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">SparcISA::MISCREG_QUEUE_CPU_MONDO_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00106">miscregs.hh:106</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_aba96b36d221318840cc074e3105ae3a8a47315f092d39d9812d93e47984669ed4"><div class="ttname"><a href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a47315f092d39d9812d93e47984669ed4">SparcISA::IT_TRAP_LEVEL_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2interrupts_8hh_source.html#l00049">interrupts.hh:49</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aedf8742bbf65a60cf102a4b3f9ba3d68"><div class="ttname"><a href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">ArmISA::mask</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a></div><div class="ttdoc">Temporarily inactive. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00110">thread_context.hh:110</a></div></div>
<div class="ttc" id="classSparcISA_1_1ISA_html_aadc6f899f1b934fc5ac7237f1fdc3b00"><div class="ttname"><a href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">SparcISA::ISA::checkSoftInt</a></div><div class="ttdeci">void checkSoftInt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00047">ua2005.cc:47</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_aba96b36d221318840cc074e3105ae3a8a54afd1ec61b2ff2ae66f88823cb030b6"><div class="ttname"><a href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a54afd1ec61b2ff2ae66f88823cb030b6">SparcISA::IT_RES_ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2interrupts_8hh_source.html#l00054">interrupts.hh:54</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="classBaseCPU_html_ade0433c5dc5127f1d65b10b8f090b8a3"><div class="ttname"><a href="classBaseCPU.html#ade0433c5dc5127f1d65b10b8f090b8a3">BaseCPU::postInterrupt</a></div><div class="ttdeci">void postInterrupt(ThreadID tid, int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00238">base.hh:238</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">SparcISA::MISCREG_QUEUE_RES_ERROR_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00109">miscregs.hh:109</a></div></div>
<div class="ttc" id="classSparcISA_1_1ISA_html_a16f1f6f5e6e8e351b4356aecc202469c"><div class="ttname"><a href="classSparcISA_1_1ISA.html#a16f1f6f5e6e8e351b4356aecc202469c">SparcISA::ISA::setFSReg</a></div><div class="ttdeci">void setFSReg(int miscReg, RegVal val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ua2005_8cc_source.html#l00092">ua2005.cc:92</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
