_svd: ../svd/stm32l4x5.svd

_modify:
  # The SVD calls this ADC123_Common and ADC_Common in the rest,
  # we'll prefer the more sensible (and better for sorting) ADC_Common
  ADC123_Common:
    name: ADC_Common

ADC_Common:
  CCR:
    _modify:
      MULT:
        name: DUAL
        description: Dual ADC mode selection
      TSEN:
        name: CH18SEL
        description: CH18 selection (Vbat)
      VBATEN:
        name: CH17SEL
        description: CH17 selection (temperature)
    _add:
      PRESC:
        description: ADC prescaler
        bitOffset: 18
        bitWidth: 4
        access: read-write

# SVD incorrectly labels APB1ENR1 bit 15 as SP3EN instead of SPI3EN.
# SVD does not include APB1ENR1 bit 10, RTCAPBEN
# SVD does not include APB1SMENR1 bit 10, RTCAPBSMEN
# SVD incorrectly shifts CRCEN/CRCRST/CRCSMEN  11 bits instead of 12
RCC:
  APB1ENR1:
    _modify:
      SP3EN:
        name: SPI3EN
        description: SPI peripheral 3 clock enable
    _add:
      RTCAPBEN:
        description: Enables the real time clock (RTC) peripheral
        bitOffset: 10
        bitWidth: 1
        access: read-write
      CRSEN:
        description: Clock Recovery System clock enable (this bit is reserved for STM32L47x/L48x devices)
        bitOffset: 24
        bitWidth: 1
        access: read-write
  APB1SMENR1:
    _add:
      RTCAPBSMEN:
        description: RTC APB clock enable during Sleep and Stop modes
        bitOffset: 10
        bitWidth: 1
        access: read-write
  AHB1ENR:
    _modify:
      CRCEN:
        bitOffset: 12
  AHB1RSTR:
    _modify:
      CRCRST:
        bitOffset: 12
  AHB1SMENR:
    _modify:
      CRCSMEN:
        bitOffset: 12

"FMC,FSMC":
  BCR1:
    _add:
      WRAPMOD:
        description: WRAPMOD
        bitOffset: 10
        bitWidth: 1
  "BCR[2-4]":
    _add:
      WFDIS:
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
      CCLKEN:
        description: CCLKEN
        bitOffset: 20
        bitWidth: 1
  BCR?:
    _add:
      CPSIZE:
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
  BWTR?:
    _add:
      BUSTURN:
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write

# RNG interrupt is incorrectly listed as 79 instead of 80
RNG:
  _modify:
    _interrupts:
      RNG:
        value: 80

# Add correct AES interrupt at 79
AES:
  _add:
    _interrupts:
      AES:
        description: AES global interrupt
        value: 79

_copy:
  TIM3:
    from: TIM2

_derive:
  TIM4: TIM3

MPU:
  _strip:
    - "MPU_"

QUADSPI:
  _include:
    - common_patches/quadspi/dr_multi_access.yaml
    - ../peripherals/quadspi/quadspi_v1_dual_flash.yaml

SPI?:
  _include:
    - common_patches/16bit.yaml
    - common_patches/spi/dr8.yaml

IWDG:
  _include:
    - common_patches/16bit.yaml
    - ../peripherals/iwdg/iwdg_with_WINR.yaml

WWDG:
  _include:
    - common_patches/16bit.yaml
    - ../peripherals/wwdg/wwdg.yaml

_include:
 - common_patches/nvic/4_prio_bits.yaml
 - ./common_patches/usart/merge_CR2_ADDx_fields.yaml
 - ./common_patches/usart/merge_CR2_ABRMODx_fields.yaml
 - ./common_patches/usart/merge_CR1_DEDTx_fields.yaml
 - ./common_patches/usart/merge_CR1_DEATx_fields.yaml
 - ./common_patches/usart/rename_CR2_DATAINV_field.yaml
 - ./common_patches/usart/merge_LPUART_CR1_DEATx_fields.yaml
 - ./common_patches/usart/merge_LPUART_CR1_DEDTx_fields.yaml
 - ./common_patches/usart/rename_LPUART_CR2_DATAINV_field.yaml
 - ./common_patches/usart/merge_LPUART_CR2_ADDx_fields.yaml
 - ./common_patches/usart/merge_BRR_fields.yaml
 - common_patches/can/l4x3_missing_regs.yaml
 - ../peripherals/can/can.yaml
 - collect/can/can.yaml
 - collect/can/filter_bank.yaml
 - common_patches/sai/sai_v1.yaml
 - ../peripherals/sai/sai.yaml
 - collect/sai/ch.yaml
 - common_patches/dfsdm/dfsdm_v2.yaml
 - collect/dfsdm/v2.yaml
 - ./common_patches/rcc/l4_crrcr.yaml
 - common_patches/fsmc/fsmc_nand_v2.yaml
 - ../peripherals/fsmc/fsmc_sram.yaml
 - ../peripherals/fsmc/fsmc_wfdis.yaml
 - ../peripherals/fsmc/fsmc_nand.yaml
 - collect/fsmc/sram.yaml
 - common_patches/gpio/l4_ascr.yaml
 - common_patches/gpio/l4_brr.yaml
 - ../peripherals/gpio/v2/common.yaml
 - collect/gpio/v2.yaml
 - common_patches/crc/crc_rename_init.yaml
 - common_patches/crc/crc_rename_pol.yaml
 - ../peripherals/crc/crc_advanced.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - ../peripherals/crc/crc_pol.yaml
 - ../peripherals/rcc/rcc_l4.yaml
 - ../peripherals/rcc/rcc_l4_usart2_3.yaml
 - ../peripherals/rcc/rcc_l4_uart4.yaml
 - ../peripherals/rcc/rcc_l4_uart5.yaml
 - common_patches/tim/common.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - common_patches/tim/v2/l4.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim16.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - ../peripherals/tim/v2/ccm.yaml
 - collect/tim/ccr.yaml
 - ../peripherals/dma/dma_v1_with_remapping.yaml
 - collect/dma/v1.yaml
 - ../peripherals/exti/exti.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/lpuart_v2A.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - common_patches/rtc/alarm.yaml
 - common_patches/rtc/rtc_cr.yaml
 - collect/rtc/alarm.yaml
 - collect/rtc/bkpr.yaml
 - collect/tsc/iogcr.yaml
 - ./common_patches/flash/flash_boot0s.yaml
 - ../peripherals/fw/fw_l0_l4.yaml
 - common_patches/dma/interrupt_names.yaml
 - ./common_patches/adc/l4.yaml
 - ./common_patches/adc/l4_smpr.yaml
 - ./common_patches/adc/l4_sqr1.yaml
 - ./common_patches/spi/rename_dff_tifrfe.yaml
 - ./common_patches/dbgmcu/l4_apb_fzr_rename.yaml
 - ../peripherals/spi/spi_l4.yaml
 - ./common_patches/tim/l4_tim15_ch2.yaml
 - common_patches/adc/adc_common_group_name.yaml
 - ./common_patches/comp/l4xx_comp_reg_rename.yaml
 - ../peripherals/comp/comp_l4x6.yaml
 - ./common_patches/dac/dac_rename_stm32l4xx.yaml
 - ../peripherals/dac/dac_l4xx.yaml
 - ../peripherals/opamp/opamp_l4.yaml
