INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/ppu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/ppu_regfile_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_regfile_sim
