
Beethoven-clock_master_64KB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009344  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08009400  08009400  0000a400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094f4  080094f4  0000b09c  2**0
                  CONTENTS
  4 .ARM          00000000  080094f4  080094f4  0000b09c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080094f4  080094f4  0000b09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094f4  080094f4  0000a4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080094f8  080094f8  0000a4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  080094fc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a1c  2000009c  08009598  0000b09c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ab8  08009598  0000bab8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fcc  00000000  00000000  0000b0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036b0  00000000  00000000  00023090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e8  00000000  00000000  00026740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011dc  00000000  00000000  00027e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194f5  00000000  00000000  00029004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c611  00000000  00000000  000424f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c635  00000000  00000000  0005eb0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb13f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000534c  00000000  00000000  000fb184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001004d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000009c 	.word	0x2000009c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080093e8 	.word	0x080093e8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000a0 	.word	0x200000a0
 8000100:	080093e8 	.word	0x080093e8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5b0      	push	{r4, r5, r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231e      	movs	r3, #30
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-low hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	6818      	ldr	r0, [r3, #0]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	899b      	ldrh	r3, [r3, #12]
 8000258:	2200      	movs	r2, #0
 800025a:	0019      	movs	r1, r3
 800025c:	f004 f80f 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	6818      	ldr	r0, [r3, #0]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	899b      	ldrh	r3, [r3, #12]
 800026a:	2201      	movs	r2, #1
 800026c:	0019      	movs	r1, r3
 800026e:	f004 f806 	bl	800427e <HAL_GPIO_WritePin>

	/*
	 *  Delay for 500 ms using hardware timer
	 */
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	0018      	movs	r0, r3
 8000278:	f008 f8b6 	bl	80083e8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	0018      	movs	r0, r3
 8000282:	f008 f865 	bl	8008350 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028e:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000290:	46c0      	nop			@ (mov r8, r8)
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	69bb      	ldr	r3, [r7, #24]
 800029c:	1ad2      	subs	r2, r2, r3
 800029e:	2380      	movs	r3, #128	@ 0x80
 80002a0:	021b      	lsls	r3, r3, #8
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f5      	bcc.n	8000292 <capTouch_Init+0x76>

    // Determines the number of times to try each initialization step
	uint8_t numTries = 3;
 80002a6:	231f      	movs	r3, #31
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	2203      	movs	r2, #3
 80002ac:	701a      	strb	r2, [r3, #0]

	// Verify device ID
		uint8_t deviceIDRet = 0x00;
 80002ae:	2317      	movs	r3, #23
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	2200      	movs	r2, #0
 80002b4:	701a      	strb	r2, [r3, #0]

		while(numTries != 0) {
 80002b6:	e014      	b.n	80002e2 <capTouch_Init+0xc6>
			halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b8:	251e      	movs	r5, #30
 80002ba:	197c      	adds	r4, r7, r5
 80002bc:	2317      	movs	r3, #23
 80002be:	18fa      	adds	r2, r7, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	0011      	movs	r1, r2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f000 f8ad 	bl	8000424 <capTouch_ReadDeviceID>
 80002ca:	0003      	movs	r3, r0
 80002cc:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80002ce:	197b      	adds	r3, r7, r5
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d00b      	beq.n	80002ee <capTouch_Init+0xd2>
				break;

			numTries--;
 80002d6:	211f      	movs	r1, #31
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	3a01      	subs	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80002e2:	231f      	movs	r3, #31
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d1e5      	bne.n	80002b8 <capTouch_Init+0x9c>
 80002ec:	e000      	b.n	80002f0 <capTouch_Init+0xd4>
				break;
 80002ee:	46c0      	nop			@ (mov r8, r8)
		}
		if(deviceIDRet != DEVICE_ID || numTries == 0) {
 80002f0:	2317      	movs	r3, #23
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80002f8:	d104      	bne.n	8000304 <capTouch_Init+0xe8>
 80002fa:	231f      	movs	r3, #31
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d101      	bne.n	8000308 <capTouch_Init+0xec>
			return 1;
 8000304:	2301      	movs	r3, #1
 8000306:	e089      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->deviceID = deviceIDRet;
 8000308:	2317      	movs	r3, #23
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781a      	ldrb	r2, [r3, #0]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	739a      	strb	r2, [r3, #14]

		numTries = 3;
 8000312:	231f      	movs	r3, #31
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	2203      	movs	r2, #3
 8000318:	701a      	strb	r2, [r3, #0]

	// Force Device Recalibration
		while(numTries != 0) {
 800031a:	e019      	b.n	8000350 <capTouch_Init+0x134>
			halRet = capTouch_Recalibrate(capTouch);
 800031c:	231e      	movs	r3, #30
 800031e:	18fc      	adds	r4, r7, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	0018      	movs	r0, r3
 8000324:	f000 f8c0 	bl	80004a8 <capTouch_Recalibrate>
 8000328:	0003      	movs	r3, r0
 800032a:	7023      	strb	r3, [r4, #0]

			// Wait until calibration sequence completes
			while(capTouch_checkCal(capTouch)) {}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	0018      	movs	r0, r3
 8000332:	f000 f8db 	bl	80004ec <capTouch_checkCal>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d1f9      	bne.n	800032e <capTouch_Init+0x112>

			if (halRet == HAL_OK)
 800033a:	231e      	movs	r3, #30
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d00b      	beq.n	800035c <capTouch_Init+0x140>
				break;

			numTries--;
 8000344:	211f      	movs	r1, #31
 8000346:	187b      	adds	r3, r7, r1
 8000348:	781a      	ldrb	r2, [r3, #0]
 800034a:	187b      	adds	r3, r7, r1
 800034c:	3a01      	subs	r2, #1
 800034e:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 8000350:	231f      	movs	r3, #31
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e0      	bne.n	800031c <capTouch_Init+0x100>
 800035a:	e000      	b.n	800035e <capTouch_Init+0x142>
				break;
 800035c:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 800035e:	231f      	movs	r3, #31
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d101      	bne.n	800036c <capTouch_Init+0x150>
			return 2;
 8000368:	2302      	movs	r3, #2
 800036a:	e057      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 800036c:	231f      	movs	r3, #31
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	2203      	movs	r2, #3
 8000372:	701a      	strb	r2, [r3, #0]

	// Get initial reading of channels
		while(numTries != 0) {
 8000374:	e011      	b.n	800039a <capTouch_Init+0x17e>

			halRet = capTouch_readChannels(capTouch);
 8000376:	251e      	movs	r5, #30
 8000378:	197c      	adds	r4, r7, r5
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	0018      	movs	r0, r3
 800037e:	f000 f8f9 	bl	8000574 <capTouch_readChannels>
 8000382:	0003      	movs	r3, r0
 8000384:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 8000386:	197b      	adds	r3, r7, r5
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d00b      	beq.n	80003a6 <capTouch_Init+0x18a>
				break;

			numTries--;
 800038e:	211f      	movs	r1, #31
 8000390:	187b      	adds	r3, r7, r1
 8000392:	781a      	ldrb	r2, [r3, #0]
 8000394:	187b      	adds	r3, r7, r1
 8000396:	3a01      	subs	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 800039a:	231f      	movs	r3, #31
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1e8      	bne.n	8000376 <capTouch_Init+0x15a>
 80003a4:	e000      	b.n	80003a8 <capTouch_Init+0x18c>
				break;
 80003a6:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003a8:	231f      	movs	r3, #31
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d101      	bne.n	80003b6 <capTouch_Init+0x19a>
			return 3;
 80003b2:	2303      	movs	r3, #3
 80003b4:	e032      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 80003b6:	231f      	movs	r3, #31
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	2203      	movs	r2, #3
 80003bc:	701a      	strb	r2, [r3, #0]

	// Enable keys based on passed initialization byte
		while(numTries != 0) {
 80003be:	e015      	b.n	80003ec <capTouch_Init+0x1d0>

			halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 80003c0:	251e      	movs	r5, #30
 80003c2:	197c      	adds	r4, r7, r5
 80003c4:	2334      	movs	r3, #52	@ 0x34
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	781a      	ldrb	r2, [r3, #0]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 f914 	bl	80005fc <capTouch_enableKeys>
 80003d4:	0003      	movs	r3, r0
 80003d6:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80003d8:	197b      	adds	r3, r7, r5
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d00b      	beq.n	80003f8 <capTouch_Init+0x1dc>
				break;

			numTries--;
 80003e0:	211f      	movs	r1, #31
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	3a01      	subs	r2, #1
 80003ea:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80003ec:	231f      	movs	r3, #31
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d1e4      	bne.n	80003c0 <capTouch_Init+0x1a4>
 80003f6:	e000      	b.n	80003fa <capTouch_Init+0x1de>
				break;
 80003f8:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003fa:	231f      	movs	r3, #31
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <capTouch_Init+0x1ec>
			return 4;
 8000404:	2304      	movs	r3, #4
 8000406:	e009      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->keys = keyEnFlags;
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	2234      	movs	r2, #52	@ 0x34
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	7812      	ldrb	r2, [r2, #0]
 8000410:	73da      	strb	r2, [r3, #15]

		numTries = 3;
 8000412:	231f      	movs	r3, #31
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	2203      	movs	r2, #3
 8000418:	701a      	strb	r2, [r3, #0]

	return 0;
 800041a:	2300      	movs	r3, #0

}
 800041c:	0018      	movs	r0, r3
 800041e:	46bd      	mov	sp, r7
 8000420:	b008      	add	sp, #32
 8000422:	bdb0      	pop	{r4, r5, r7, pc}

08000424 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	b087      	sub	sp, #28
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 800042e:	230e      	movs	r3, #14
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000436:	250f      	movs	r5, #15
 8000438:	197b      	adds	r3, r7, r5
 800043a:	2200      	movs	r2, #0
 800043c:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 800043e:	210c      	movs	r1, #12
 8000440:	187b      	adds	r3, r7, r1
 8000442:	4a18      	ldr	r2, [pc, #96]	@ (80004a4 <capTouch_ReadDeviceID+0x80>)
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	197c      	adds	r4, r7, r5
 800044e:	187a      	adds	r2, r7, r1
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2301      	movs	r3, #1
 8000458:	2136      	movs	r1, #54	@ 0x36
 800045a:	f004 f819 	bl	8004490 <HAL_I2C_Master_Transmit>
 800045e:	0003      	movs	r3, r0
 8000460:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000462:	197b      	adds	r3, r7, r5
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d002      	beq.n	8000470 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 800046a:	197b      	adds	r3, r7, r5
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	e014      	b.n	800049a <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	6818      	ldr	r0, [r3, #0]
 8000474:	250f      	movs	r5, #15
 8000476:	197c      	adds	r4, r7, r5
 8000478:	260e      	movs	r6, #14
 800047a:	19ba      	adds	r2, r7, r6
 800047c:	2301      	movs	r3, #1
 800047e:	425b      	negs	r3, r3
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	2136      	movs	r1, #54	@ 0x36
 8000486:	f004 f92d 	bl	80046e4 <HAL_I2C_Master_Receive>
 800048a:	0003      	movs	r3, r0
 800048c:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 800048e:	19bb      	adds	r3, r7, r6
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000496:	197b      	adds	r3, r7, r5
 8000498:	781b      	ldrb	r3, [r3, #0]

}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	b005      	add	sp, #20
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	08009400 	.word	0x08009400

080004a8 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af02      	add	r7, sp, #8
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004b0:	210f      	movs	r1, #15
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 80004b8:	260c      	movs	r6, #12
 80004ba:	19bb      	adds	r3, r7, r6
 80004bc:	22c8      	movs	r2, #200	@ 0xc8
 80004be:	4252      	negs	r2, r2
 80004c0:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	6818      	ldr	r0, [r3, #0]
 80004c6:	000d      	movs	r5, r1
 80004c8:	187c      	adds	r4, r7, r1
 80004ca:	19ba      	adds	r2, r7, r6
 80004cc:	2301      	movs	r3, #1
 80004ce:	425b      	negs	r3, r3
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	2302      	movs	r3, #2
 80004d4:	2136      	movs	r1, #54	@ 0x36
 80004d6:	f003 ffdb 	bl	8004490 <HAL_I2C_Master_Transmit>
 80004da:	0003      	movs	r3, r0
 80004dc:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 80004de:	197b      	adds	r3, r7, r5
 80004e0:	781b      	ldrb	r3, [r3, #0]

}
 80004e2:	0018      	movs	r0, r3
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b005      	add	sp, #20
 80004e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004ec <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	b087      	sub	sp, #28
 80004f0:	af02      	add	r7, sp, #8
 80004f2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004f4:	210f      	movs	r1, #15
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80004fc:	230d      	movs	r3, #13
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	2200      	movs	r2, #0
 8000502:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 8000504:	260c      	movs	r6, #12
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	4a19      	ldr	r2, [pc, #100]	@ (8000570 <capTouch_checkCal+0x84>)
 800050a:	7812      	ldrb	r2, [r2, #0]
 800050c:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6818      	ldr	r0, [r3, #0]
 8000512:	000d      	movs	r5, r1
 8000514:	187c      	adds	r4, r7, r1
 8000516:	19ba      	adds	r2, r7, r6
 8000518:	2301      	movs	r3, #1
 800051a:	425b      	negs	r3, r3
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2301      	movs	r3, #1
 8000520:	2136      	movs	r1, #54	@ 0x36
 8000522:	f003 ffb5 	bl	8004490 <HAL_I2C_Master_Transmit>
 8000526:	0003      	movs	r3, r0
 8000528:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800052a:	197b      	adds	r3, r7, r5
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d002      	beq.n	8000538 <capTouch_checkCal+0x4c>
		return halRet;
 8000532:	197b      	adds	r3, r7, r5
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	e016      	b.n	8000566 <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	230f      	movs	r3, #15
 800053e:	18fc      	adds	r4, r7, r3
 8000540:	250d      	movs	r5, #13
 8000542:	197a      	adds	r2, r7, r5
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2301      	movs	r3, #1
 800054c:	2136      	movs	r1, #54	@ 0x36
 800054e:	f004 f8c9 	bl	80046e4 <HAL_I2C_Master_Receive>
 8000552:	0003      	movs	r3, r0
 8000554:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000556:	197b      	adds	r3, r7, r5
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	210e      	movs	r1, #14
 800055c:	187b      	adds	r3, r7, r1
 800055e:	09d2      	lsrs	r2, r2, #7
 8000560:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	781b      	ldrb	r3, [r3, #0]

}
 8000566:	0018      	movs	r0, r3
 8000568:	46bd      	mov	sp, r7
 800056a:	b005      	add	sp, #20
 800056c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	08009404 	.word	0x08009404

08000574 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	b087      	sub	sp, #28
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800057c:	210f      	movs	r1, #15
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000584:	230e      	movs	r3, #14
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800058c:	260c      	movs	r6, #12
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	4a19      	ldr	r2, [pc, #100]	@ (80005f8 <capTouch_readChannels+0x84>)
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	000d      	movs	r5, r1
 800059c:	187c      	adds	r4, r7, r1
 800059e:	19ba      	adds	r2, r7, r6
 80005a0:	2301      	movs	r3, #1
 80005a2:	425b      	negs	r3, r3
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2301      	movs	r3, #1
 80005a8:	2136      	movs	r1, #54	@ 0x36
 80005aa:	f003 ff71 	bl	8004490 <HAL_I2C_Master_Transmit>
 80005ae:	0003      	movs	r3, r0
 80005b0:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80005b2:	197b      	adds	r3, r7, r5
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <capTouch_readChannels+0x4c>
		return halRet;
 80005ba:	197b      	adds	r3, r7, r5
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	e017      	b.n	80005f0 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	250f      	movs	r5, #15
 80005c6:	197c      	adds	r4, r7, r5
 80005c8:	260e      	movs	r6, #14
 80005ca:	19ba      	adds	r2, r7, r6
 80005cc:	2301      	movs	r3, #1
 80005ce:	425b      	negs	r3, r3
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2301      	movs	r3, #1
 80005d4:	2136      	movs	r1, #54	@ 0x36
 80005d6:	f004 f885 	bl	80046e4 <HAL_I2C_Master_Receive>
 80005da:	0003      	movs	r3, r0
 80005dc:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 80005de:	19bb      	adds	r3, r7, r6
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	227f      	movs	r2, #127	@ 0x7f
 80005e4:	4013      	ands	r3, r2
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	741a      	strb	r2, [r3, #16]

	return halRet;
 80005ec:	197b      	adds	r3, r7, r5
 80005ee:	781b      	ldrb	r3, [r3, #0]

}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b005      	add	sp, #20
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	08009408 	.word	0x08009408

080005fc <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	b08b      	sub	sp, #44	@ 0x2c
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	000a      	movs	r2, r1
 8000606:	1cfb      	adds	r3, r7, #3
 8000608:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800060a:	241e      	movs	r4, #30
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000612:	2314      	movs	r3, #20
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	4a39      	ldr	r2, [pc, #228]	@ (80006fc <capTouch_enableKeys+0x100>)
 8000618:	6811      	ldr	r1, [r2, #0]
 800061a:	6019      	str	r1, [r3, #0]
 800061c:	8891      	ldrh	r1, [r2, #4]
 800061e:	8099      	strh	r1, [r3, #4]
 8000620:	7992      	ldrb	r2, [r2, #6]
 8000622:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000624:	260c      	movs	r6, #12
 8000626:	19bb      	adds	r3, r7, r6
 8000628:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <capTouch_enableKeys+0x104>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	6019      	str	r1, [r3, #0]
 800062e:	8891      	ldrh	r1, [r2, #4]
 8000630:	8099      	strh	r1, [r3, #4]
 8000632:	7992      	ldrb	r2, [r2, #6]
 8000634:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	0025      	movs	r5, r4
 800063c:	193c      	adds	r4, r7, r4
 800063e:	19ba      	adds	r2, r7, r6
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2301      	movs	r3, #1
 8000648:	2136      	movs	r1, #54	@ 0x36
 800064a:	f003 ff21 	bl	8004490 <HAL_I2C_Master_Transmit>
 800064e:	0003      	movs	r3, r0
 8000650:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000652:	197b      	adds	r3, r7, r5
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <capTouch_enableKeys+0x64>
		return halRet;
 800065a:	197b      	adds	r3, r7, r5
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	e049      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6818      	ldr	r0, [r3, #0]
 8000664:	251e      	movs	r5, #30
 8000666:	197c      	adds	r4, r7, r5
 8000668:	2314      	movs	r3, #20
 800066a:	18fa      	adds	r2, r7, r3
 800066c:	2301      	movs	r3, #1
 800066e:	425b      	negs	r3, r3
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2307      	movs	r3, #7
 8000674:	2136      	movs	r1, #54	@ 0x36
 8000676:	f004 f835 	bl	80046e4 <HAL_I2C_Master_Receive>
 800067a:	0003      	movs	r3, r0
 800067c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800067e:	197b      	adds	r3, r7, r5
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <capTouch_enableKeys+0x90>
		return halRet;
 8000686:	197b      	adds	r3, r7, r5
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	e033      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800068c:	231f      	movs	r3, #31
 800068e:	18fb      	adds	r3, r7, r3
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
 8000694:	e01c      	b.n	80006d0 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 8000696:	201f      	movs	r0, #31
 8000698:	183b      	adds	r3, r7, r0
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2414      	movs	r4, #20
 800069e:	193a      	adds	r2, r7, r4
 80006a0:	5cd3      	ldrb	r3, [r2, r3]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	7819      	ldrb	r1, [r3, #0]
 80006aa:	183b      	adds	r3, r7, r0
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4119      	asrs	r1, r3
 80006b0:	000b      	movs	r3, r1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2101      	movs	r1, #1
 80006b6:	400b      	ands	r3, r1
 80006b8:	b2d9      	uxtb	r1, r3
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	434a      	muls	r2, r1
 80006c0:	b2d1      	uxtb	r1, r2
 80006c2:	193a      	adds	r2, r7, r4
 80006c4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	781a      	ldrb	r2, [r3, #0]
 80006ca:	183b      	adds	r3, r7, r0
 80006cc:	3201      	adds	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
 80006d0:	231f      	movs	r3, #31
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b06      	cmp	r3, #6
 80006d8:	d9dd      	bls.n	8000696 <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 80006da:	251e      	movs	r5, #30
 80006dc:	197c      	adds	r4, r7, r5
 80006de:	2314      	movs	r3, #20
 80006e0:	18fa      	adds	r2, r7, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	0011      	movs	r1, r2
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 f80c 	bl	8000704 <capTouch_SetAveragingFactor>
 80006ec:	0003      	movs	r3, r0
 80006ee:	7023      	strb	r3, [r4, #0]

	return halRet;
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	781b      	ldrb	r3, [r3, #0]

}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	@ 0x24
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fc:	0800940c 	.word	0x0800940c
 8000700:	08009414 	.word	0x08009414

08000704 <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 8000704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000706:	b08b      	sub	sp, #44	@ 0x2c
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800070e:	241e      	movs	r4, #30
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000716:	2314      	movs	r3, #20
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	4a5d      	ldr	r2, [pc, #372]	@ (8000890 <capTouch_SetAveragingFactor+0x18c>)
 800071c:	6811      	ldr	r1, [r2, #0]
 800071e:	6019      	str	r1, [r3, #0]
 8000720:	8891      	ldrh	r1, [r2, #4]
 8000722:	8099      	strh	r1, [r3, #4]
 8000724:	7992      	ldrb	r2, [r2, #6]
 8000726:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000728:	260c      	movs	r6, #12
 800072a:	19bb      	adds	r3, r7, r6
 800072c:	4a59      	ldr	r2, [pc, #356]	@ (8000894 <capTouch_SetAveragingFactor+0x190>)
 800072e:	6811      	ldr	r1, [r2, #0]
 8000730:	6019      	str	r1, [r3, #0]
 8000732:	8891      	ldrh	r1, [r2, #4]
 8000734:	8099      	strh	r1, [r3, #4]
 8000736:	7992      	ldrb	r2, [r2, #6]
 8000738:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	0025      	movs	r5, r4
 8000740:	193c      	adds	r4, r7, r4
 8000742:	19ba      	adds	r2, r7, r6
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	2136      	movs	r1, #54	@ 0x36
 800074e:	f003 fe9f 	bl	8004490 <HAL_I2C_Master_Transmit>
 8000752:	0003      	movs	r3, r0
 8000754:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000756:	197b      	adds	r3, r7, r5
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <capTouch_SetAveragingFactor+0x60>
		return halRet;
 800075e:	197b      	adds	r3, r7, r5
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	e090      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	251e      	movs	r5, #30
 800076a:	197c      	adds	r4, r7, r5
 800076c:	2314      	movs	r3, #20
 800076e:	18fa      	adds	r2, r7, r3
 8000770:	2301      	movs	r3, #1
 8000772:	425b      	negs	r3, r3
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2307      	movs	r3, #7
 8000778:	2136      	movs	r1, #54	@ 0x36
 800077a:	f003 ffb3 	bl	80046e4 <HAL_I2C_Master_Receive>
 800077e:	0003      	movs	r3, r0
 8000780:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000782:	197b      	adds	r3, r7, r5
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 800078a:	197b      	adds	r3, r7, r5
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	e07a      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 8000790:	2308      	movs	r3, #8
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2200      	movs	r2, #0
 8000796:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 8000798:	231d      	movs	r3, #29
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80007a0:	231f      	movs	r3, #31
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e041      	b.n	800082e <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80007aa:	241f      	movs	r4, #31
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2214      	movs	r2, #20
 80007b2:	18ba      	adds	r2, r7, r2
 80007b4:	5cd2      	ldrb	r2, [r2, r3]
 80007b6:	201d      	movs	r0, #29
 80007b8:	183b      	adds	r3, r7, r0
 80007ba:	2103      	movs	r1, #3
 80007bc:	400a      	ands	r2, r1
 80007be:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	18d3      	adds	r3, r2, r3
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	251c      	movs	r5, #28
 80007cc:	197b      	adds	r3, r7, r5
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 80007d2:	183b      	adds	r3, r7, r0
 80007d4:	1839      	adds	r1, r7, r0
 80007d6:	197a      	adds	r2, r7, r5
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	430a      	orrs	r2, r1
 80007de:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	220c      	movs	r2, #12
 80007e6:	18ba      	adds	r2, r7, r2
 80007e8:	5cd2      	ldrb	r2, [r2, r3]
 80007ea:	2108      	movs	r1, #8
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	183a      	adds	r2, r7, r0
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	251e      	movs	r5, #30
 80007fe:	197c      	adds	r4, r7, r5
 8000800:	187a      	adds	r2, r7, r1
 8000802:	2301      	movs	r3, #1
 8000804:	425b      	negs	r3, r3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	2136      	movs	r1, #54	@ 0x36
 800080c:	f003 fe40 	bl	8004490 <HAL_I2C_Master_Transmit>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 800081c:	197b      	adds	r3, r7, r5
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e031      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 8000822:	211f      	movs	r1, #31
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	187b      	adds	r3, r7, r1
 800082a:	3201      	adds	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	231f      	movs	r3, #31
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b06      	cmp	r3, #6
 8000836:	d9b8      	bls.n	80007aa <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6818      	ldr	r0, [r3, #0]
 800083c:	251e      	movs	r5, #30
 800083e:	197c      	adds	r4, r7, r5
 8000840:	230c      	movs	r3, #12
 8000842:	18fa      	adds	r2, r7, r3
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	2301      	movs	r3, #1
 800084c:	2136      	movs	r1, #54	@ 0x36
 800084e:	f003 fe1f 	bl	8004490 <HAL_I2C_Master_Transmit>
 8000852:	0003      	movs	r3, r0
 8000854:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000856:	197b      	adds	r3, r7, r5
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <capTouch_SetAveragingFactor+0x160>
		return halRet;
 800085e:	197b      	adds	r3, r7, r5
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	e010      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	251e      	movs	r5, #30
 800086a:	197c      	adds	r4, r7, r5
 800086c:	2314      	movs	r3, #20
 800086e:	18fa      	adds	r2, r7, r3
 8000870:	2301      	movs	r3, #1
 8000872:	425b      	negs	r3, r3
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2307      	movs	r3, #7
 8000878:	2136      	movs	r1, #54	@ 0x36
 800087a:	f003 ff33 	bl	80046e4 <HAL_I2C_Master_Receive>
 800087e:	0003      	movs	r3, r0
 8000880:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000882:	197b      	adds	r3, r7, r5
 8000884:	781b      	ldrb	r3, [r3, #0]

}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b009      	add	sp, #36	@ 0x24
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	0800940c 	.word	0x0800940c
 8000894:	08009414 	.word	0x08009414

08000898 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	b08b      	sub	sp, #44	@ 0x2c
 800089c:	af02      	add	r7, sp, #8
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80008a2:	231e      	movs	r3, #30
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80008aa:	2314      	movs	r3, #20
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	4a31      	ldr	r2, [pc, #196]	@ (8000974 <capTouch_SetDetectionIntegrator+0xdc>)
 80008b0:	6811      	ldr	r1, [r2, #0]
 80008b2:	6019      	str	r1, [r3, #0]
 80008b4:	8891      	ldrh	r1, [r2, #4]
 80008b6:	8099      	strh	r1, [r3, #4]
 80008b8:	7992      	ldrb	r2, [r2, #6]
 80008ba:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 80008bc:	2310      	movs	r3, #16
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	2200      	movs	r2, #0
 80008c2:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80008c4:	231f      	movs	r3, #31
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
 80008cc:	e022      	b.n	8000914 <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 80008ce:	251f      	movs	r5, #31
 80008d0:	197b      	adds	r3, r7, r5
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2214      	movs	r2, #20
 80008d6:	18ba      	adds	r2, r7, r2
 80008d8:	5cd2      	ldrb	r2, [r2, r3]
 80008da:	2110      	movs	r1, #16
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 80008e0:	197b      	adds	r3, r7, r5
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	18d3      	adds	r3, r2, r3
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	231e      	movs	r3, #30
 80008f4:	18fc      	adds	r4, r7, r3
 80008f6:	187a      	adds	r2, r7, r1
 80008f8:	2301      	movs	r3, #1
 80008fa:	425b      	negs	r3, r3
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2302      	movs	r3, #2
 8000900:	2136      	movs	r1, #54	@ 0x36
 8000902:	f003 fdc5 	bl	8004490 <HAL_I2C_Master_Transmit>
 8000906:	0003      	movs	r3, r0
 8000908:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 800090a:	197b      	adds	r3, r7, r5
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	197b      	adds	r3, r7, r5
 8000910:	3201      	adds	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	231f      	movs	r3, #31
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b06      	cmp	r3, #6
 800091c:	d9d7      	bls.n	80008ce <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800091e:	2608      	movs	r6, #8
 8000920:	19bb      	adds	r3, r7, r6
 8000922:	4a15      	ldr	r2, [pc, #84]	@ (8000978 <capTouch_SetDetectionIntegrator+0xe0>)
 8000924:	6811      	ldr	r1, [r2, #0]
 8000926:	6019      	str	r1, [r3, #0]
 8000928:	8891      	ldrh	r1, [r2, #4]
 800092a:	8099      	strh	r1, [r3, #4]
 800092c:	7992      	ldrb	r2, [r2, #6]
 800092e:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	251e      	movs	r5, #30
 8000936:	197c      	adds	r4, r7, r5
 8000938:	2314      	movs	r3, #20
 800093a:	18fa      	adds	r2, r7, r3
 800093c:	2301      	movs	r3, #1
 800093e:	425b      	negs	r3, r3
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2301      	movs	r3, #1
 8000944:	2136      	movs	r1, #54	@ 0x36
 8000946:	f003 fda3 	bl	8004490 <HAL_I2C_Master_Transmit>
 800094a:	0003      	movs	r3, r0
 800094c:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	197c      	adds	r4, r7, r5
 8000954:	19ba      	adds	r2, r7, r6
 8000956:	2301      	movs	r3, #1
 8000958:	425b      	negs	r3, r3
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2307      	movs	r3, #7
 800095e:	2136      	movs	r1, #54	@ 0x36
 8000960:	f003 fec0 	bl	80046e4 <HAL_I2C_Master_Receive>
 8000964:	0003      	movs	r3, r0
 8000966:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000968:	197b      	adds	r3, r7, r5
 800096a:	781b      	ldrb	r3, [r3, #0]

}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b009      	add	sp, #36	@ 0x24
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	0800941c 	.word	0x0800941c
 8000978:	0800940c 	.word	0x0800940c

0800097c <NAU8315YG_Init>:

#ifndef NAU8315YG_H_
#include "../Inc/NAU8315YG.h"
#endif

void NAU8315YG_Init(NAU8315YG *nau, I2S_HandleTypeDef *hi2s, GPIO_TypeDef *enablePort, uint32_t enablePin) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	603b      	str	r3, [r7, #0]

	nau->hi2s = hi2s;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	601a      	str	r2, [r3, #0]

	nau->enablePort = enablePort;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	605a      	str	r2, [r3, #4]
	nau->enablePin = enablePin;
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	683a      	ldr	r2, [r7, #0]
 800099a:	609a      	str	r2, [r3, #8]

	NAU8315YG_AmpDisable(nau);
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 f818 	bl	80009d4 <NAU8315YG_AmpDisable>

}
 80009a4:	46c0      	nop			@ (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b004      	add	sp, #16
 80009aa:	bd80      	pop	{r7, pc}

080009ac <NAU8315YG_AmpEnable>:

void NAU8315YG_AmpEnable(NAU8315YG *nau) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]

	// Set enable pin high
	HAL_GPIO_WritePin(nau->enablePort, nau->enablePin, GPIO_PIN_SET);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6858      	ldr	r0, [r3, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	b29b      	uxth	r3, r3
 80009be:	2201      	movs	r2, #1
 80009c0:	0019      	movs	r1, r3
 80009c2:	f003 fc5c 	bl	800427e <HAL_GPIO_WritePin>

	nau->ampEnableFlag = 1;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2201      	movs	r2, #1
 80009ca:	731a      	strb	r2, [r3, #12]

}
 80009cc:	46c0      	nop			@ (mov r8, r8)
 80009ce:	46bd      	mov	sp, r7
 80009d0:	b002      	add	sp, #8
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <NAU8315YG_AmpDisable>:


void NAU8315YG_AmpDisable(NAU8315YG *nau) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

	// Set enable pin high
	HAL_GPIO_WritePin(nau->enablePort, nau->enablePin, GPIO_PIN_RESET);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6858      	ldr	r0, [r3, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	2200      	movs	r2, #0
 80009e8:	0019      	movs	r1, r3
 80009ea:	f003 fc48 	bl	800427e <HAL_GPIO_WritePin>

	nau->ampEnableFlag = 0;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2200      	movs	r2, #0
 80009f2:	731a      	strb	r2, [r3, #12]

}
 80009f4:	46c0      	nop			@ (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b002      	add	sp, #8
 80009fa:	bd80      	pop	{r7, pc}

080009fc <W25Q_Init>:
#endif


uint8_t W25Q_Init(W25Q *wq, GPIO_TypeDef *nCSPort, GPIO_TypeDef *nWPPort, GPIO_TypeDef *nHOLDPort,
					uint32_t nCSPin, uint32_t nWPPin, uint32_t nHOLDPin, SPI_HandleTypeDef *hspi,
					uint8_t devID, uint8_t isQuadChip, uint8_t driveStrength) {
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	b087      	sub	sp, #28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
 8000a08:	603b      	str	r3, [r7, #0]

	// Map struct GPIO Ports & Pins to passed parameters
	wq->nCSPort = nCSPort;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	68ba      	ldr	r2, [r7, #8]
 8000a0e:	601a      	str	r2, [r3, #0]
	wq->nWPPort = nWPPort;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	605a      	str	r2, [r3, #4]
	wq->nHOLDPort = nHOLDPort;
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	609a      	str	r2, [r3, #8]

	wq->nCSPin = nCSPin;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000a20:	60da      	str	r2, [r3, #12]
	wq->nWPPin = nWPPin;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a26:	611a      	str	r2, [r3, #16]
	wq->nHOLDPin = nHOLDPin;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a2c:	615a      	str	r2, [r3, #20]

	wq->hspi = hspi;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a32:	619a      	str	r2, [r3, #24]

	wq->quadEnable = isQuadChip;		// Default state depends on PN of chip.
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	223c      	movs	r2, #60	@ 0x3c
 8000a38:	2108      	movs	r1, #8
 8000a3a:	1852      	adds	r2, r2, r1
 8000a3c:	19d2      	adds	r2, r2, r7
 8000a3e:	2125      	movs	r1, #37	@ 0x25
 8000a40:	7812      	ldrb	r2, [r2, #0]
 8000a42:	545a      	strb	r2, [r3, r1]
	wq->writeEnable = 0;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2223      	movs	r2, #35	@ 0x23
 8000a48:	2100      	movs	r1, #0
 8000a4a:	5499      	strb	r1, [r3, r2]

	// Set CS pin high
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	6818      	ldr	r0, [r3, #0]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	2201      	movs	r2, #1
 8000a58:	0019      	movs	r1, r3
 8000a5a:	f003 fc10 	bl	800427e <HAL_GPIO_WritePin>

	// Set hold pin high (Disable)
	HAL_GPIO_WritePin(wq->nHOLDPort, wq->nHOLDPin, GPIO_PIN_SET);
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	6898      	ldr	r0, [r3, #8]
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	2201      	movs	r2, #1
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	f003 fc07 	bl	800427e <HAL_GPIO_WritePin>

	// Set WP pin high (disable)
	HAL_GPIO_WritePin(wq->nWPPort, wq->nWPPin, GPIO_PIN_SET);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	6858      	ldr	r0, [r3, #4]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	691b      	ldr	r3, [r3, #16]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	0019      	movs	r1, r3
 8000a7e:	f003 fbfe 	bl	800427e <HAL_GPIO_WritePin>

	// HAL status handle used to indicate error messages
	HAL_StatusTypeDef halRet = HAL_OK;
 8000a82:	2116      	movs	r1, #22
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	701a      	strb	r2, [r3, #0]

	uint8_t returnInc = 1;			// Integer error code return, incremented after successful things.
 8000a8a:	2617      	movs	r6, #23
 8000a8c:	19bb      	adds	r3, r7, r6
 8000a8e:	2201      	movs	r2, #1
 8000a90:	701a      	strb	r2, [r3, #0]

	uint8_t errorsEnabled = 1;		// Use for debugging
 8000a92:	2315      	movs	r3, #21
 8000a94:	18fb      	adds	r3, r7, r3
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]

	// Release from power down mode
	halRet = W25Q_ReleasePowerDown(wq);
 8000a9a:	000d      	movs	r5, r1
 8000a9c:	187c      	adds	r4, r7, r1
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f000 f8ea 	bl	8000c7a <W25Q_ReleasePowerDown>
 8000aa6:	0003      	movs	r3, r0
 8000aa8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000aaa:	197b      	adds	r3, r7, r5
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d007      	beq.n	8000ac2 <W25Q_Init+0xc6>
 8000ab2:	2315      	movs	r3, #21
 8000ab4:	18fb      	adds	r3, r7, r3
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d002      	beq.n	8000ac2 <W25Q_Init+0xc6>
		return returnInc;
 8000abc:	19bb      	adds	r3, r7, r6
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	e0d7      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000ac2:	2517      	movs	r5, #23
 8000ac4:	197b      	adds	r3, r7, r5
 8000ac6:	781a      	ldrb	r2, [r3, #0]
 8000ac8:	197b      	adds	r3, r7, r5
 8000aca:	3201      	adds	r2, #1
 8000acc:	701a      	strb	r2, [r3, #0]

	// Reset Device
	halRet = W25Q_ChipReset(wq);
 8000ace:	2616      	movs	r6, #22
 8000ad0:	19bc      	adds	r4, r7, r6
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f000 fc45 	bl	8001364 <W25Q_ChipReset>
 8000ada:	0003      	movs	r3, r0
 8000adc:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000ade:	19bb      	adds	r3, r7, r6
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d007      	beq.n	8000af6 <W25Q_Init+0xfa>
 8000ae6:	2315      	movs	r3, #21
 8000ae8:	18fb      	adds	r3, r7, r3
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d002      	beq.n	8000af6 <W25Q_Init+0xfa>
		return returnInc;
 8000af0:	197b      	adds	r3, r7, r5
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	e0bd      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000af6:	2517      	movs	r5, #23
 8000af8:	197b      	adds	r3, r7, r5
 8000afa:	781a      	ldrb	r2, [r3, #0]
 8000afc:	197b      	adds	r3, r7, r5
 8000afe:	3201      	adds	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]

	// Read initial Status Registers
	halRet = W25Q_ReadStatusRegs(wq);
 8000b02:	2616      	movs	r6, #22
 8000b04:	19bc      	adds	r4, r7, r6
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f000 faef 	bl	80010ec <W25Q_ReadStatusRegs>
 8000b0e:	0003      	movs	r3, r0
 8000b10:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000b12:	19bb      	adds	r3, r7, r6
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d007      	beq.n	8000b2a <W25Q_Init+0x12e>
 8000b1a:	2315      	movs	r3, #21
 8000b1c:	18fb      	adds	r3, r7, r3
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <W25Q_Init+0x12e>
		return returnInc;
 8000b24:	197b      	adds	r3, r7, r5
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	e0a3      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000b2a:	2517      	movs	r5, #23
 8000b2c:	197b      	adds	r3, r7, r5
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	197b      	adds	r3, r7, r5
 8000b32:	3201      	adds	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]

	// Increase driver strength?
	halRet = W25Q_SetDriverStrength(wq, driveStrength);
 8000b36:	2616      	movs	r6, #22
 8000b38:	19bc      	adds	r4, r7, r6
 8000b3a:	2340      	movs	r3, #64	@ 0x40
 8000b3c:	2208      	movs	r2, #8
 8000b3e:	189b      	adds	r3, r3, r2
 8000b40:	19db      	adds	r3, r3, r7
 8000b42:	781a      	ldrb	r2, [r3, #0]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	0011      	movs	r1, r2
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f000 fc75 	bl	8001438 <W25Q_SetDriverStrength>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000b52:	19bb      	adds	r3, r7, r6
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d007      	beq.n	8000b6a <W25Q_Init+0x16e>
 8000b5a:	2315      	movs	r3, #21
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d002      	beq.n	8000b6a <W25Q_Init+0x16e>
		return returnInc;
 8000b64:	197b      	adds	r3, r7, r5
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	e083      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000b6a:	2517      	movs	r5, #23
 8000b6c:	197b      	adds	r3, r7, r5
 8000b6e:	781a      	ldrb	r2, [r3, #0]
 8000b70:	197b      	adds	r3, r7, r5
 8000b72:	3201      	adds	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]
//			returnInc++;
//	}


	// Get + Store IDs
	halRet = W25Q_GetIDs(wq, devID);
 8000b76:	2616      	movs	r6, #22
 8000b78:	19bc      	adds	r4, r7, r6
 8000b7a:	2338      	movs	r3, #56	@ 0x38
 8000b7c:	2208      	movs	r2, #8
 8000b7e:	189b      	adds	r3, r3, r2
 8000b80:	19db      	adds	r3, r3, r7
 8000b82:	781a      	ldrb	r2, [r3, #0]
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	0011      	movs	r1, r2
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 f8bb 	bl	8000d04 <W25Q_GetIDs>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000b92:	19bb      	adds	r3, r7, r6
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d007      	beq.n	8000baa <W25Q_Init+0x1ae>
 8000b9a:	2315      	movs	r3, #21
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d002      	beq.n	8000baa <W25Q_Init+0x1ae>
		return returnInc;
 8000ba4:	197b      	adds	r3, r7, r5
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	e063      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000baa:	2517      	movs	r5, #23
 8000bac:	197b      	adds	r3, r7, r5
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	197b      	adds	r3, r7, r5
 8000bb2:	3201      	adds	r2, #1
 8000bb4:	701a      	strb	r2, [r3, #0]

	// Get + Store Status Register Contents
	halRet = W25Q_ReadStatusRegs(wq);
 8000bb6:	2616      	movs	r6, #22
 8000bb8:	19bc      	adds	r4, r7, r6
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f000 fa95 	bl	80010ec <W25Q_ReadStatusRegs>
 8000bc2:	0003      	movs	r3, r0
 8000bc4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000bc6:	19bb      	adds	r3, r7, r6
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d007      	beq.n	8000bde <W25Q_Init+0x1e2>
 8000bce:	2315      	movs	r3, #21
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d002      	beq.n	8000bde <W25Q_Init+0x1e2>
		return returnInc;
 8000bd8:	197b      	adds	r3, r7, r5
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	e049      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000bde:	2517      	movs	r5, #23
 8000be0:	197b      	adds	r3, r7, r5
 8000be2:	781a      	ldrb	r2, [r3, #0]
 8000be4:	197b      	adds	r3, r7, r5
 8000be6:	3201      	adds	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]

	// Disable Write Access to Memory
	if(wq->writeEnable != 0) {
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	2223      	movs	r2, #35	@ 0x23
 8000bee:	5c9b      	ldrb	r3, [r3, r2]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d019      	beq.n	8000c28 <W25Q_Init+0x22c>
		halRet = W25Q_DisableWrite(wq);
 8000bf4:	2616      	movs	r6, #22
 8000bf6:	19bc      	adds	r4, r7, r6
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f000 f985 	bl	8000f0a <W25Q_DisableWrite>
 8000c00:	0003      	movs	r3, r0
 8000c02:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK && errorsEnabled)
 8000c04:	19bb      	adds	r3, r7, r6
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d007      	beq.n	8000c1c <W25Q_Init+0x220>
 8000c0c:	2315      	movs	r3, #21
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d002      	beq.n	8000c1c <W25Q_Init+0x220>
			return returnInc;
 8000c16:	197b      	adds	r3, r7, r5
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	e02a      	b.n	8000c72 <W25Q_Init+0x276>
		else
			returnInc++;
 8000c1c:	2117      	movs	r1, #23
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	3201      	adds	r2, #1
 8000c26:	701a      	strb	r2, [r3, #0]
	}

	// Get + Store Status Register Contents
	halRet = W25Q_ReadStatusRegs(wq);
 8000c28:	2516      	movs	r5, #22
 8000c2a:	197c      	adds	r4, r7, r5
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f000 fa5c 	bl	80010ec <W25Q_ReadStatusRegs>
 8000c34:	0003      	movs	r3, r0
 8000c36:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK && errorsEnabled)
 8000c38:	197b      	adds	r3, r7, r5
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d008      	beq.n	8000c52 <W25Q_Init+0x256>
 8000c40:	2315      	movs	r3, #21
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d003      	beq.n	8000c52 <W25Q_Init+0x256>
		return returnInc;
 8000c4a:	2317      	movs	r3, #23
 8000c4c:	18fb      	adds	r3, r7, r3
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	e00f      	b.n	8000c72 <W25Q_Init+0x276>
	else
		returnInc++;
 8000c52:	2117      	movs	r1, #23
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	781a      	ldrb	r2, [r3, #0]
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	3201      	adds	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]

	// Set WP pin low (Enable)
	HAL_GPIO_WritePin(wq->nWPPort, wq->nWPPin, GPIO_PIN_RESET);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	6858      	ldr	r0, [r3, #4]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	2200      	movs	r2, #0
 8000c6a:	0019      	movs	r1, r3
 8000c6c:	f003 fb07 	bl	800427e <HAL_GPIO_WritePin>

	return 0;
 8000c70:	2300      	movs	r3, #0

}
 8000c72:	0018      	movs	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b007      	add	sp, #28
 8000c78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c7a <W25Q_ReleasePowerDown>:

HAL_StatusTypeDef W25Q_ReleasePowerDown(W25Q *wq) {
 8000c7a:	b590      	push	{r4, r7, lr}
 8000c7c:	b085      	sub	sp, #20
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000c82:	240e      	movs	r4, #14
 8000c84:	193b      	adds	r3, r7, r4
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]

	// TX release power-down instruction
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6818      	ldr	r0, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	2200      	movs	r2, #0
 8000c96:	0019      	movs	r1, r3
 8000c98:	f003 faf1 	bl	800427e <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_READ_RELEASE_ID}, 1, HAL_MAX_DELAY);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	6998      	ldr	r0, [r3, #24]
 8000ca0:	210c      	movs	r1, #12
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	22ab      	movs	r2, #171	@ 0xab
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	193c      	adds	r4, r7, r4
 8000caa:	2301      	movs	r3, #1
 8000cac:	425b      	negs	r3, r3
 8000cae:	1879      	adds	r1, r7, r1
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f006 fc8d 	bl	80075d0 <HAL_SPI_Transmit>
 8000cb6:	0003      	movs	r3, r0
 8000cb8:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6818      	ldr	r0, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	0019      	movs	r1, r3
 8000cc8:	f003 fad9 	bl	800427e <HAL_GPIO_WritePin>

	// Delay for at least 3 us
	for(uint8_t i = 0; i < 15; i++) {
 8000ccc:	230f      	movs	r3, #15
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	701a      	strb	r2, [r3, #0]
 8000cd4:	e006      	b.n	8000ce4 <W25Q_ReleasePowerDown+0x6a>
		__NOP();
 8000cd6:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t i = 0; i < 15; i++) {
 8000cd8:	210f      	movs	r1, #15
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	781a      	ldrb	r2, [r3, #0]
 8000cde:	187b      	adds	r3, r7, r1
 8000ce0:	3201      	adds	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b0e      	cmp	r3, #14
 8000cec:	d9f3      	bls.n	8000cd6 <W25Q_ReleasePowerDown+0x5c>
	}

	wq->powerUp = 1; 		// We have now successfully exited power-down state
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2224      	movs	r2, #36	@ 0x24
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	5499      	strb	r1, [r3, r2]

	return halRet;
 8000cf6:	230e      	movs	r3, #14
 8000cf8:	18fb      	adds	r3, r7, r3
 8000cfa:	781b      	ldrb	r3, [r3, #0]

}
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b005      	add	sp, #20
 8000d02:	bd90      	pop	{r4, r7, pc}

08000d04 <W25Q_GetIDs>:

HAL_StatusTypeDef W25Q_GetIDs(W25Q *wq, uint8_t devID_passed) {
 8000d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d06:	b089      	sub	sp, #36	@ 0x24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	000a      	movs	r2, r1
 8000d0e:	1cfb      	adds	r3, r7, #3
 8000d10:	701a      	strb	r2, [r3, #0]


	HAL_StatusTypeDef halRet = HAL_OK;
 8000d12:	241f      	movs	r4, #31
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	2200      	movs	r2, #0
 8000d18:	701a      	strb	r2, [r3, #0]

	/*
	 * Release power down + read device ID
	 */
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6818      	ldr	r0, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	2200      	movs	r2, #0
 8000d26:	0019      	movs	r1, r3
 8000d28:	f003 faa9 	bl	800427e <HAL_GPIO_WritePin>
		// TX return device ID instruction
		halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[4]){CMD_READ_RELEASE_ID, 0x00, 0x00, 0x00}, 4, HAL_MAX_DELAY);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6998      	ldr	r0, [r3, #24]
 8000d30:	2118      	movs	r1, #24
 8000d32:	187b      	adds	r3, r7, r1
 8000d34:	22ab      	movs	r2, #171	@ 0xab
 8000d36:	701a      	strb	r2, [r3, #0]
 8000d38:	187b      	adds	r3, r7, r1
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	705a      	strb	r2, [r3, #1]
 8000d3e:	187b      	adds	r3, r7, r1
 8000d40:	2200      	movs	r2, #0
 8000d42:	709a      	strb	r2, [r3, #2]
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	2200      	movs	r2, #0
 8000d48:	70da      	strb	r2, [r3, #3]
 8000d4a:	0025      	movs	r5, r4
 8000d4c:	193c      	adds	r4, r7, r4
 8000d4e:	2301      	movs	r3, #1
 8000d50:	425b      	negs	r3, r3
 8000d52:	1879      	adds	r1, r7, r1
 8000d54:	2204      	movs	r2, #4
 8000d56:	f006 fc3b 	bl	80075d0 <HAL_SPI_Transmit>
 8000d5a:	0003      	movs	r3, r0
 8000d5c:	7023      	strb	r3, [r4, #0]

		if(halRet != HAL_OK) {
 8000d5e:	197b      	adds	r3, r7, r5
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d00b      	beq.n	8000d7e <W25Q_GetIDs+0x7a>
			HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	68db      	ldr	r3, [r3, #12]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	2201      	movs	r2, #1
 8000d72:	0019      	movs	r1, r3
 8000d74:	f003 fa83 	bl	800427e <HAL_GPIO_WritePin>
			return halRet;
 8000d78:	197b      	adds	r3, r7, r5
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	e07c      	b.n	8000e78 <W25Q_GetIDs+0x174>
		}

		// RX device ID into struct variable
		uint8_t devIDRet[1] = {0x00};
 8000d7e:	2514      	movs	r5, #20
 8000d80:	197b      	adds	r3, r7, r5
 8000d82:	4a3f      	ldr	r2, [pc, #252]	@ (8000e80 <W25Q_GetIDs+0x17c>)
 8000d84:	7812      	ldrb	r2, [r2, #0]
 8000d86:	701a      	strb	r2, [r3, #0]
		halRet = HAL_SPI_Receive(wq->hspi, devIDRet, 1, HAL_MAX_DELAY);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6998      	ldr	r0, [r3, #24]
 8000d8c:	261f      	movs	r6, #31
 8000d8e:	19bc      	adds	r4, r7, r6
 8000d90:	2301      	movs	r3, #1
 8000d92:	425b      	negs	r3, r3
 8000d94:	1979      	adds	r1, r7, r5
 8000d96:	2201      	movs	r2, #1
 8000d98:	f006 fd7a 	bl	8007890 <HAL_SPI_Receive>
 8000d9c:	0003      	movs	r3, r0
 8000d9e:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6818      	ldr	r0, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	2201      	movs	r2, #1
 8000dac:	0019      	movs	r1, r3
 8000dae:	f003 fa66 	bl	800427e <HAL_GPIO_WritePin>
		wq->devID = devIDRet[0];
 8000db2:	197b      	adds	r3, r7, r5
 8000db4:	781a      	ldrb	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	775a      	strb	r2, [r3, #29]


		 // Check to ensure that received device ID is equal to that passed by the user in the init function
		if((halRet != HAL_OK) || (wq->devID != devID_passed))
 8000dba:	19bb      	adds	r3, r7, r6
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d105      	bne.n	8000dce <W25Q_GetIDs+0xca>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7f5b      	ldrb	r3, [r3, #29]
 8000dc6:	1cfa      	adds	r2, r7, #3
 8000dc8:	7812      	ldrb	r2, [r2, #0]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d001      	beq.n	8000dd2 <W25Q_GetIDs+0xce>
			return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e052      	b.n	8000e78 <W25Q_GetIDs+0x174>

	/*
	 * Read and check MFR ID
	 */
		// TX read mfr + device ID command
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6818      	ldr	r0, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	2200      	movs	r2, #0
 8000dde:	0019      	movs	r1, r3
 8000de0:	f003 fa4d 	bl	800427e <HAL_GPIO_WritePin>
		halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[4]){CMD_READ_MFR_ID, 0x00, 0x00, 0x00}, 4, HAL_MAX_DELAY);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6998      	ldr	r0, [r3, #24]
 8000de8:	2110      	movs	r1, #16
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	2290      	movs	r2, #144	@ 0x90
 8000dee:	701a      	strb	r2, [r3, #0]
 8000df0:	187b      	adds	r3, r7, r1
 8000df2:	2200      	movs	r2, #0
 8000df4:	705a      	strb	r2, [r3, #1]
 8000df6:	187b      	adds	r3, r7, r1
 8000df8:	2200      	movs	r2, #0
 8000dfa:	709a      	strb	r2, [r3, #2]
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	2200      	movs	r2, #0
 8000e00:	70da      	strb	r2, [r3, #3]
 8000e02:	251f      	movs	r5, #31
 8000e04:	197c      	adds	r4, r7, r5
 8000e06:	2301      	movs	r3, #1
 8000e08:	425b      	negs	r3, r3
 8000e0a:	1879      	adds	r1, r7, r1
 8000e0c:	2204      	movs	r2, #4
 8000e0e:	f006 fbdf 	bl	80075d0 <HAL_SPI_Transmit>
 8000e12:	0003      	movs	r3, r0
 8000e14:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 8000e16:	197b      	adds	r3, r7, r5
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <W25Q_GetIDs+0x120>
			return halRet;
 8000e1e:	197b      	adds	r3, r7, r5
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	e029      	b.n	8000e78 <W25Q_GetIDs+0x174>
		}



		// RX device and mfr ID, store in struct variable
		uint8_t retIDs[2] = {0x00, 0x00};
 8000e24:	250c      	movs	r5, #12
 8000e26:	197b      	adds	r3, r7, r5
 8000e28:	2200      	movs	r2, #0
 8000e2a:	801a      	strh	r2, [r3, #0]
		halRet = HAL_SPI_Receive(wq->hspi, retIDs, 2, HAL_MAX_DELAY);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6998      	ldr	r0, [r3, #24]
 8000e30:	261f      	movs	r6, #31
 8000e32:	19bc      	adds	r4, r7, r6
 8000e34:	2301      	movs	r3, #1
 8000e36:	425b      	negs	r3, r3
 8000e38:	1979      	adds	r1, r7, r5
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	f006 fd28 	bl	8007890 <HAL_SPI_Receive>
 8000e40:	0003      	movs	r3, r0
 8000e42:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6818      	ldr	r0, [r3, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	2201      	movs	r2, #1
 8000e50:	0019      	movs	r1, r3
 8000e52:	f003 fa14 	bl	800427e <HAL_GPIO_WritePin>
		wq->mfrID = retIDs[0];
 8000e56:	197b      	adds	r3, r7, r5
 8000e58:	781a      	ldrb	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	771a      	strb	r2, [r3, #28]


		// Check to ensure that received mfr ID is correct.
		if((halRet != HAL_OK) || (wq->mfrID != 0xEF))
 8000e5e:	19bb      	adds	r3, r7, r6
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d103      	bne.n	8000e6e <W25Q_GetIDs+0x16a>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	7f1b      	ldrb	r3, [r3, #28]
 8000e6a:	2bef      	cmp	r3, #239	@ 0xef
 8000e6c:	d001      	beq.n	8000e72 <W25Q_GetIDs+0x16e>
			return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e002      	b.n	8000e78 <W25Q_GetIDs+0x174>

	/*
	 * Leaving out for now: Read JEDEC ID
	 */

		return halRet;
 8000e72:	231f      	movs	r3, #31
 8000e74:	18fb      	adds	r3, r7, r3
 8000e76:	781b      	ldrb	r3, [r3, #0]
}
 8000e78:	0018      	movs	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b009      	add	sp, #36	@ 0x24
 8000e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e80:	08009424 	.word	0x08009424

08000e84 <W25Q_EnableWrite>:

HAL_StatusTypeDef W25Q_EnableWrite(W25Q *wq) {
 8000e84:	b5b0      	push	{r4, r5, r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000e8c:	250f      	movs	r5, #15
 8000e8e:	197b      	adds	r3, r7, r5
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]

	// TX write enable command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6818      	ldr	r0, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	0019      	movs	r1, r3
 8000ea2:	f003 f9ec 	bl	800427e <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_WRITE_ENABLE}, 1, HAL_MAX_DELAY);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6998      	ldr	r0, [r3, #24]
 8000eaa:	210c      	movs	r1, #12
 8000eac:	187b      	adds	r3, r7, r1
 8000eae:	2206      	movs	r2, #6
 8000eb0:	701a      	strb	r2, [r3, #0]
 8000eb2:	197c      	adds	r4, r7, r5
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	425b      	negs	r3, r3
 8000eb8:	1879      	adds	r1, r7, r1
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f006 fb88 	bl	80075d0 <HAL_SPI_Transmit>
 8000ec0:	0003      	movs	r3, r0
 8000ec2:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6818      	ldr	r0, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	2201      	movs	r2, #1
 8000ed0:	0019      	movs	r1, r3
 8000ed2:	f003 f9d4 	bl	800427e <HAL_GPIO_WritePin>

	if(halRet != HAL_OK)
 8000ed6:	197b      	adds	r3, r7, r5
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d002      	beq.n	8000ee4 <W25Q_EnableWrite+0x60>
		return halRet;
 8000ede:	197b      	adds	r3, r7, r5
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	e00e      	b.n	8000f02 <W25Q_EnableWrite+0x7e>

	// Read back written value and confirm
	W25Q_ReadStatusReg(wq, 1);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f000 f851 	bl	8000f90 <W25Q_ReadStatusReg>

	// Bit 1 of status register 1 should now be 1
	if(wq->writeEnable != 1)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2223      	movs	r2, #35	@ 0x23
 8000ef2:	5c9b      	ldrb	r3, [r3, r2]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d001      	beq.n	8000efc <W25Q_EnableWrite+0x78>
		return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e002      	b.n	8000f02 <W25Q_EnableWrite+0x7e>

	return halRet;
 8000efc:	230f      	movs	r3, #15
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	781b      	ldrb	r3, [r3, #0]

}
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b004      	add	sp, #16
 8000f08:	bdb0      	pop	{r4, r5, r7, pc}

08000f0a <W25Q_DisableWrite>:

HAL_StatusTypeDef W25Q_DisableWrite(W25Q *wq) {
 8000f0a:	b5b0      	push	{r4, r5, r7, lr}
 8000f0c:	b084      	sub	sp, #16
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000f12:	250f      	movs	r5, #15
 8000f14:	197b      	adds	r3, r7, r5
 8000f16:	2200      	movs	r2, #0
 8000f18:	701a      	strb	r2, [r3, #0]

	// TX write disable command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	2200      	movs	r2, #0
 8000f26:	0019      	movs	r1, r3
 8000f28:	f003 f9a9 	bl	800427e <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_WRITE_DISABLE}, 1, HAL_MAX_DELAY);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6998      	ldr	r0, [r3, #24]
 8000f30:	210c      	movs	r1, #12
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	2204      	movs	r2, #4
 8000f36:	701a      	strb	r2, [r3, #0]
 8000f38:	197c      	adds	r4, r7, r5
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	425b      	negs	r3, r3
 8000f3e:	1879      	adds	r1, r7, r1
 8000f40:	2201      	movs	r2, #1
 8000f42:	f006 fb45 	bl	80075d0 <HAL_SPI_Transmit>
 8000f46:	0003      	movs	r3, r0
 8000f48:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6818      	ldr	r0, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	2201      	movs	r2, #1
 8000f56:	0019      	movs	r1, r3
 8000f58:	f003 f991 	bl	800427e <HAL_GPIO_WritePin>

	if(halRet != HAL_OK)
 8000f5c:	197b      	adds	r3, r7, r5
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d002      	beq.n	8000f6a <W25Q_DisableWrite+0x60>
		return halRet;
 8000f64:	197b      	adds	r3, r7, r5
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	e00e      	b.n	8000f88 <W25Q_DisableWrite+0x7e>

	// Read back written value and confirm
	W25Q_ReadStatusReg(wq, 1);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f000 f80e 	bl	8000f90 <W25Q_ReadStatusReg>

	// Bit 1 of status register 1 should still be 0
	if(wq->writeEnable != 0)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2223      	movs	r2, #35	@ 0x23
 8000f78:	5c9b      	ldrb	r3, [r3, r2]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <W25Q_DisableWrite+0x78>
		return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e002      	b.n	8000f88 <W25Q_DisableWrite+0x7e>

	return halRet;
 8000f82:	230f      	movs	r3, #15
 8000f84:	18fb      	adds	r3, r7, r3
 8000f86:	781b      	ldrb	r3, [r3, #0]

}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b004      	add	sp, #16
 8000f8e:	bdb0      	pop	{r4, r5, r7, pc}

08000f90 <W25Q_ReadStatusReg>:

HAL_StatusTypeDef W25Q_ReadStatusReg(W25Q *wq, uint8_t regNum) {
 8000f90:	b5b0      	push	{r4, r5, r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	000a      	movs	r2, r1
 8000f9a:	1cfb      	adds	r3, r7, #3
 8000f9c:	701a      	strb	r2, [r3, #0]

	// Check register number is valid
	if(regNum < 1 || regNum > 3) {
 8000f9e:	1cfb      	adds	r3, r7, #3
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <W25Q_ReadStatusReg+0x1e>
 8000fa6:	1cfb      	adds	r3, r7, #3
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b03      	cmp	r3, #3
 8000fac:	d901      	bls.n	8000fb2 <W25Q_ReadStatusReg+0x22>
		return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e094      	b.n	80010dc <W25Q_ReadStatusReg+0x14c>
	}

	HAL_StatusTypeDef halRet = HAL_OK;
 8000fb2:	2417      	movs	r4, #23
 8000fb4:	193b      	adds	r3, r7, r4
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]

	// Array of commands for status registers 1-3
	uint8_t statRegCMDs[3] = {CMD_READ_STAT_1, CMD_READ_STAT_2, CMD_READ_STAT_3};
 8000fba:	2514      	movs	r5, #20
 8000fbc:	197b      	adds	r3, r7, r5
 8000fbe:	4a49      	ldr	r2, [pc, #292]	@ (80010e4 <W25Q_ReadStatusReg+0x154>)
 8000fc0:	8811      	ldrh	r1, [r2, #0]
 8000fc2:	8019      	strh	r1, [r3, #0]
 8000fc4:	7892      	ldrb	r2, [r2, #2]
 8000fc6:	709a      	strb	r2, [r3, #2]

	// TX read status register command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	0019      	movs	r1, r3
 8000fd6:	f003 f952 	bl	800427e <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){statRegCMDs[regNum - 1]}, 1, HAL_MAX_DELAY);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6998      	ldr	r0, [r3, #24]
 8000fde:	1cfb      	adds	r3, r7, #3
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	197a      	adds	r2, r7, r5
 8000fe6:	5cd2      	ldrb	r2, [r2, r3]
 8000fe8:	2110      	movs	r1, #16
 8000fea:	187b      	adds	r3, r7, r1
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	0025      	movs	r5, r4
 8000ff0:	193c      	adds	r4, r7, r4
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	425b      	negs	r3, r3
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	f006 fae9 	bl	80075d0 <HAL_SPI_Transmit>
 8000ffe:	0003      	movs	r3, r0
 8001000:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8001002:	197b      	adds	r3, r7, r5
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d00b      	beq.n	8001022 <W25Q_ReadStatusReg+0x92>
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6818      	ldr	r0, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	b29b      	uxth	r3, r3
 8001014:	2201      	movs	r2, #1
 8001016:	0019      	movs	r1, r3
 8001018:	f003 f931 	bl	800427e <HAL_GPIO_WritePin>
		return halRet;
 800101c:	197b      	adds	r3, r7, r5
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	e05c      	b.n	80010dc <W25Q_ReadStatusReg+0x14c>
	}

	// RX status register
	uint8_t statRegRet[1] = {0x00};
 8001022:	210c      	movs	r1, #12
 8001024:	187b      	adds	r3, r7, r1
 8001026:	4a30      	ldr	r2, [pc, #192]	@ (80010e8 <W25Q_ReadStatusReg+0x158>)
 8001028:	7812      	ldrb	r2, [r2, #0]
 800102a:	701a      	strb	r2, [r3, #0]
	halRet = HAL_SPI_Receive(wq->hspi, statRegRet, 1, HAL_MAX_DELAY);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6998      	ldr	r0, [r3, #24]
 8001030:	2317      	movs	r3, #23
 8001032:	18fc      	adds	r4, r7, r3
 8001034:	2301      	movs	r3, #1
 8001036:	425b      	negs	r3, r3
 8001038:	1879      	adds	r1, r7, r1
 800103a:	2201      	movs	r2, #1
 800103c:	f006 fc28 	bl	8007890 <HAL_SPI_Receive>
 8001040:	0003      	movs	r3, r0
 8001042:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	b29b      	uxth	r3, r3
 800104e:	2201      	movs	r2, #1
 8001050:	0019      	movs	r1, r3
 8001052:	f003 f914 	bl	800427e <HAL_GPIO_WritePin>

	switch(regNum) {
 8001056:	1cfb      	adds	r3, r7, #3
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b03      	cmp	r3, #3
 800105c:	d029      	beq.n	80010b2 <W25Q_ReadStatusReg+0x122>
 800105e:	dc3a      	bgt.n	80010d6 <W25Q_ReadStatusReg+0x146>
 8001060:	2b01      	cmp	r3, #1
 8001062:	d002      	beq.n	800106a <W25Q_ReadStatusReg+0xda>
 8001064:	2b02      	cmp	r3, #2
 8001066:	d012      	beq.n	800108e <W25Q_ReadStatusReg+0xfe>
 8001068:	e035      	b.n	80010d6 <W25Q_ReadStatusReg+0x146>
	case 1:
		wq->statReg1 = statRegRet[0];
 800106a:	230c      	movs	r3, #12
 800106c:	18fb      	adds	r3, r7, r3
 800106e:	7819      	ldrb	r1, [r3, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2220      	movs	r2, #32
 8001074:	5499      	strb	r1, [r3, r2]
		wq->writeEnable = (wq->statReg1 & 0b00000010) >> 1;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2220      	movs	r2, #32
 800107a:	5c9b      	ldrb	r3, [r3, r2]
 800107c:	105b      	asrs	r3, r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2201      	movs	r2, #1
 8001082:	4013      	ands	r3, r2
 8001084:	b2d9      	uxtb	r1, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2223      	movs	r2, #35	@ 0x23
 800108a:	5499      	strb	r1, [r3, r2]
		break;
 800108c:	e023      	b.n	80010d6 <W25Q_ReadStatusReg+0x146>
	case 2:
		wq->statReg2 = statRegRet[0];
 800108e:	230c      	movs	r3, #12
 8001090:	18fb      	adds	r3, r7, r3
 8001092:	7819      	ldrb	r1, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2221      	movs	r2, #33	@ 0x21
 8001098:	5499      	strb	r1, [r3, r2]
		wq->quadEnable = (wq->statReg2 & 0b00000010) >> 1;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2221      	movs	r2, #33	@ 0x21
 800109e:	5c9b      	ldrb	r3, [r3, r2]
 80010a0:	105b      	asrs	r3, r3, #1
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	2201      	movs	r2, #1
 80010a6:	4013      	ands	r3, r2
 80010a8:	b2d9      	uxtb	r1, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2225      	movs	r2, #37	@ 0x25
 80010ae:	5499      	strb	r1, [r3, r2]
		break;
 80010b0:	e011      	b.n	80010d6 <W25Q_ReadStatusReg+0x146>
	case 3:
		wq->statReg3 = statRegRet[0];
 80010b2:	230c      	movs	r3, #12
 80010b4:	18fb      	adds	r3, r7, r3
 80010b6:	7819      	ldrb	r1, [r3, #0]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2222      	movs	r2, #34	@ 0x22
 80010bc:	5499      	strb	r1, [r3, r2]
		wq->driverStrength = (wq->statReg3 & 0b01100000) >> 5;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2222      	movs	r2, #34	@ 0x22
 80010c2:	5c9b      	ldrb	r3, [r3, r2]
 80010c4:	115b      	asrs	r3, r3, #5
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2203      	movs	r2, #3
 80010ca:	4013      	ands	r3, r2
 80010cc:	b2d9      	uxtb	r1, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2226      	movs	r2, #38	@ 0x26
 80010d2:	5499      	strb	r1, [r3, r2]
		break;
 80010d4:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 80010d6:	2317      	movs	r3, #23
 80010d8:	18fb      	adds	r3, r7, r3
 80010da:	781b      	ldrb	r3, [r3, #0]

}
 80010dc:	0018      	movs	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	b006      	add	sp, #24
 80010e2:	bdb0      	pop	{r4, r5, r7, pc}
 80010e4:	08009428 	.word	0x08009428
 80010e8:	08009424 	.word	0x08009424

080010ec <W25Q_ReadStatusRegs>:

HAL_StatusTypeDef W25Q_ReadStatusRegs(W25Q *wq) {
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80010f4:	230e      	movs	r3, #14
 80010f6:	18fb      	adds	r3, r7, r3
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 1; i <=3; i++) {
 80010fc:	230f      	movs	r3, #15
 80010fe:	18fb      	adds	r3, r7, r3
 8001100:	2201      	movs	r2, #1
 8001102:	701a      	strb	r2, [r3, #0]
 8001104:	e00d      	b.n	8001122 <W25Q_ReadStatusRegs+0x36>

		W25Q_ReadStatusReg(wq, i);
 8001106:	240f      	movs	r4, #15
 8001108:	193b      	adds	r3, r7, r4
 800110a:	781a      	ldrb	r2, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	0011      	movs	r1, r2
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff ff3d 	bl	8000f90 <W25Q_ReadStatusReg>
	for(uint8_t i = 1; i <=3; i++) {
 8001116:	0021      	movs	r1, r4
 8001118:	187b      	adds	r3, r7, r1
 800111a:	781a      	ldrb	r2, [r3, #0]
 800111c:	187b      	adds	r3, r7, r1
 800111e:	3201      	adds	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
 8001122:	230f      	movs	r3, #15
 8001124:	18fb      	adds	r3, r7, r3
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b03      	cmp	r3, #3
 800112a:	d9ec      	bls.n	8001106 <W25Q_ReadStatusRegs+0x1a>

	}

	return halRet;
 800112c:	230e      	movs	r3, #14
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	781b      	ldrb	r3, [r3, #0]

}
 8001132:	0018      	movs	r0, r3
 8001134:	46bd      	mov	sp, r7
 8001136:	b005      	add	sp, #20
 8001138:	bd90      	pop	{r4, r7, pc}
	...

0800113c <W25Q_WriteStatusReg>:

HAL_StatusTypeDef W25Q_WriteStatusReg(W25Q *wq, uint8_t regNum, uint8_t regVal) {
 800113c:	b5b0      	push	{r4, r5, r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	0008      	movs	r0, r1
 8001146:	0011      	movs	r1, r2
 8001148:	1cfb      	adds	r3, r7, #3
 800114a:	1c02      	adds	r2, r0, #0
 800114c:	701a      	strb	r2, [r3, #0]
 800114e:	1cbb      	adds	r3, r7, #2
 8001150:	1c0a      	adds	r2, r1, #0
 8001152:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8001154:	2513      	movs	r5, #19
 8001156:	197b      	adds	r3, r7, r5
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]

	// Enable Write Access to Memory
	// Write access will disable after status register write
	if(wq->writeEnable != 1) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2223      	movs	r2, #35	@ 0x23
 8001160:	5c9b      	ldrb	r3, [r3, r2]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d00c      	beq.n	8001180 <W25Q_WriteStatusReg+0x44>
		halRet = W25Q_EnableWrite(wq);
 8001166:	197c      	adds	r4, r7, r5
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	0018      	movs	r0, r3
 800116c:	f7ff fe8a 	bl	8000e84 <W25Q_EnableWrite>
 8001170:	0003      	movs	r3, r0
 8001172:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 8001174:	197b      	adds	r3, r7, r5
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <W25Q_WriteStatusReg+0x44>
			return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e08a      	b.n	8001296 <W25Q_WriteStatusReg+0x15a>
	}

	// Array of commands for status registers 1-3
	uint8_t statRegCMDs[3] = {CMD_WRITE_STAT_1, CMD_WRITE_STAT_2, CMD_WRITE_STAT_3};
 8001180:	2410      	movs	r4, #16
 8001182:	193b      	adds	r3, r7, r4
 8001184:	4a46      	ldr	r2, [pc, #280]	@ (80012a0 <W25Q_WriteStatusReg+0x164>)
 8001186:	8811      	ldrh	r1, [r2, #0]
 8001188:	8019      	strh	r1, [r3, #0]
 800118a:	7892      	ldrb	r2, [r2, #2]
 800118c:	709a      	strb	r2, [r3, #2]

	// TX write status reg with value
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	b29b      	uxth	r3, r3
 8001198:	2200      	movs	r2, #0
 800119a:	0019      	movs	r1, r3
 800119c:	f003 f86f 	bl	800427e <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[2]){statRegCMDs[regNum - 1], regVal}, 2, HAL_MAX_DELAY);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6998      	ldr	r0, [r3, #24]
 80011a4:	1cfb      	adds	r3, r7, #3
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	193a      	adds	r2, r7, r4
 80011ac:	5cd2      	ldrb	r2, [r2, r3]
 80011ae:	210c      	movs	r1, #12
 80011b0:	187b      	adds	r3, r7, r1
 80011b2:	701a      	strb	r2, [r3, #0]
 80011b4:	187b      	adds	r3, r7, r1
 80011b6:	1cba      	adds	r2, r7, #2
 80011b8:	7812      	ldrb	r2, [r2, #0]
 80011ba:	705a      	strb	r2, [r3, #1]
 80011bc:	2513      	movs	r5, #19
 80011be:	197c      	adds	r4, r7, r5
 80011c0:	2301      	movs	r3, #1
 80011c2:	425b      	negs	r3, r3
 80011c4:	1879      	adds	r1, r7, r1
 80011c6:	2202      	movs	r2, #2
 80011c8:	f006 fa02 	bl	80075d0 <HAL_SPI_Transmit>
 80011cc:	0003      	movs	r3, r0
 80011ce:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	2201      	movs	r2, #1
 80011dc:	0019      	movs	r1, r3
 80011de:	f003 f84e 	bl	800427e <HAL_GPIO_WritePin>

	// WEL bit will now be set back to 0
	halRet = W25Q_ReadStatusReg(wq, 1);
 80011e2:	197c      	adds	r4, r7, r5
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2101      	movs	r1, #1
 80011e8:	0018      	movs	r0, r3
 80011ea:	f7ff fed1 	bl	8000f90 <W25Q_ReadStatusReg>
 80011ee:	0003      	movs	r3, r0
 80011f0:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80011f2:	197b      	adds	r3, r7, r5
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d002      	beq.n	8001200 <W25Q_WriteStatusReg+0xc4>
		return halRet;
 80011fa:	197b      	adds	r3, r7, r5
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	e04a      	b.n	8001296 <W25Q_WriteStatusReg+0x15a>

	// Delay maximum status register write time (15ms), as given by chip datasheet.
	// ~235ns per i
	for(uint32_t i = 0; i < 70000; i++) {
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
 8001204:	e003      	b.n	800120e <W25Q_WriteStatusReg+0xd2>
		__NOP();
 8001206:	46c0      	nop			@ (mov r8, r8)
	for(uint32_t i = 0; i < 70000; i++) {
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	3301      	adds	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	4a24      	ldr	r2, [pc, #144]	@ (80012a4 <W25Q_WriteStatusReg+0x168>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d9f7      	bls.n	8001206 <W25Q_WriteStatusReg+0xca>
	}

	if(halRet != HAL_OK)
 8001216:	2213      	movs	r2, #19
 8001218:	18bb      	adds	r3, r7, r2
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <W25Q_WriteStatusReg+0xea>
		return halRet;
 8001220:	18bb      	adds	r3, r7, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	e037      	b.n	8001296 <W25Q_WriteStatusReg+0x15a>

	// Read back written value and confirm
	halRet = W25Q_ReadStatusReg(wq, regNum);
 8001226:	2313      	movs	r3, #19
 8001228:	18fc      	adds	r4, r7, r3
 800122a:	1cfb      	adds	r3, r7, #3
 800122c:	781a      	ldrb	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	0011      	movs	r1, r2
 8001232:	0018      	movs	r0, r3
 8001234:	f7ff feac 	bl	8000f90 <W25Q_ReadStatusReg>
 8001238:	0003      	movs	r3, r0
 800123a:	7023      	strb	r3, [r4, #0]
	switch(regNum) {
 800123c:	1cfb      	adds	r3, r7, #3
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b03      	cmp	r3, #3
 8001242:	d017      	beq.n	8001274 <W25Q_WriteStatusReg+0x138>
 8001244:	dc24      	bgt.n	8001290 <W25Q_WriteStatusReg+0x154>
 8001246:	2b01      	cmp	r3, #1
 8001248:	d002      	beq.n	8001250 <W25Q_WriteStatusReg+0x114>
 800124a:	2b02      	cmp	r3, #2
 800124c:	d009      	beq.n	8001262 <W25Q_WriteStatusReg+0x126>
 800124e:	e01f      	b.n	8001290 <W25Q_WriteStatusReg+0x154>
		case 1:
			if(wq->statReg1 != regVal)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2220      	movs	r2, #32
 8001254:	5c9b      	ldrb	r3, [r3, r2]
 8001256:	1cba      	adds	r2, r7, #2
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	429a      	cmp	r2, r3
 800125c:	d013      	beq.n	8001286 <W25Q_WriteStatusReg+0x14a>
				return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e019      	b.n	8001296 <W25Q_WriteStatusReg+0x15a>
			break;
		case 2:
			if(wq->statReg2 != regVal)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2221      	movs	r2, #33	@ 0x21
 8001266:	5c9b      	ldrb	r3, [r3, r2]
 8001268:	1cba      	adds	r2, r7, #2
 800126a:	7812      	ldrb	r2, [r2, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d00c      	beq.n	800128a <W25Q_WriteStatusReg+0x14e>
				return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e010      	b.n	8001296 <W25Q_WriteStatusReg+0x15a>
			break;
		case 3:
			if(wq->statReg3 != regVal)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2222      	movs	r2, #34	@ 0x22
 8001278:	5c9b      	ldrb	r3, [r3, r2]
 800127a:	1cba      	adds	r2, r7, #2
 800127c:	7812      	ldrb	r2, [r2, #0]
 800127e:	429a      	cmp	r2, r3
 8001280:	d005      	beq.n	800128e <W25Q_WriteStatusReg+0x152>
				return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e007      	b.n	8001296 <W25Q_WriteStatusReg+0x15a>
			break;
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	e002      	b.n	8001290 <W25Q_WriteStatusReg+0x154>
			break;
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	e000      	b.n	8001290 <W25Q_WriteStatusReg+0x154>
			break;
 800128e:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8001290:	2313      	movs	r3, #19
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	781b      	ldrb	r3, [r3, #0]


}
 8001296:	0018      	movs	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	b006      	add	sp, #24
 800129c:	bdb0      	pop	{r4, r5, r7, pc}
 800129e:	46c0      	nop			@ (mov r8, r8)
 80012a0:	0800942c 	.word	0x0800942c
 80012a4:	0001116f 	.word	0x0001116f

080012a8 <W25Q_readData>:

HAL_StatusTypeDef W25Q_readData(W25Q *wq, uint32_t startAddress, uint32_t dataSize, uint8_t *dataLocation) {
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012aa:	b087      	sub	sp, #28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80012b6:	2417      	movs	r4, #23
 80012b8:	193b      	adds	r3, r7, r4
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]

	// Create read data array with start address
	uint8_t readDataArr[4] = {CMD_READ_DATA, ((startAddress >> 16) & 0xFF), ((startAddress >> 8) & 0xFF), ((startAddress) & 0xFF)};
 80012be:	2510      	movs	r5, #16
 80012c0:	197b      	adds	r3, r7, r5
 80012c2:	2203      	movs	r2, #3
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	0c1b      	lsrs	r3, r3, #16
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	197b      	adds	r3, r7, r5
 80012ce:	705a      	strb	r2, [r3, #1]
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	0a1b      	lsrs	r3, r3, #8
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	197b      	adds	r3, r7, r5
 80012d8:	709a      	strb	r2, [r3, #2]
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	197b      	adds	r3, r7, r5
 80012e0:	70da      	strb	r2, [r3, #3]

	// TX read data in single-SPI mode command
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	6818      	ldr	r0, [r3, #0]
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	2200      	movs	r2, #0
 80012ee:	0019      	movs	r1, r3
 80012f0:	f002 ffc5 	bl	800427e <HAL_GPIO_WritePin>
	halRet = HAL_SPI_Transmit(wq->hspi, readDataArr, 4, HAL_MAX_DELAY);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6998      	ldr	r0, [r3, #24]
 80012f8:	0026      	movs	r6, r4
 80012fa:	193c      	adds	r4, r7, r4
 80012fc:	2301      	movs	r3, #1
 80012fe:	425b      	negs	r3, r3
 8001300:	1979      	adds	r1, r7, r5
 8001302:	2204      	movs	r2, #4
 8001304:	f006 f964 	bl	80075d0 <HAL_SPI_Transmit>
 8001308:	0003      	movs	r3, r0
 800130a:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 800130c:	19bb      	adds	r3, r7, r6
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00b      	beq.n	800132c <W25Q_readData+0x84>
		HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	6818      	ldr	r0, [r3, #0]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	b29b      	uxth	r3, r3
 800131e:	2201      	movs	r2, #1
 8001320:	0019      	movs	r1, r3
 8001322:	f002 ffac 	bl	800427e <HAL_GPIO_WritePin>
		return halRet;
 8001326:	19bb      	adds	r3, r7, r6
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	e017      	b.n	800135c <W25Q_readData+0xb4>
	}

	// RX data
	halRet = HAL_SPI_Receive(wq->hspi, dataLocation, dataSize, HAL_MAX_DELAY);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6998      	ldr	r0, [r3, #24]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	b29a      	uxth	r2, r3
 8001334:	2517      	movs	r5, #23
 8001336:	197c      	adds	r4, r7, r5
 8001338:	2301      	movs	r3, #1
 800133a:	425b      	negs	r3, r3
 800133c:	6839      	ldr	r1, [r7, #0]
 800133e:	f006 faa7 	bl	8007890 <HAL_SPI_Receive>
 8001342:	0003      	movs	r3, r0
 8001344:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6818      	ldr	r0, [r3, #0]
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	b29b      	uxth	r3, r3
 8001350:	2201      	movs	r2, #1
 8001352:	0019      	movs	r1, r3
 8001354:	f002 ff93 	bl	800427e <HAL_GPIO_WritePin>


	return halRet;
 8001358:	197b      	adds	r3, r7, r5
 800135a:	781b      	ldrb	r3, [r3, #0]

}
 800135c:	0018      	movs	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	b007      	add	sp, #28
 8001362:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001364 <W25Q_ChipReset>:
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);

	return halRet;
}

HAL_StatusTypeDef W25Q_ChipReset(W25Q *wq) {
 8001364:	b5b0      	push	{r4, r5, r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800136c:	250e      	movs	r5, #14
 800136e:	197b      	adds	r3, r7, r5
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]

	/*
	 * Send both enable reset an reset device commands
	 */
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6818      	ldr	r0, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	b29b      	uxth	r3, r3
 800137e:	2200      	movs	r2, #0
 8001380:	0019      	movs	r1, r3
 8001382:	f002 ff7c 	bl	800427e <HAL_GPIO_WritePin>
	// TX enable reset instruction
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_RESET_ENABLE}, 1, HAL_MAX_DELAY);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6998      	ldr	r0, [r3, #24]
 800138a:	210c      	movs	r1, #12
 800138c:	187b      	adds	r3, r7, r1
 800138e:	2266      	movs	r2, #102	@ 0x66
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	197c      	adds	r4, r7, r5
 8001394:	2301      	movs	r3, #1
 8001396:	425b      	negs	r3, r3
 8001398:	1879      	adds	r1, r7, r1
 800139a:	2201      	movs	r2, #1
 800139c:	f006 f918 	bl	80075d0 <HAL_SPI_Transmit>
 80013a0:	0003      	movs	r3, r0
 80013a2:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6818      	ldr	r0, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	2201      	movs	r2, #1
 80013b0:	0019      	movs	r1, r3
 80013b2:	f002 ff64 	bl	800427e <HAL_GPIO_WritePin>
	if(halRet != HAL_OK)
 80013b6:	197b      	adds	r3, r7, r5
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d002      	beq.n	80013c4 <W25Q_ChipReset+0x60>
		return halRet;
 80013be:	197b      	adds	r3, r7, r5
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	e035      	b.n	8001430 <W25Q_ChipReset+0xcc>

	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_RESET);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6818      	ldr	r0, [r3, #0]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	2200      	movs	r2, #0
 80013d0:	0019      	movs	r1, r3
 80013d2:	f002 ff54 	bl	800427e <HAL_GPIO_WritePin>
	// TX reset device instruction
	halRet = HAL_SPI_Transmit(wq->hspi, (uint8_t[1]){CMD_RESET_DEVICE}, 1, HAL_MAX_DELAY);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6998      	ldr	r0, [r3, #24]
 80013da:	2108      	movs	r1, #8
 80013dc:	187b      	adds	r3, r7, r1
 80013de:	2299      	movs	r2, #153	@ 0x99
 80013e0:	701a      	strb	r2, [r3, #0]
 80013e2:	230e      	movs	r3, #14
 80013e4:	18fc      	adds	r4, r7, r3
 80013e6:	2301      	movs	r3, #1
 80013e8:	425b      	negs	r3, r3
 80013ea:	1879      	adds	r1, r7, r1
 80013ec:	2201      	movs	r2, #1
 80013ee:	f006 f8ef 	bl	80075d0 <HAL_SPI_Transmit>
 80013f2:	0003      	movs	r3, r0
 80013f4:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(wq->nCSPort, wq->nCSPin, GPIO_PIN_SET);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	b29b      	uxth	r3, r3
 8001400:	2201      	movs	r2, #1
 8001402:	0019      	movs	r1, r3
 8001404:	f002 ff3b 	bl	800427e <HAL_GPIO_WritePin>

	// Delay at least 30 us
	for(uint8_t i = 0; i < 180; i++) {
 8001408:	230f      	movs	r3, #15
 800140a:	18fb      	adds	r3, r7, r3
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	e006      	b.n	8001420 <W25Q_ChipReset+0xbc>
		__NOP();
 8001412:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t i = 0; i < 180; i++) {
 8001414:	210f      	movs	r1, #15
 8001416:	187b      	adds	r3, r7, r1
 8001418:	781a      	ldrb	r2, [r3, #0]
 800141a:	187b      	adds	r3, r7, r1
 800141c:	3201      	adds	r2, #1
 800141e:	701a      	strb	r2, [r3, #0]
 8001420:	230f      	movs	r3, #15
 8001422:	18fb      	adds	r3, r7, r3
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2bb3      	cmp	r3, #179	@ 0xb3
 8001428:	d9f3      	bls.n	8001412 <W25Q_ChipReset+0xae>
	}


	return halRet;
 800142a:	230e      	movs	r3, #14
 800142c:	18fb      	adds	r3, r7, r3
 800142e:	781b      	ldrb	r3, [r3, #0]

}
 8001430:	0018      	movs	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	b004      	add	sp, #16
 8001436:	bdb0      	pop	{r4, r5, r7, pc}

08001438 <W25Q_SetDriverStrength>:

	return halRet;

}

HAL_StatusTypeDef W25Q_SetDriverStrength(W25Q *wq, uint8_t driverStrength) {
 8001438:	b5b0      	push	{r4, r5, r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	000a      	movs	r2, r1
 8001442:	1cfb      	adds	r3, r7, #3
 8001444:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8001446:	230f      	movs	r3, #15
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]

	// Check to ensure passed driver strength value lies in range
	if(driverStrength < 0 || driverStrength > 3)
 800144e:	1cfb      	adds	r3, r7, #3
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b03      	cmp	r3, #3
 8001454:	d901      	bls.n	800145a <W25Q_SetDriverStrength+0x22>
		return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e041      	b.n	80014de <W25Q_SetDriverStrength+0xa6>

	// Read current value in status register 3
	halRet = W25Q_ReadStatusReg(wq, 3);
 800145a:	250f      	movs	r5, #15
 800145c:	197c      	adds	r4, r7, r5
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2103      	movs	r1, #3
 8001462:	0018      	movs	r0, r3
 8001464:	f7ff fd94 	bl	8000f90 <W25Q_ReadStatusReg>
 8001468:	0003      	movs	r3, r0
 800146a:	7023      	strb	r3, [r4, #0]

	// Isolate bits 5-6 and change value to reflect new driver strength
	uint8_t newRegVal = (wq->statReg3) & (0b10011111);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2222      	movs	r2, #34	@ 0x22
 8001470:	5c9a      	ldrb	r2, [r3, r2]
 8001472:	200e      	movs	r0, #14
 8001474:	183b      	adds	r3, r7, r0
 8001476:	2160      	movs	r1, #96	@ 0x60
 8001478:	438a      	bics	r2, r1
 800147a:	701a      	strb	r2, [r3, #0]
	newRegVal = (newRegVal) | (driverStrength << 5);
 800147c:	1cfb      	adds	r3, r7, #3
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	015b      	lsls	r3, r3, #5
 8001482:	b25a      	sxtb	r2, r3
 8001484:	183b      	adds	r3, r7, r0
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b25b      	sxtb	r3, r3
 800148a:	4313      	orrs	r3, r2
 800148c:	b25a      	sxtb	r2, r3
 800148e:	183b      	adds	r3, r7, r0
 8001490:	701a      	strb	r2, [r3, #0]

	// Write status register 3 with new value
	halRet = W25Q_WriteStatusReg(wq, 3, newRegVal);
 8001492:	197c      	adds	r4, r7, r5
 8001494:	183b      	adds	r3, r7, r0
 8001496:	781a      	ldrb	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2103      	movs	r1, #3
 800149c:	0018      	movs	r0, r3
 800149e:	f7ff fe4d 	bl	800113c <W25Q_WriteStatusReg>
 80014a2:	0003      	movs	r3, r0
 80014a4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80014a6:	197b      	adds	r3, r7, r5
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d002      	beq.n	80014b4 <W25Q_SetDriverStrength+0x7c>
		return halRet;
 80014ae:	197b      	adds	r3, r7, r5
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	e014      	b.n	80014de <W25Q_SetDriverStrength+0xa6>

	// Read back status register 3 and confirm successful write
	halRet = W25Q_ReadStatusReg(wq, 3);
 80014b4:	230f      	movs	r3, #15
 80014b6:	18fc      	adds	r4, r7, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2103      	movs	r1, #3
 80014bc:	0018      	movs	r0, r3
 80014be:	f7ff fd67 	bl	8000f90 <W25Q_ReadStatusReg>
 80014c2:	0003      	movs	r3, r0
 80014c4:	7023      	strb	r3, [r4, #0]
	if(wq->driverStrength != driverStrength)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2226      	movs	r2, #38	@ 0x26
 80014ca:	5c9b      	ldrb	r3, [r3, r2]
 80014cc:	1cfa      	adds	r2, r7, #3
 80014ce:	7812      	ldrb	r2, [r2, #0]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d001      	beq.n	80014d8 <W25Q_SetDriverStrength+0xa0>
		return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e002      	b.n	80014de <W25Q_SetDriverStrength+0xa6>

	return halRet;
 80014d8:	230f      	movs	r3, #15
 80014da:	18fb      	adds	r3, r7, r3
 80014dc:	781b      	ldrb	r3, [r3, #0]

}
 80014de:	0018      	movs	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b004      	add	sp, #16
 80014e4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080014e8 <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


HAL_StatusTypeDef initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80014e8:	b5b0      	push	{r4, r5, r7, lr}
 80014ea:	b09a      	sub	sp, #104	@ 0x68
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80014f4:	2567      	movs	r5, #103	@ 0x67
 80014f6:	197b      	adds	r3, r7, r5
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 80014fc:	243c      	movs	r4, #60	@ 0x3c
 80014fe:	193b      	adds	r3, r7, r4
 8001500:	0018      	movs	r0, r3
 8001502:	2328      	movs	r3, #40	@ 0x28
 8001504:	001a      	movs	r2, r3
 8001506:	2100      	movs	r1, #0
 8001508:	f007 ff38 	bl	800937c <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	781a      	ldrb	r2, [r3, #0]
 8001510:	0021      	movs	r1, r4
 8001512:	187b      	adds	r3, r7, r1
 8001514:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	785b      	ldrb	r3, [r3, #1]
 800151a:	3301      	adds	r3, #1
 800151c:	b2da      	uxtb	r2, r3
 800151e:	187b      	adds	r3, r7, r1
 8001520:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	789a      	ldrb	r2, [r3, #2]
 8001526:	187b      	adds	r3, r7, r1
 8001528:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	187b      	adds	r3, r7, r1
 8001530:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	78da      	ldrb	r2, [r3, #3]
 8001536:	187b      	adds	r3, r7, r1
 8001538:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	78da      	ldrb	r2, [r3, #3]
 800153e:	187b      	adds	r3, r7, r1
 8001540:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001542:	0008      	movs	r0, r1
 8001544:	183b      	adds	r3, r7, r0
 8001546:	2200      	movs	r2, #0
 8001548:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800154a:	183b      	adds	r3, r7, r0
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8001550:	183b      	adds	r3, r7, r0
 8001552:	4a19      	ldr	r2, [pc, #100]	@ (80015b8 <initRTCInternalAlarm+0xd0>)
 8001554:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001556:	183b      	adds	r3, r7, r0
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800155c:	183b      	adds	r3, r7, r0
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 8001562:	183b      	adds	r3, r7, r0
 8001564:	2220      	movs	r2, #32
 8001566:	2101      	movs	r1, #1
 8001568:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 800156a:	0001      	movs	r1, r0
 800156c:	187b      	adds	r3, r7, r1
 800156e:	2280      	movs	r2, #128	@ 0x80
 8001570:	0052      	lsls	r2, r2, #1
 8001572:	625a      	str	r2, [r3, #36]	@ 0x24

	halRet = HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8001574:	197c      	adds	r4, r7, r5
 8001576:	1879      	adds	r1, r7, r1
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2200      	movs	r2, #0
 800157c:	0018      	movs	r0, r3
 800157e:	f005 fb4f 	bl	8006c20 <HAL_RTC_SetAlarm_IT>
 8001582:	0003      	movs	r3, r0
 8001584:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8001586:	197b      	adds	r3, r7, r5
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <initRTCInternalAlarm+0xac>
		return halRet;
 800158e:	197b      	adds	r3, r7, r5
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	e00d      	b.n	80015b0 <initRTCInternalAlarm+0xc8>

	RTC_AlarmTypeDef internalAlarm_initTest;
	halRet = HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8001594:	2567      	movs	r5, #103	@ 0x67
 8001596:	197c      	adds	r4, r7, r5
 8001598:	2380      	movs	r3, #128	@ 0x80
 800159a:	005a      	lsls	r2, r3, #1
 800159c:	2314      	movs	r3, #20
 800159e:	18f9      	adds	r1, r7, r3
 80015a0:	68f8      	ldr	r0, [r7, #12]
 80015a2:	2300      	movs	r3, #0
 80015a4:	f005 fc7c 	bl	8006ea0 <HAL_RTC_GetAlarm>
 80015a8:	0003      	movs	r3, r0
 80015aa:	7023      	strb	r3, [r4, #0]
	return halRet;
 80015ac:	197b      	adds	r3, r7, r5
 80015ae:	781b      	ldrb	r3, [r3, #0]

}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b01a      	add	sp, #104	@ 0x68
 80015b6:	bdb0      	pop	{r4, r5, r7, pc}
 80015b8:	80800080 	.word	0x80800080

080015bc <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 80015c8:	68b9      	ldr	r1, [r7, #8]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2200      	movs	r2, #0
 80015ce:	0018      	movs	r0, r3
 80015d0:	f005 fa7c 	bl	8006acc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 80015d4:	6879      	ldr	r1, [r7, #4]
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2200      	movs	r2, #0
 80015da:	0018      	movs	r0, r3
 80015dc:	f005 fad2 	bl	8006b84 <HAL_RTC_GetDate>

}
 80015e0:	46c0      	nop			@ (mov r8, r8)
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b004      	add	sp, #16
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80015e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ea:	46de      	mov	lr, fp
 80015ec:	4657      	mov	r7, sl
 80015ee:	464e      	mov	r6, r9
 80015f0:	4645      	mov	r5, r8
 80015f2:	b5e0      	push	{r5, r6, r7, lr}
 80015f4:	b08f      	sub	sp, #60	@ 0x3c
 80015f6:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015f8:	f002 f8a8 	bl	800374c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015fc:	f000 f9f0 	bl	80019e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001600:	f000 fc4c 	bl	8001e9c <MX_GPIO_Init>
  MX_DMA_Init();
 8001604:	f000 fc24 	bl	8001e50 <MX_DMA_Init>
  MX_RTC_Init();
 8001608:	f000 faba 	bl	8001b80 <MX_RTC_Init>
  MX_I2C1_Init();
 800160c:	f000 fa4e 	bl	8001aac <MX_I2C1_Init>
  MX_I2S1_Init();
 8001610:	f000 fa8c 	bl	8001b2c <MX_I2S1_Init>
  MX_SPI2_Init();
 8001614:	f000 fb2e 	bl	8001c74 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001618:	f000 fb6a 	bl	8001cf0 <MX_TIM2_Init>
  MX_TIM14_Init();
 800161c:	f000 fbc8 	bl	8001db0 <MX_TIM14_Init>
  MX_TIM16_Init();
 8001620:	f000 fbec 	bl	8001dfc <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

	  // HAL Status handle for error-checking
	  HAL_StatusTypeDef halRet = HAL_OK;
 8001624:	2317      	movs	r3, #23
 8001626:	18fb      	adds	r3, r7, r3
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]

	  // Determine which time format we will be using
	  	if(HAL_GPIO_ReadPin(timeFormatSwitchPort, timeFormatSwitchPin) == userTimeFormatGPIO_12) {
 800162c:	4bc6      	ldr	r3, [pc, #792]	@ (8001948 <main+0x360>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2210      	movs	r2, #16
 8001632:	0011      	movs	r1, r2
 8001634:	0018      	movs	r0, r3
 8001636:	f002 fe05 	bl	8004244 <HAL_GPIO_ReadPin>
 800163a:	0003      	movs	r3, r0
 800163c:	001a      	movs	r2, r3
 800163e:	4bc3      	ldr	r3, [pc, #780]	@ (800194c <main+0x364>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d103      	bne.n	800164e <main+0x66>
	  	  userTimeFormat = RTC_HOURFORMAT_12;
 8001646:	4bc2      	ldr	r3, [pc, #776]	@ (8001950 <main+0x368>)
 8001648:	2240      	movs	r2, #64	@ 0x40
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	e002      	b.n	8001654 <main+0x6c>
	  	}
	  	else {
	  	  userTimeFormat = RTC_HOURFORMAT_24;
 800164e:	4bc0      	ldr	r3, [pc, #768]	@ (8001950 <main+0x368>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
	  	}

  	  // Set Smooth Calibration Value
	  halRet = HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 8001654:	4bbf      	ldr	r3, [pc, #764]	@ (8001954 <main+0x36c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2517      	movs	r5, #23
 800165a:	197c      	adds	r4, r7, r5
 800165c:	2280      	movs	r2, #128	@ 0x80
 800165e:	01d1      	lsls	r1, r2, #7
 8001660:	48bd      	ldr	r0, [pc, #756]	@ (8001958 <main+0x370>)
 8001662:	2200      	movs	r2, #0
 8001664:	f005 fe11 	bl	800728a <HAL_RTCEx_SetSmoothCalib>
 8001668:	0003      	movs	r3, r0
 800166a:	7023      	strb	r3, [r4, #0]
									RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);
	  if(halRet != HAL_OK) {
 800166c:	197b      	adds	r3, r7, r5
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <main+0x90>
		  // Failure to talk to RTC is a hard failure
		  dispFailure();
 8001674:	f001 f986 	bl	8002984 <dispFailure>
	  }

	  // Init the internal RTC alarm time to track the current time
	  halRet = initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 8001678:	2517      	movs	r5, #23
 800167a:	197c      	adds	r4, r7, r5
 800167c:	4ab7      	ldr	r2, [pc, #732]	@ (800195c <main+0x374>)
 800167e:	49b8      	ldr	r1, [pc, #736]	@ (8001960 <main+0x378>)
 8001680:	4bb5      	ldr	r3, [pc, #724]	@ (8001958 <main+0x370>)
 8001682:	0018      	movs	r0, r3
 8001684:	f7ff ff30 	bl	80014e8 <initRTCInternalAlarm>
 8001688:	0003      	movs	r3, r0
 800168a:	7023      	strb	r3, [r4, #0]
	  if(halRet != HAL_OK) {
 800168c:	197b      	adds	r3, r7, r5
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <main+0xb0>
		  // Failure to initialize RTC alarm is a hard failure
		  dispFailure();
 8001694:	f001 f976 	bl	8002984 <dispFailure>
		}

	  // Initialize all GPIOs to be used with 7 segment display
		sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8001698:	2380      	movs	r3, #128	@ 0x80
 800169a:	009c      	lsls	r4, r3, #2
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	00dd      	lsls	r5, r3, #3
 80016a0:	2680      	movs	r6, #128	@ 0x80
 80016a2:	2340      	movs	r3, #64	@ 0x40
 80016a4:	469c      	mov	ip, r3
 80016a6:	2380      	movs	r3, #128	@ 0x80
 80016a8:	011a      	lsls	r2, r3, #4
 80016aa:	4bae      	ldr	r3, [pc, #696]	@ (8001964 <main+0x37c>)
 80016ac:	6819      	ldr	r1, [r3, #0]
 80016ae:	4bae      	ldr	r3, [pc, #696]	@ (8001968 <main+0x380>)
 80016b0:	6818      	ldr	r0, [r3, #0]
 80016b2:	4bae      	ldr	r3, [pc, #696]	@ (800196c <main+0x384>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	9304      	str	r3, [sp, #16]
 80016b8:	9003      	str	r0, [sp, #12]
 80016ba:	9102      	str	r1, [sp, #8]
 80016bc:	4bac      	ldr	r3, [pc, #688]	@ (8001970 <main+0x388>)
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	9200      	str	r2, [sp, #0]
 80016c2:	4663      	mov	r3, ip
 80016c4:	0032      	movs	r2, r6
 80016c6:	0029      	movs	r1, r5
 80016c8:	0020      	movs	r0, r4
 80016ca:	f001 fa99 	bl	8002c00 <sevSeg_Init>
					shiftOutputEnablePin, shiftMCLRPin,
					GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


		halRet = updateAndDisplayTime();
 80016ce:	2517      	movs	r5, #23
 80016d0:	197c      	adds	r4, r7, r5
 80016d2:	f000 fce3 	bl	800209c <updateAndDisplayTime>
 80016d6:	0003      	movs	r3, r0
 80016d8:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 80016da:	197b      	adds	r3, r7, r5
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <main+0xfe>
		  // Failure to display current time is a hard failure
		  dispFailure();
 80016e2:	f001 f94f 	bl	8002984 <dispFailure>
    /*
     * Initialize capacitive touch sensor
     */

		// Used to separate return initializations into critical and non-critical errors.
		uint8_t initRet = 0;
 80016e6:	2116      	movs	r1, #22
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]

		initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 80016ee:	4b9d      	ldr	r3, [pc, #628]	@ (8001964 <main+0x37c>)
 80016f0:	681d      	ldr	r5, [r3, #0]
 80016f2:	2380      	movs	r3, #128	@ 0x80
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4a9f      	ldr	r2, [pc, #636]	@ (8001974 <main+0x38c>)
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	187c      	adds	r4, r7, r1
 80016fc:	4e9e      	ldr	r6, [pc, #632]	@ (8001978 <main+0x390>)
 80016fe:	499f      	ldr	r1, [pc, #636]	@ (800197c <main+0x394>)
 8001700:	489f      	ldr	r0, [pc, #636]	@ (8001980 <main+0x398>)
 8001702:	9201      	str	r2, [sp, #4]
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	0033      	movs	r3, r6
 8001708:	002a      	movs	r2, r5
 800170a:	f7fe fd87 	bl	800021c <capTouch_Init>
 800170e:	0003      	movs	r3, r0
 8001710:	7023      	strb	r3, [r4, #0]
								&capTouchResetPort, capTouchResetPin, capTouchChannels);
		if( (initRet == 1) || (initRet == 3) || (initRet == 4)) {
 8001712:	2116      	movs	r1, #22
 8001714:	187b      	adds	r3, r7, r1
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d007      	beq.n	800172c <main+0x144>
 800171c:	187b      	adds	r3, r7, r1
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b03      	cmp	r3, #3
 8001722:	d003      	beq.n	800172c <main+0x144>
 8001724:	187b      	adds	r3, r7, r1
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b04      	cmp	r3, #4
 800172a:	d102      	bne.n	8001732 <main+0x14a>
			/* Critical Errors:
			 * 1 = Failure to read correct device ID
			 * 2 = Failure to read Keys
			 * 3 = Failure to enable keys
			 */
			dispFailure();
 800172c:	f001 f92a 	bl	8002984 <dispFailure>
 8001730:	e00d      	b.n	800174e <main+0x166>
		}
		else if (initRet == 2) {
 8001732:	2316      	movs	r3, #22
 8001734:	18fb      	adds	r3, r7, r3
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b02      	cmp	r3, #2
 800173a:	d102      	bne.n	8001742 <main+0x15a>
			/*
			 * Non-critical Errors:
			 * 2 = Failure to Recalibrate
			 */
			dispFault();
 800173c:	f001 f912 	bl	8002964 <dispFault>
 8001740:	e005      	b.n	800174e <main+0x166>
		}
		else if(initRet == 0) {
 8001742:	2316      	movs	r3, #22
 8001744:	18fb      	adds	r3, r7, r3
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d100      	bne.n	800174e <main+0x166>
			// initRet = 0 = all is well
			__NOP();
 800174c:	46c0      	nop			@ (mov r8, r8)
		}

		// Set averaging factor
		uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 800174e:	4b8d      	ldr	r3, [pc, #564]	@ (8001984 <main+0x39c>)
 8001750:	781a      	ldrb	r2, [r3, #0]
 8001752:	210c      	movs	r1, #12
 8001754:	187b      	adds	r3, r7, r1
 8001756:	701a      	strb	r2, [r3, #0]
 8001758:	4b8a      	ldr	r3, [pc, #552]	@ (8001984 <main+0x39c>)
 800175a:	781a      	ldrb	r2, [r3, #0]
 800175c:	187b      	adds	r3, r7, r1
 800175e:	705a      	strb	r2, [r3, #1]
 8001760:	4b88      	ldr	r3, [pc, #544]	@ (8001984 <main+0x39c>)
 8001762:	781a      	ldrb	r2, [r3, #0]
 8001764:	187b      	adds	r3, r7, r1
 8001766:	709a      	strb	r2, [r3, #2]
 8001768:	4b86      	ldr	r3, [pc, #536]	@ (8001984 <main+0x39c>)
 800176a:	781a      	ldrb	r2, [r3, #0]
 800176c:	187b      	adds	r3, r7, r1
 800176e:	70da      	strb	r2, [r3, #3]
 8001770:	187b      	adds	r3, r7, r1
 8001772:	2200      	movs	r2, #0
 8001774:	711a      	strb	r2, [r3, #4]
 8001776:	187b      	adds	r3, r7, r1
 8001778:	2200      	movs	r2, #0
 800177a:	715a      	strb	r2, [r3, #5]
 800177c:	187b      	adds	r3, r7, r1
 800177e:	2200      	movs	r2, #0
 8001780:	719a      	strb	r2, [r3, #6]
		halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8001782:	2517      	movs	r5, #23
 8001784:	197c      	adds	r4, r7, r5
 8001786:	187a      	adds	r2, r7, r1
 8001788:	4b7d      	ldr	r3, [pc, #500]	@ (8001980 <main+0x398>)
 800178a:	0011      	movs	r1, r2
 800178c:	0018      	movs	r0, r3
 800178e:	f7fe ffb9 	bl	8000704 <capTouch_SetAveragingFactor>
 8001792:	0003      	movs	r3, r0
 8001794:	7023      	strb	r3, [r4, #0]

		if(halRet != HAL_OK) {
 8001796:	197b      	adds	r3, r7, r5
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <main+0x1ba>
			// This is sensitivity-setting and a non-critical error
			dispFault();
 800179e:	f001 f8e1 	bl	8002964 <dispFault>
		}

		// Set detection integration factors
		uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 80017a2:	4b79      	ldr	r3, [pc, #484]	@ (8001988 <main+0x3a0>)
 80017a4:	781a      	ldrb	r2, [r3, #0]
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	701a      	strb	r2, [r3, #0]
 80017aa:	4b77      	ldr	r3, [pc, #476]	@ (8001988 <main+0x3a0>)
 80017ac:	781a      	ldrb	r2, [r3, #0]
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	705a      	strb	r2, [r3, #1]
 80017b2:	4b75      	ldr	r3, [pc, #468]	@ (8001988 <main+0x3a0>)
 80017b4:	781a      	ldrb	r2, [r3, #0]
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	709a      	strb	r2, [r3, #2]
 80017ba:	4b73      	ldr	r3, [pc, #460]	@ (8001988 <main+0x3a0>)
 80017bc:	781a      	ldrb	r2, [r3, #0]
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	70da      	strb	r2, [r3, #3]
 80017c2:	4b71      	ldr	r3, [pc, #452]	@ (8001988 <main+0x3a0>)
 80017c4:	781a      	ldrb	r2, [r3, #0]
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	711a      	strb	r2, [r3, #4]
 80017ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001988 <main+0x3a0>)
 80017cc:	781a      	ldrb	r2, [r3, #0]
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	715a      	strb	r2, [r3, #5]
 80017d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001988 <main+0x3a0>)
 80017d4:	781a      	ldrb	r2, [r3, #0]
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	719a      	strb	r2, [r3, #6]
		halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 80017da:	2517      	movs	r5, #23
 80017dc:	197c      	adds	r4, r7, r5
 80017de:	1d3a      	adds	r2, r7, #4
 80017e0:	4b67      	ldr	r3, [pc, #412]	@ (8001980 <main+0x398>)
 80017e2:	0011      	movs	r1, r2
 80017e4:	0018      	movs	r0, r3
 80017e6:	f7ff f857 	bl	8000898 <capTouch_SetDetectionIntegrator>
 80017ea:	0003      	movs	r3, r0
 80017ec:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK) {
 80017ee:	197b      	adds	r3, r7, r5
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <main+0x212>
			// This is sensitivity-setting and a non-critical error
			dispFault();
 80017f6:	f001 f8b5 	bl	8002964 <dispFault>
		}

		userAlarmToggle = false;			//Default to off
 80017fa:	4b64      	ldr	r3, [pc, #400]	@ (800198c <main+0x3a4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
     * initialize the alarm time to a default value.
     *
     * Else, initialize to whatever is stored in backup registers.
     */

		if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 8001800:	4b63      	ldr	r3, [pc, #396]	@ (8001990 <main+0x3a8>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b54      	ldr	r3, [pc, #336]	@ (8001958 <main+0x370>)
 8001806:	0011      	movs	r1, r2
 8001808:	0018      	movs	r0, r3
 800180a:	f005 fe0e 	bl	800742a <HAL_RTCEx_BKUPRead>
 800180e:	0003      	movs	r3, r0
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d11c      	bne.n	8001850 <main+0x268>

			HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 8001816:	4b5f      	ldr	r3, [pc, #380]	@ (8001994 <main+0x3ac>)
 8001818:	6819      	ldr	r1, [r3, #0]
 800181a:	4b4f      	ldr	r3, [pc, #316]	@ (8001958 <main+0x370>)
 800181c:	2201      	movs	r2, #1
 800181e:	0018      	movs	r0, r3
 8001820:	f005 fde6 	bl	80073f0 <HAL_RTCEx_BKUPWrite>
			HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8001824:	4b5c      	ldr	r3, [pc, #368]	@ (8001998 <main+0x3b0>)
 8001826:	6819      	ldr	r1, [r3, #0]
 8001828:	4b4b      	ldr	r3, [pc, #300]	@ (8001958 <main+0x370>)
 800182a:	2200      	movs	r2, #0
 800182c:	0018      	movs	r0, r3
 800182e:	f005 fddf 	bl	80073f0 <HAL_RTCEx_BKUPWrite>
			HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8001832:	4b5a      	ldr	r3, [pc, #360]	@ (800199c <main+0x3b4>)
 8001834:	6819      	ldr	r1, [r3, #0]
 8001836:	4b48      	ldr	r3, [pc, #288]	@ (8001958 <main+0x370>)
 8001838:	2200      	movs	r2, #0
 800183a:	0018      	movs	r0, r3
 800183c:	f005 fdd8 	bl	80073f0 <HAL_RTCEx_BKUPWrite>

			// Write backup register with a non-zero value to signify that it has been initialized before
			HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8001840:	4b53      	ldr	r3, [pc, #332]	@ (8001990 <main+0x3a8>)
 8001842:	6819      	ldr	r1, [r3, #0]
 8001844:	2301      	movs	r3, #1
 8001846:	425a      	negs	r2, r3
 8001848:	4b43      	ldr	r3, [pc, #268]	@ (8001958 <main+0x370>)
 800184a:	0018      	movs	r0, r3
 800184c:	f005 fdd0 	bl	80073f0 <HAL_RTCEx_BKUPWrite>

		}

		userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8001850:	4b50      	ldr	r3, [pc, #320]	@ (8001994 <main+0x3ac>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4b40      	ldr	r3, [pc, #256]	@ (8001958 <main+0x370>)
 8001856:	0011      	movs	r1, r2
 8001858:	0018      	movs	r0, r3
 800185a:	f005 fde6 	bl	800742a <HAL_RTCEx_BKUPRead>
 800185e:	0003      	movs	r3, r0
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b4f      	ldr	r3, [pc, #316]	@ (80019a0 <main+0x3b8>)
 8001864:	701a      	strb	r2, [r3, #0]
		userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 8001866:	4b4c      	ldr	r3, [pc, #304]	@ (8001998 <main+0x3b0>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b3b      	ldr	r3, [pc, #236]	@ (8001958 <main+0x370>)
 800186c:	0011      	movs	r1, r2
 800186e:	0018      	movs	r0, r3
 8001870:	f005 fddb 	bl	800742a <HAL_RTCEx_BKUPRead>
 8001874:	0003      	movs	r3, r0
 8001876:	b2da      	uxtb	r2, r3
 8001878:	4b49      	ldr	r3, [pc, #292]	@ (80019a0 <main+0x3b8>)
 800187a:	705a      	strb	r2, [r3, #1]
		userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 800187c:	4b47      	ldr	r3, [pc, #284]	@ (800199c <main+0x3b4>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b35      	ldr	r3, [pc, #212]	@ (8001958 <main+0x370>)
 8001882:	0011      	movs	r1, r2
 8001884:	0018      	movs	r0, r3
 8001886:	f005 fdd0 	bl	800742a <HAL_RTCEx_BKUPRead>
 800188a:	0003      	movs	r3, r0
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4b44      	ldr	r3, [pc, #272]	@ (80019a0 <main+0x3b8>)
 8001890:	70da      	strb	r2, [r3, #3]


		// Init Memory Chip
		initRet = W25Q_Init(&spiFlash, nCSPort, nWPPort, nHOLDPort,
 8001892:	4b44      	ldr	r3, [pc, #272]	@ (80019a4 <main+0x3bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4698      	mov	r8, r3
 8001898:	4b43      	ldr	r3, [pc, #268]	@ (80019a8 <main+0x3c0>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4699      	mov	r9, r3
 800189e:	4b43      	ldr	r3, [pc, #268]	@ (80019ac <main+0x3c4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	469a      	mov	sl, r3
 80018a4:	4b42      	ldr	r3, [pc, #264]	@ (80019b0 <main+0x3c8>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b42      	ldr	r3, [pc, #264]	@ (80019b4 <main+0x3cc>)
 80018aa:	6819      	ldr	r1, [r3, #0]
 80018ac:	4b42      	ldr	r3, [pc, #264]	@ (80019b8 <main+0x3d0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	469b      	mov	fp, r3
 80018b2:	4842      	ldr	r0, [pc, #264]	@ (80019bc <main+0x3d4>)
 80018b4:	7800      	ldrb	r0, [r0, #0]
 80018b6:	4c42      	ldr	r4, [pc, #264]	@ (80019c0 <main+0x3d8>)
 80018b8:	7825      	ldrb	r5, [r4, #0]
 80018ba:	4c42      	ldr	r4, [pc, #264]	@ (80019c4 <main+0x3dc>)
 80018bc:	7826      	ldrb	r6, [r4, #0]
 80018be:	2416      	movs	r4, #22
 80018c0:	193c      	adds	r4, r7, r4
 80018c2:	4b41      	ldr	r3, [pc, #260]	@ (80019c8 <main+0x3e0>)
 80018c4:	469c      	mov	ip, r3
 80018c6:	9606      	str	r6, [sp, #24]
 80018c8:	9505      	str	r5, [sp, #20]
 80018ca:	9004      	str	r0, [sp, #16]
 80018cc:	483f      	ldr	r0, [pc, #252]	@ (80019cc <main+0x3e4>)
 80018ce:	9003      	str	r0, [sp, #12]
 80018d0:	465b      	mov	r3, fp
 80018d2:	9302      	str	r3, [sp, #8]
 80018d4:	9101      	str	r1, [sp, #4]
 80018d6:	9200      	str	r2, [sp, #0]
 80018d8:	4653      	mov	r3, sl
 80018da:	464a      	mov	r2, r9
 80018dc:	4641      	mov	r1, r8
 80018de:	4660      	mov	r0, ip
 80018e0:	f7ff f88c 	bl	80009fc <W25Q_Init>
 80018e4:	0003      	movs	r3, r0
 80018e6:	7023      	strb	r3, [r4, #0]
	    		 nCSPin, nWPPin, nHOLDPin, &hspi2, spiFlash_devID, spiFlash_isQuadChip, spiFlash_driveStrength);

		// Enter error loop if there's an error in initialization
		if( (initRet == 1) || (initRet == 7) ) {
 80018e8:	2216      	movs	r2, #22
 80018ea:	18bb      	adds	r3, r7, r2
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d003      	beq.n	80018fa <main+0x312>
 80018f2:	18bb      	adds	r3, r7, r2
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b07      	cmp	r3, #7
 80018f8:	d102      	bne.n	8001900 <main+0x318>
			/* Critical Errors:
			* 1 = Failure to release chip from power down
			* 7 = Failure to disable write protection
			*/
			dispFailure();
 80018fa:	f001 f843 	bl	8002984 <dispFailure>
 80018fe:	e016      	b.n	800192e <main+0x346>
		}
		else if ( ((initRet >= 2) && (initRet <= 6)) || (initRet == 8) ) {
 8001900:	2216      	movs	r2, #22
 8001902:	18bb      	adds	r3, r7, r2
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d903      	bls.n	8001912 <main+0x32a>
 800190a:	18bb      	adds	r3, r7, r2
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b06      	cmp	r3, #6
 8001910:	d904      	bls.n	800191c <main+0x334>
 8001912:	2316      	movs	r3, #22
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b08      	cmp	r3, #8
 800191a:	d102      	bne.n	8001922 <main+0x33a>
			* 2 = Failure to reset chip
			* 3,6,8 = Failure to read status registers
			* 4 = Failure to set driver strength
			* 5 = Failure to read device ID
			*/
			dispFault();
 800191c:	f001 f822 	bl	8002964 <dispFault>
 8001920:	e005      	b.n	800192e <main+0x346>
		}
		else if(initRet == 0) {
 8001922:	2316      	movs	r3, #22
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d100      	bne.n	800192e <main+0x346>
			// initRet = 0 = all is well
			__NOP();
 800192c:	46c0      	nop			@ (mov r8, r8)
		}


		// Init i2s amplifier
		NAU8315YG_Init(&i2sAmp, &hi2s1, i2sAmp_enablePort, i2sAmp_enablePin);
 800192e:	4b28      	ldr	r3, [pc, #160]	@ (80019d0 <main+0x3e8>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4b28      	ldr	r3, [pc, #160]	@ (80019d4 <main+0x3ec>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4928      	ldr	r1, [pc, #160]	@ (80019d8 <main+0x3f0>)
 8001938:	4828      	ldr	r0, [pc, #160]	@ (80019dc <main+0x3f4>)
 800193a:	f7ff f81f 	bl	800097c <NAU8315YG_Init>

		startAudioStream();
 800193e:	f001 f8c3 	bl	8002ac8 <startAudioStream>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	e7fd      	b.n	8001942 <main+0x35a>
 8001946:	46c0      	nop			@ (mov r8, r8)
 8001948:	20000008 	.word	0x20000008
 800194c:	20000040 	.word	0x20000040
 8001950:	200000ec 	.word	0x200000ec
 8001954:	2000002c 	.word	0x2000002c
 8001958:	200001dc 	.word	0x200001dc
 800195c:	200000d0 	.word	0x200000d0
 8001960:	200000bc 	.word	0x200000bc
 8001964:	2000006c 	.word	0x2000006c
 8001968:	20000068 	.word	0x20000068
 800196c:	20000030 	.word	0x20000030
 8001970:	20000014 	.word	0x20000014
 8001974:	20000010 	.word	0x20000010
 8001978:	2000000c 	.word	0x2000000c
 800197c:	200000f0 	.word	0x200000f0
 8001980:	2000040c 	.word	0x2000040c
 8001984:	20000011 	.word	0x20000011
 8001988:	20000012 	.word	0x20000012
 800198c:	200000b9 	.word	0x200000b9
 8001990:	2000003c 	.word	0x2000003c
 8001994:	200000e8 	.word	0x200000e8
 8001998:	20000034 	.word	0x20000034
 800199c:	20000038 	.word	0x20000038
 80019a0:	200000d4 	.word	0x200000d4
 80019a4:	20000044 	.word	0x20000044
 80019a8:	20000048 	.word	0x20000048
 80019ac:	2000004c 	.word	0x2000004c
 80019b0:	20000050 	.word	0x20000050
 80019b4:	20000054 	.word	0x20000054
 80019b8:	20000058 	.word	0x20000058
 80019bc:	2000005c 	.word	0x2000005c
 80019c0:	2000005d 	.word	0x2000005d
 80019c4:	2000005e 	.word	0x2000005e
 80019c8:	20000420 	.word	0x20000420
 80019cc:	20000208 	.word	0x20000208
 80019d0:	20000060 	.word	0x20000060
 80019d4:	20000064 	.word	0x20000064
 80019d8:	20000144 	.word	0x20000144
 80019dc:	20000448 	.word	0x20000448

080019e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e0:	b590      	push	{r4, r7, lr}
 80019e2:	b093      	sub	sp, #76	@ 0x4c
 80019e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e6:	2410      	movs	r4, #16
 80019e8:	193b      	adds	r3, r7, r4
 80019ea:	0018      	movs	r0, r3
 80019ec:	2338      	movs	r3, #56	@ 0x38
 80019ee:	001a      	movs	r2, r3
 80019f0:	2100      	movs	r1, #0
 80019f2:	f007 fcc3 	bl	800937c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f6:	003b      	movs	r3, r7
 80019f8:	0018      	movs	r0, r3
 80019fa:	2310      	movs	r3, #16
 80019fc:	001a      	movs	r2, r3
 80019fe:	2100      	movs	r1, #0
 8001a00:	f007 fcbc 	bl	800937c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f003 fdf5 	bl	80055f8 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a0e:	f003 fde5 	bl	80055dc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a12:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <SystemClock_Config+0xc8>)
 8001a14:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001a16:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <SystemClock_Config+0xc8>)
 8001a18:	2118      	movs	r1, #24
 8001a1a:	438a      	bics	r2, r1
 8001a1c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001a1e:	193b      	adds	r3, r7, r4
 8001a20:	2205      	movs	r2, #5
 8001a22:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a24:	193b      	adds	r3, r7, r4
 8001a26:	2280      	movs	r2, #128	@ 0x80
 8001a28:	0252      	lsls	r2, r2, #9
 8001a2a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a2c:	0021      	movs	r1, r4
 8001a2e:	187b      	adds	r3, r7, r1
 8001a30:	2201      	movs	r2, #1
 8001a32:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a34:	187b      	adds	r3, r7, r1
 8001a36:	2202      	movs	r2, #2
 8001a38:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a3a:	187b      	adds	r3, r7, r1
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001a40:	187b      	adds	r3, r7, r1
 8001a42:	2200      	movs	r2, #0
 8001a44:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001a46:	187b      	adds	r3, r7, r1
 8001a48:	2208      	movs	r2, #8
 8001a4a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a4c:	187b      	adds	r3, r7, r1
 8001a4e:	22c0      	movs	r2, #192	@ 0xc0
 8001a50:	02d2      	lsls	r2, r2, #11
 8001a52:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a54:	187b      	adds	r3, r7, r1
 8001a56:	2280      	movs	r2, #128	@ 0x80
 8001a58:	0492      	lsls	r2, r2, #18
 8001a5a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a5c:	187b      	adds	r3, r7, r1
 8001a5e:	2280      	movs	r2, #128	@ 0x80
 8001a60:	0592      	lsls	r2, r2, #22
 8001a62:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a64:	187b      	adds	r3, r7, r1
 8001a66:	0018      	movs	r0, r3
 8001a68:	f003 fe12 	bl	8005690 <HAL_RCC_OscConfig>
 8001a6c:	1e03      	subs	r3, r0, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a70:	f001 f8c0 	bl	8002bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a74:	003b      	movs	r3, r7
 8001a76:	2207      	movs	r2, #7
 8001a78:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a7a:	003b      	movs	r3, r7
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a80:	003b      	movs	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a86:	003b      	movs	r3, r7
 8001a88:	2200      	movs	r2, #0
 8001a8a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a8c:	003b      	movs	r3, r7
 8001a8e:	2102      	movs	r1, #2
 8001a90:	0018      	movs	r0, r3
 8001a92:	f004 f917 	bl	8005cc4 <HAL_RCC_ClockConfig>
 8001a96:	1e03      	subs	r3, r0, #0
 8001a98:	d001      	beq.n	8001a9e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001a9a:	f001 f8ab 	bl	8002bf4 <Error_Handler>
  }
}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	b013      	add	sp, #76	@ 0x4c
 8001aa4:	bd90      	pop	{r4, r7, pc}
 8001aa6:	46c0      	nop			@ (mov r8, r8)
 8001aa8:	40021000 	.word	0x40021000

08001aac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b24 <MX_I2C1_Init+0x78>)
 8001ab4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C12166;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b28 <MX_I2C1_Init+0x7c>)
 8001aba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ac2:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac8:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ad4:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ada:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f002 fc2b 	bl	8004344 <HAL_I2C_Init>
 8001aee:	1e03      	subs	r3, r0, #0
 8001af0:	d001      	beq.n	8001af6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001af2:	f001 f87f 	bl	8002bf4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001af6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001af8:	2100      	movs	r1, #0
 8001afa:	0018      	movs	r0, r3
 8001afc:	f003 f9ce 	bl	8004e9c <HAL_I2CEx_ConfigAnalogFilter>
 8001b00:	1e03      	subs	r3, r0, #0
 8001b02:	d001      	beq.n	8001b08 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b04:	f001 f876 	bl	8002bf4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b08:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <MX_I2C1_Init+0x74>)
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f003 fa11 	bl	8004f34 <HAL_I2CEx_ConfigDigitalFilter>
 8001b12:	1e03      	subs	r3, r0, #0
 8001b14:	d001      	beq.n	8001b1a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b16:	f001 f86d 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b1a:	46c0      	nop			@ (mov r8, r8)
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	200000f0 	.word	0x200000f0
 8001b24:	40005400 	.word	0x40005400
 8001b28:	00c12166 	.word	0x00c12166

08001b2c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8001b30:	4b10      	ldr	r3, [pc, #64]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b32:	4a11      	ldr	r2, [pc, #68]	@ (8001b78 <MX_I2S1_Init+0x4c>)
 8001b34:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8001b36:	4b0f      	ldr	r3, [pc, #60]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b38:	2280      	movs	r2, #128	@ 0x80
 8001b3a:	0092      	lsls	r2, r2, #2
 8001b3c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001b44:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001b50:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b52:	4a0a      	ldr	r2, [pc, #40]	@ (8001b7c <MX_I2S1_Init+0x50>)
 8001b54:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8001b56:	4b07      	ldr	r3, [pc, #28]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <MX_I2S1_Init+0x48>)
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f003 fa34 	bl	8004fcc <HAL_I2S_Init>
 8001b64:	1e03      	subs	r3, r0, #0
 8001b66:	d001      	beq.n	8001b6c <MX_I2S1_Init+0x40>
  {
    Error_Handler();
 8001b68:	f001 f844 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8001b6c:	46c0      	nop			@ (mov r8, r8)
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	46c0      	nop			@ (mov r8, r8)
 8001b74:	20000144 	.word	0x20000144
 8001b78:	40013000 	.word	0x40013000
 8001b7c:	0000ac44 	.word	0x0000ac44

08001b80 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 0 */

//  RTC_TimeTypeDef sTime = {0};
//  RTC_DateTypeDef sDate = {0};
  RTC_AlarmTypeDef sAlarm = {0};
 8001b86:	003b      	movs	r3, r7
 8001b88:	0018      	movs	r0, r3
 8001b8a:	2328      	movs	r3, #40	@ 0x28
 8001b8c:	001a      	movs	r2, r3
 8001b8e:	2100      	movs	r1, #0
 8001b90:	f007 fbf4 	bl	800937c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b94:	4b33      	ldr	r3, [pc, #204]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001b96:	4a34      	ldr	r2, [pc, #208]	@ (8001c68 <MX_RTC_Init+0xe8>)
 8001b98:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001b9a:	4b32      	ldr	r3, [pc, #200]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001b9c:	2240      	movs	r2, #64	@ 0x40
 8001b9e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8001ba0:	4b30      	ldr	r3, [pc, #192]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001ba2:	227f      	movs	r2, #127	@ 0x7f
 8001ba4:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8001ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001ba8:	22ff      	movs	r2, #255	@ 0xff
 8001baa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bac:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001bb2:	4b2c      	ldr	r3, [pc, #176]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bbe:	4b29      	ldr	r3, [pc, #164]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001bc0:	2280      	movs	r2, #128	@ 0x80
 8001bc2:	05d2      	lsls	r2, r2, #23
 8001bc4:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001bc6:	4b27      	ldr	r3, [pc, #156]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bcc:	4b25      	ldr	r3, [pc, #148]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f004 fe32 	bl	8006838 <HAL_RTC_Init>
 8001bd4:	1e03      	subs	r3, r0, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001bd8:	f001 f80c 	bl	8002bf4 <Error_Handler>
//    Error_Handler();
//  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8001bdc:	003b      	movs	r3, r7
 8001bde:	2201      	movs	r2, #1
 8001be0:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001be2:	003b      	movs	r3, r7
 8001be4:	2201      	movs	r2, #1
 8001be6:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001be8:	003b      	movs	r3, r7
 8001bea:	2200      	movs	r2, #0
 8001bec:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001bee:	003b      	movs	r3, r7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001bf4:	003b      	movs	r3, r7
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001bfa:	003b      	movs	r3, r7
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c00:	003b      	movs	r3, r7
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8001c06:	003b      	movs	r3, r7
 8001c08:	4a18      	ldr	r2, [pc, #96]	@ (8001c6c <MX_RTC_Init+0xec>)
 8001c0a:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001c0c:	003b      	movs	r3, r7
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001c12:	003b      	movs	r3, r7
 8001c14:	2200      	movs	r2, #0
 8001c16:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001c18:	003b      	movs	r3, r7
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c20:	003b      	movs	r3, r7
 8001c22:	2280      	movs	r2, #128	@ 0x80
 8001c24:	0052      	lsls	r2, r2, #1
 8001c26:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001c28:	0039      	movs	r1, r7
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f004 fff6 	bl	8006c20 <HAL_RTC_SetAlarm_IT>
 8001c34:	1e03      	subs	r3, r0, #0
 8001c36:	d001      	beq.n	8001c3c <MX_RTC_Init+0xbc>
  {
    Error_Handler();
 8001c38:	f000 ffdc 	bl	8002bf4 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8001c3c:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001c3e:	2100      	movs	r1, #0
 8001c40:	0018      	movs	r0, r3
 8001c42:	f005 fb85 	bl	8007350 <HAL_RTCEx_SetCalibrationOutPut>
 8001c46:	1e03      	subs	r3, r0, #0
 8001c48:	d001      	beq.n	8001c4e <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001c4a:	f000 ffd3 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8001c4e:	4908      	ldr	r1, [pc, #32]	@ (8001c70 <MX_RTC_Init+0xf0>)
 8001c50:	4b04      	ldr	r3, [pc, #16]	@ (8001c64 <MX_RTC_Init+0xe4>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	0018      	movs	r0, r3
 8001c56:	f004 ff39 	bl	8006acc <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8001c5a:	46c0      	nop			@ (mov r8, r8)
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	b00a      	add	sp, #40	@ 0x28
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	46c0      	nop			@ (mov r8, r8)
 8001c64:	200001dc 	.word	0x200001dc
 8001c68:	40002800 	.word	0x40002800
 8001c6c:	80800080 	.word	0x80800080
 8001c70:	200000bc 	.word	0x200000bc

08001c74 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001c78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cec <MX_SPI2_Init+0x78>)
 8001c7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001c80:	2282      	movs	r2, #130	@ 0x82
 8001c82:	0052      	lsls	r2, r2, #1
 8001c84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c86:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001c8e:	22e0      	movs	r2, #224	@ 0xe0
 8001c90:	00d2      	lsls	r2, r2, #3
 8001c92:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c94:	4b14      	ldr	r3, [pc, #80]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001ca2:	2280      	movs	r2, #128	@ 0x80
 8001ca4:	0092      	lsls	r2, r2, #2
 8001ca6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001caa:	2208      	movs	r2, #8
 8001cac:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cc2:	2207      	movs	r2, #7
 8001cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cce:	2208      	movs	r2, #8
 8001cd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001cd2:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <MX_SPI2_Init+0x74>)
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f005 fbc3 	bl	8007460 <HAL_SPI_Init>
 8001cda:	1e03      	subs	r3, r0, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001cde:	f000 ff89 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ce2:	46c0      	nop			@ (mov r8, r8)
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000208 	.word	0x20000208
 8001cec:	40003800 	.word	0x40003800

08001cf0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	@ 0x28
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf6:	231c      	movs	r3, #28
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	230c      	movs	r3, #12
 8001cfe:	001a      	movs	r2, r3
 8001d00:	2100      	movs	r1, #0
 8001d02:	f007 fb3b 	bl	800937c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d06:	003b      	movs	r3, r7
 8001d08:	0018      	movs	r0, r3
 8001d0a:	231c      	movs	r3, #28
 8001d0c:	001a      	movs	r2, r3
 8001d0e:	2100      	movs	r1, #0
 8001d10:	f007 fb34 	bl	800937c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d14:	4b24      	ldr	r3, [pc, #144]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d16:	2280      	movs	r2, #128	@ 0x80
 8001d18:	05d2      	lsls	r2, r2, #23
 8001d1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8001d1c:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d1e:	4a23      	ldr	r2, [pc, #140]	@ (8001dac <MX_TIM2_Init+0xbc>)
 8001d20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d22:	4b21      	ldr	r3, [pc, #132]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001d28:	4b1f      	ldr	r3, [pc, #124]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d2a:	2263      	movs	r2, #99	@ 0x63
 8001d2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d34:	4b1c      	ldr	r3, [pc, #112]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f006 fbfb 	bl	8008538 <HAL_TIM_PWM_Init>
 8001d42:	1e03      	subs	r3, r0, #0
 8001d44:	d001      	beq.n	8001d4a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001d46:	f000 ff55 	bl	8002bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d4a:	211c      	movs	r1, #28
 8001d4c:	187b      	adds	r3, r7, r1
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d52:	187b      	adds	r3, r7, r1
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d58:	187a      	adds	r2, r7, r1
 8001d5a:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d5c:	0011      	movs	r1, r2
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f007 fa8c 	bl	800927c <HAL_TIMEx_MasterConfigSynchronization>
 8001d64:	1e03      	subs	r3, r0, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001d68:	f000 ff44 	bl	8002bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d6c:	003b      	movs	r3, r7
 8001d6e:	2260      	movs	r2, #96	@ 0x60
 8001d70:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001d72:	003b      	movs	r3, r7
 8001d74:	2200      	movs	r2, #0
 8001d76:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d78:	003b      	movs	r3, r7
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d7e:	003b      	movs	r3, r7
 8001d80:	2200      	movs	r2, #0
 8001d82:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d84:	0039      	movs	r1, r7
 8001d86:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d88:	2208      	movs	r2, #8
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f006 fe12 	bl	80089b4 <HAL_TIM_PWM_ConfigChannel>
 8001d90:	1e03      	subs	r3, r0, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8001d94:	f000 ff2e 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d98:	4b03      	ldr	r3, [pc, #12]	@ (8001da8 <MX_TIM2_Init+0xb8>)
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f001 fbf2 	bl	8003584 <HAL_TIM_MspPostInit>

}
 8001da0:	46c0      	nop			@ (mov r8, r8)
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b00a      	add	sp, #40	@ 0x28
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000324 	.word	0x20000324
 8001dac:	0000031f 	.word	0x0000031f

08001db0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001db4:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001db6:	4a0f      	ldr	r2, [pc, #60]	@ (8001df4 <MX_TIM14_Init+0x44>)
 8001db8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8001dba:	4b0d      	ldr	r3, [pc, #52]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001dbc:	22f4      	movs	r2, #244	@ 0xf4
 8001dbe:	0092      	lsls	r2, r2, #2
 8001dc0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001dc8:	4b09      	ldr	r3, [pc, #36]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001dca:	4a0b      	ldr	r2, [pc, #44]	@ (8001df8 <MX_TIM14_Init+0x48>)
 8001dcc:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dce:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd4:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001dda:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <MX_TIM14_Init+0x40>)
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f006 fa5f 	bl	80082a0 <HAL_TIM_Base_Init>
 8001de2:	1e03      	subs	r3, r0, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001de6:	f000 ff05 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001dea:	46c0      	nop			@ (mov r8, r8)
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000370 	.word	0x20000370
 8001df4:	40002000 	.word	0x40002000
 8001df8:	0000ffff 	.word	0x0000ffff

08001dfc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001e00:	4b0f      	ldr	r3, [pc, #60]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e02:	4a10      	ldr	r2, [pc, #64]	@ (8001e44 <MX_TIM16_Init+0x48>)
 8001e04:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 58595;
 8001e06:	4b0e      	ldr	r3, [pc, #56]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e08:	4a0f      	ldr	r2, [pc, #60]	@ (8001e48 <MX_TIM16_Init+0x4c>)
 8001e0a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001e12:	4b0b      	ldr	r3, [pc, #44]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e14:	4a0d      	ldr	r2, [pc, #52]	@ (8001e4c <MX_TIM16_Init+0x50>)
 8001e16:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e18:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 10;
 8001e1e:	4b08      	ldr	r3, [pc, #32]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e20:	220a      	movs	r2, #10
 8001e22:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001e2a:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <MX_TIM16_Init+0x44>)
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f006 fa37 	bl	80082a0 <HAL_TIM_Base_Init>
 8001e32:	1e03      	subs	r3, r0, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001e36:	f000 fedd 	bl	8002bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	200003bc 	.word	0x200003bc
 8001e44:	40014400 	.word	0x40014400
 8001e48:	0000e4e3 	.word	0x0000e4e3
 8001e4c:	0000ffff 	.word	0x0000ffff

08001e50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e56:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <MX_DMA_Init+0x48>)
 8001e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <MX_DMA_Init+0x48>)
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e62:	4b0d      	ldr	r3, [pc, #52]	@ (8001e98 <MX_DMA_Init+0x48>)
 8001e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e66:	2201      	movs	r2, #1
 8001e68:	4013      	ands	r3, r2
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	2009      	movs	r0, #9
 8001e74:	f001 fd9c 	bl	80039b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e78:	2009      	movs	r0, #9
 8001e7a:	f001 fdae 	bl	80039da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2100      	movs	r1, #0
 8001e82:	200a      	movs	r0, #10
 8001e84:	f001 fd94 	bl	80039b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001e88:	200a      	movs	r0, #10
 8001e8a:	f001 fda6 	bl	80039da <HAL_NVIC_EnableIRQ>

}
 8001e8e:	46c0      	nop			@ (mov r8, r8)
 8001e90:	46bd      	mov	sp, r7
 8001e92:	b002      	add	sp, #8
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	46c0      	nop			@ (mov r8, r8)
 8001e98:	40021000 	.word	0x40021000

08001e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e9c:	b590      	push	{r4, r7, lr}
 8001e9e:	b08b      	sub	sp, #44	@ 0x2c
 8001ea0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea2:	2414      	movs	r4, #20
 8001ea4:	193b      	adds	r3, r7, r4
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	2314      	movs	r3, #20
 8001eaa:	001a      	movs	r2, r3
 8001eac:	2100      	movs	r1, #0
 8001eae:	f007 fa65 	bl	800937c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb2:	4b74      	ldr	r3, [pc, #464]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001eb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001eb6:	4b73      	ldr	r3, [pc, #460]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001eb8:	2104      	movs	r1, #4
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ebe:	4b71      	ldr	r3, [pc, #452]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001eca:	4b6e      	ldr	r3, [pc, #440]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ecc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ece:	4b6d      	ldr	r3, [pc, #436]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ed0:	2120      	movs	r1, #32
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ed6:	4b6b      	ldr	r3, [pc, #428]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eda:	2220      	movs	r2, #32
 8001edc:	4013      	ands	r3, r2
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee2:	4b68      	ldr	r3, [pc, #416]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ee4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ee6:	4b67      	ldr	r3, [pc, #412]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ee8:	2101      	movs	r1, #1
 8001eea:	430a      	orrs	r2, r1
 8001eec:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eee:	4b65      	ldr	r3, [pc, #404]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efa:	4b62      	ldr	r3, [pc, #392]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001efc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001efe:	4b61      	ldr	r3, [pc, #388]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001f00:	2102      	movs	r1, #2
 8001f02:	430a      	orrs	r2, r1
 8001f04:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f06:	4b5f      	ldr	r3, [pc, #380]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f12:	4b5c      	ldr	r3, [pc, #368]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001f14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f16:	4b5b      	ldr	r3, [pc, #364]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001f18:	2108      	movs	r1, #8
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f1e:	4b59      	ldr	r3, [pc, #356]	@ (8002084 <MX_GPIO_Init+0x1e8>)
 8001f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f22:	2208      	movs	r2, #8
 8001f24:	4013      	ands	r3, r2
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nHOLD_Pin|SHIFT_MCLR_Pin, GPIO_PIN_SET);
 8001f2a:	238e      	movs	r3, #142	@ 0x8e
 8001f2c:	0119      	lsls	r1, r3, #4
 8001f2e:	23a0      	movs	r3, #160	@ 0xa0
 8001f30:	05db      	lsls	r3, r3, #23
 8001f32:	2201      	movs	r2, #1
 8001f34:	0018      	movs	r0, r3
 8001f36:	f002 f9a2 	bl	800427e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AMP_ENABLE_Pin|DEBUG_LED_Pin, GPIO_PIN_RESET);
 8001f3a:	4953      	ldr	r1, [pc, #332]	@ (8002088 <MX_GPIO_Init+0x1ec>)
 8001f3c:	4b53      	ldr	r3, [pc, #332]	@ (800208c <MX_GPIO_Init+0x1f0>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	0018      	movs	r0, r3
 8001f42:	f002 f99c 	bl	800427e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin, GPIO_PIN_RESET);
 8001f46:	23c0      	movs	r3, #192	@ 0xc0
 8001f48:	00d9      	lsls	r1, r3, #3
 8001f4a:	23a0      	movs	r3, #160	@ 0xa0
 8001f4c:	05db      	lsls	r3, r3, #23
 8001f4e:	2200      	movs	r2, #0
 8001f50:	0018      	movs	r0, r3
 8001f52:	f002 f994 	bl	800427e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8001f56:	4b4e      	ldr	r3, [pc, #312]	@ (8002090 <MX_GPIO_Init+0x1f4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2180      	movs	r1, #128	@ 0x80
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	f002 f98e 	bl	800427e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAPTOUCH_RESET_GPIO_Port, CAPTOUCH_RESET_Pin, GPIO_PIN_SET);
 8001f62:	2380      	movs	r3, #128	@ 0x80
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4849      	ldr	r0, [pc, #292]	@ (800208c <MX_GPIO_Init+0x1f0>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	0019      	movs	r1, r3
 8001f6c:	f002 f987 	bl	800427e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CHIP_SELECT_Pin MEM_nWP_Pin MEM_nHOLD_Pin SHIFT_DATA_IN_Pin
                           SHIFT_DATA_CLK_Pin SHIFT_MCLR_Pin */
  GPIO_InitStruct.Pin = SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nHOLD_Pin|SHIFT_DATA_IN_Pin
 8001f70:	193b      	adds	r3, r7, r4
 8001f72:	22ee      	movs	r2, #238	@ 0xee
 8001f74:	0112      	lsls	r2, r2, #4
 8001f76:	601a      	str	r2, [r3, #0]
                          |SHIFT_DATA_CLK_Pin|SHIFT_MCLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f78:	193b      	adds	r3, r7, r4
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	193b      	adds	r3, r7, r4
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f84:	193b      	adds	r3, r7, r4
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8a:	193a      	adds	r2, r7, r4
 8001f8c:	23a0      	movs	r3, #160	@ 0xa0
 8001f8e:	05db      	lsls	r3, r3, #23
 8001f90:	0011      	movs	r1, r2
 8001f92:	0018      	movs	r0, r3
 8001f94:	f001 fff2 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : AMP_ENABLE_Pin DEBUG_LED_Pin CAPTOUCH_RESET_Pin */
  GPIO_InitStruct.Pin = AMP_ENABLE_Pin|DEBUG_LED_Pin|CAPTOUCH_RESET_Pin;
 8001f98:	193b      	adds	r3, r7, r4
 8001f9a:	4a3e      	ldr	r2, [pc, #248]	@ (8002094 <MX_GPIO_Init+0x1f8>)
 8001f9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9e:	193b      	adds	r3, r7, r4
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	193b      	adds	r3, r7, r4
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001faa:	193b      	adds	r3, r7, r4
 8001fac:	2200      	movs	r2, #0
 8001fae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb0:	193b      	adds	r3, r7, r4
 8001fb2:	4a36      	ldr	r2, [pc, #216]	@ (800208c <MX_GPIO_Init+0x1f0>)
 8001fb4:	0019      	movs	r1, r3
 8001fb6:	0010      	movs	r0, r2
 8001fb8:	f001 ffe0 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8001fbc:	193b      	adds	r3, r7, r4
 8001fbe:	2280      	movs	r2, #128	@ 0x80
 8001fc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc2:	193b      	adds	r3, r7, r4
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	193b      	adds	r3, r7, r4
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fce:	193b      	adds	r3, r7, r4
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001fd4:	193b      	adds	r3, r7, r4
 8001fd6:	4a2e      	ldr	r2, [pc, #184]	@ (8002090 <MX_GPIO_Init+0x1f4>)
 8001fd8:	0019      	movs	r1, r3
 8001fda:	0010      	movs	r0, r2
 8001fdc:	f001 ffce 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : ALARM_SET_BUTTON_EXTI_Pin */
  GPIO_InitStruct.Pin = ALARM_SET_BUTTON_EXTI_Pin;
 8001fe0:	193b      	adds	r3, r7, r4
 8001fe2:	2280      	movs	r2, #128	@ 0x80
 8001fe4:	0212      	lsls	r2, r2, #8
 8001fe6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fe8:	193b      	adds	r3, r7, r4
 8001fea:	2284      	movs	r2, #132	@ 0x84
 8001fec:	0392      	lsls	r2, r2, #14
 8001fee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff0:	193b      	adds	r3, r7, r4
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ALARM_SET_BUTTON_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001ff6:	193a      	adds	r2, r7, r4
 8001ff8:	23a0      	movs	r3, #160	@ 0xa0
 8001ffa:	05db      	lsls	r3, r3, #23
 8001ffc:	0011      	movs	r1, r2
 8001ffe:	0018      	movs	r0, r3
 8002000:	f001 ffbc 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_EXTI_Pin MINUTE_SET_BUTTON_EXTI_Pin ALARM_EN_BUTTON_EXTI_Pin DISPLAY_BUTTON_EXTI_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_EXTI_Pin|MINUTE_SET_BUTTON_EXTI_Pin|ALARM_EN_BUTTON_EXTI_Pin|DISPLAY_BUTTON_EXTI_Pin;
 8002004:	0021      	movs	r1, r4
 8002006:	187b      	adds	r3, r7, r1
 8002008:	220f      	movs	r2, #15
 800200a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800200c:	187b      	adds	r3, r7, r1
 800200e:	2284      	movs	r2, #132	@ 0x84
 8002010:	0392      	lsls	r2, r2, #14
 8002012:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002014:	187b      	adds	r3, r7, r1
 8002016:	2201      	movs	r2, #1
 8002018:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800201a:	000c      	movs	r4, r1
 800201c:	187b      	adds	r3, r7, r1
 800201e:	4a1e      	ldr	r2, [pc, #120]	@ (8002098 <MX_GPIO_Init+0x1fc>)
 8002020:	0019      	movs	r1, r3
 8002022:	0010      	movs	r0, r2
 8002024:	f001 ffaa 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : TIME_SWITCH_EXTI_Pin */
  GPIO_InitStruct.Pin = TIME_SWITCH_EXTI_Pin;
 8002028:	0021      	movs	r1, r4
 800202a:	187b      	adds	r3, r7, r1
 800202c:	2210      	movs	r2, #16
 800202e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002030:	187b      	adds	r3, r7, r1
 8002032:	22c4      	movs	r2, #196	@ 0xc4
 8002034:	0392      	lsls	r2, r2, #14
 8002036:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002038:	187b      	adds	r3, r7, r1
 800203a:	2201      	movs	r2, #1
 800203c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TIME_SWITCH_EXTI_GPIO_Port, &GPIO_InitStruct);
 800203e:	187b      	adds	r3, r7, r1
 8002040:	4a12      	ldr	r2, [pc, #72]	@ (800208c <MX_GPIO_Init+0x1f0>)
 8002042:	0019      	movs	r1, r3
 8002044:	0010      	movs	r0, r2
 8002046:	f001 ff99 	bl	8003f7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2100      	movs	r1, #0
 800204e:	2005      	movs	r0, #5
 8002050:	f001 fcae 	bl	80039b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002054:	2005      	movs	r0, #5
 8002056:	f001 fcc0 	bl	80039da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 1, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2101      	movs	r1, #1
 800205e:	2006      	movs	r0, #6
 8002060:	f001 fca6 	bl	80039b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002064:	2006      	movs	r0, #6
 8002066:	f001 fcb8 	bl	80039da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2101      	movs	r1, #1
 800206e:	2007      	movs	r0, #7
 8002070:	f001 fc9e 	bl	80039b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002074:	2007      	movs	r0, #7
 8002076:	f001 fcb0 	bl	80039da <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	b00b      	add	sp, #44	@ 0x2c
 8002080:	bd90      	pop	{r4, r7, pc}
 8002082:	46c0      	nop			@ (mov r8, r8)
 8002084:	40021000 	.word	0x40021000
 8002088:	00001002 	.word	0x00001002
 800208c:	50000400 	.word	0x50000400
 8002090:	50000800 	.word	0x50000800
 8002094:	00001102 	.word	0x00001102
 8002098:	50000c00 	.word	0x50000c00

0800209c <updateAndDisplayTime>:
/* USER CODE BEGIN 4 */

/*
 * Pulls updated time from RTC and send new time to user display
 */
HAL_StatusTypeDef updateAndDisplayTime(void) {
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80020a2:	2317      	movs	r3, #23
 80020a4:	18fb      	adds	r3, r7, r3
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 80020aa:	4a14      	ldr	r2, [pc, #80]	@ (80020fc <updateAndDisplayTime+0x60>)
 80020ac:	4914      	ldr	r1, [pc, #80]	@ (8002100 <updateAndDisplayTime+0x64>)
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <updateAndDisplayTime+0x68>)
 80020b0:	0018      	movs	r0, r3
 80020b2:	f7ff fa83 	bl	80015bc <getRTCTime>

	// If the user wants 24-hour time, shift the time accordingly
	if((userTimeFormat == RTC_HOURFORMAT_24)) {
 80020b6:	4b14      	ldr	r3, [pc, #80]	@ (8002108 <updateAndDisplayTime+0x6c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10e      	bne.n	80020dc <updateAndDisplayTime+0x40>

		RTC_TimeTypeDef currTimeMil = conv2Mil(&currTime);
 80020be:	003b      	movs	r3, r7
 80020c0:	4a0f      	ldr	r2, [pc, #60]	@ (8002100 <updateAndDisplayTime+0x64>)
 80020c2:	0011      	movs	r1, r2
 80020c4:	0018      	movs	r0, r3
 80020c6:	f000 fcc9 	bl	8002a5c <conv2Mil>

		sevSeg_updateDigits(&currTimeMil, userAlarmToggle);
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <updateAndDisplayTime+0x70>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	001a      	movs	r2, r3
 80020d0:	003b      	movs	r3, r7
 80020d2:	0011      	movs	r1, r2
 80020d4:	0018      	movs	r0, r3
 80020d6:	f000 feb3 	bl	8002e40 <sevSeg_updateDigits>
 80020da:	e007      	b.n	80020ec <updateAndDisplayTime+0x50>

	}
	else {
		sevSeg_updateDigits(&currTime, userAlarmToggle);
 80020dc:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <updateAndDisplayTime+0x70>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	001a      	movs	r2, r3
 80020e2:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <updateAndDisplayTime+0x64>)
 80020e4:	0011      	movs	r1, r2
 80020e6:	0018      	movs	r0, r3
 80020e8:	f000 feaa 	bl	8002e40 <sevSeg_updateDigits>
	}

	return halRet;
 80020ec:	2317      	movs	r3, #23
 80020ee:	18fb      	adds	r3, r7, r3
 80020f0:	781b      	ldrb	r3, [r3, #0]

}
 80020f2:	0018      	movs	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	b006      	add	sp, #24
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	46c0      	nop			@ (mov r8, r8)
 80020fc:	200000d0 	.word	0x200000d0
 8002100:	200000bc 	.word	0x200000bc
 8002104:	200001dc 	.word	0x200001dc
 8002108:	200000ec 	.word	0x200000ec
 800210c:	200000b9 	.word	0x200000b9

08002110 <updateAndDisplayAlarm>:
/*
 * Sends current user alarm time to user display
 * This doesn't pull from the RTC because the RTC alarm is not being used for that
 */

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8002116:	2317      	movs	r3, #23
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]

	// If the user wants 24-hour time, shift the time accordingly
	if((userTimeFormat == RTC_HOURFORMAT_24)) {
 800211e:	4b11      	ldr	r3, [pc, #68]	@ (8002164 <updateAndDisplayAlarm+0x54>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10e      	bne.n	8002144 <updateAndDisplayAlarm+0x34>

		RTC_TimeTypeDef userAlarmTimeMil = conv2Mil(&userAlarmTime);
 8002126:	003b      	movs	r3, r7
 8002128:	4a0f      	ldr	r2, [pc, #60]	@ (8002168 <updateAndDisplayAlarm+0x58>)
 800212a:	0011      	movs	r1, r2
 800212c:	0018      	movs	r0, r3
 800212e:	f000 fc95 	bl	8002a5c <conv2Mil>

		sevSeg_updateDigits(&userAlarmTimeMil, userAlarmToggle);
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <updateAndDisplayAlarm+0x5c>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	001a      	movs	r2, r3
 8002138:	003b      	movs	r3, r7
 800213a:	0011      	movs	r1, r2
 800213c:	0018      	movs	r0, r3
 800213e:	f000 fe7f 	bl	8002e40 <sevSeg_updateDigits>
 8002142:	e007      	b.n	8002154 <updateAndDisplayAlarm+0x44>

	}
	else {
		sevSeg_updateDigits(&userAlarmTime, userAlarmToggle);
 8002144:	4b09      	ldr	r3, [pc, #36]	@ (800216c <updateAndDisplayAlarm+0x5c>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	001a      	movs	r2, r3
 800214a:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <updateAndDisplayAlarm+0x58>)
 800214c:	0011      	movs	r1, r2
 800214e:	0018      	movs	r0, r3
 8002150:	f000 fe76 	bl	8002e40 <sevSeg_updateDigits>
	}



	return halRet;
 8002154:	2317      	movs	r3, #23
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	781b      	ldrb	r3, [r3, #0]

}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b006      	add	sp, #24
 8002160:	bd80      	pop	{r7, pc}
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	200000ec 	.word	0x200000ec
 8002168:	200000d4 	.word	0x200000d4
 800216c:	200000b9 	.word	0x200000b9

08002170 <HAL_RTC_AlarmAEventCallback>:
 * Occurs every minute increment
 *
 * Pulls alarm time from RTC, increments and sets new alarm time, and updates time.
 * Sets off user alarm if the alarm is enabled.
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8002170:	b590      	push	{r4, r7, lr}
 8002172:	b08d      	sub	sp, #52	@ 0x34
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]

	  RTC_AlarmTypeDef sAlarm = {0};
 8002178:	2408      	movs	r4, #8
 800217a:	193b      	adds	r3, r7, r4
 800217c:	0018      	movs	r0, r3
 800217e:	2328      	movs	r3, #40	@ 0x28
 8002180:	001a      	movs	r2, r3
 8002182:	2100      	movs	r1, #0
 8002184:	f007 f8fa 	bl	800937c <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8002188:	2380      	movs	r3, #128	@ 0x80
 800218a:	005a      	lsls	r2, r3, #1
 800218c:	1939      	adds	r1, r7, r4
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	2300      	movs	r3, #0
 8002192:	f004 fe85 	bl	8006ea0 <HAL_RTC_GetAlarm>


	  if(sAlarm.AlarmTime.Minutes>58) {
 8002196:	193b      	adds	r3, r7, r4
 8002198:	785b      	ldrb	r3, [r3, #1]
 800219a:	2b3a      	cmp	r3, #58	@ 0x3a
 800219c:	d903      	bls.n	80021a6 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 800219e:	193b      	adds	r3, r7, r4
 80021a0:	2200      	movs	r2, #0
 80021a2:	705a      	strb	r2, [r3, #1]
 80021a4:	e006      	b.n	80021b4 <HAL_RTC_AlarmAEventCallback+0x44>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80021a6:	2108      	movs	r1, #8
 80021a8:	187b      	adds	r3, r7, r1
 80021aa:	785b      	ldrb	r3, [r3, #1]
 80021ac:	3301      	adds	r3, #1
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	187b      	adds	r3, r7, r1
 80021b2:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80021b4:	46c0      	nop			@ (mov r8, r8)
 80021b6:	2308      	movs	r3, #8
 80021b8:	18f9      	adds	r1, r7, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	0018      	movs	r0, r3
 80021c0:	f004 fd2e 	bl	8006c20 <HAL_RTC_SetAlarm_IT>
 80021c4:	1e03      	subs	r3, r0, #0
 80021c6:	d1f6      	bne.n	80021b6 <HAL_RTC_AlarmAEventCallback+0x46>

	  updateAndDisplayTime();
 80021c8:	f7ff ff68 	bl	800209c <updateAndDisplayTime>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 80021cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002204 <HAL_RTC_AlarmAEventCallback+0x94>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d013      	beq.n	80021fc <HAL_RTC_AlarmAEventCallback+0x8c>
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <HAL_RTC_AlarmAEventCallback+0x98>)
 80021d6:	781a      	ldrb	r2, [r3, #0]
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <HAL_RTC_AlarmAEventCallback+0x9c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d10d      	bne.n	80021fc <HAL_RTC_AlarmAEventCallback+0x8c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 80021e0:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <HAL_RTC_AlarmAEventCallback+0x98>)
 80021e2:	785a      	ldrb	r2, [r3, #1]
 80021e4:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_RTC_AlarmAEventCallback+0x9c>)
 80021e6:	785b      	ldrb	r3, [r3, #1]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d107      	bne.n	80021fc <HAL_RTC_AlarmAEventCallback+0x8c>
 80021ec:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <HAL_RTC_AlarmAEventCallback+0x98>)
 80021ee:	78da      	ldrb	r2, [r3, #3]
 80021f0:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_RTC_AlarmAEventCallback+0x9c>)
 80021f2:	78db      	ldrb	r3, [r3, #3]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d101      	bne.n	80021fc <HAL_RTC_AlarmAEventCallback+0x8c>
		  userAlarmBeep();
 80021f8:	f000 f80a 	bl	8002210 <userAlarmBeep>
	  }


}
 80021fc:	46c0      	nop			@ (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b00d      	add	sp, #52	@ 0x34
 8002202:	bd90      	pop	{r4, r7, pc}
 8002204:	200000b9 	.word	0x200000b9
 8002208:	200000d4 	.word	0x200000d4
 800220c:	200000bc 	.word	0x200000bc

08002210 <userAlarmBeep>:
 * Functionality depends on whether or not this is the first or second snooze.
 * 		First Snooze: 10-minute timer is started and alarm
 * 		              is beeped again at the end of this 10 minutes.
 * 		Second Snooze: No timer is started and silencing the alarm silences it for good.
 */
void userAlarmBeep() {
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0

	if (secondSnooze) { 		//If the user has already snoozed once,
 8002216:	4b52      	ldr	r3, [pc, #328]	@ (8002360 <userAlarmBeep+0x150>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d02d      	beq.n	800227a <userAlarmBeep+0x6a>

			// Stop the timer and
			HAL_TIM_Base_Stop_IT(timerSnooze);
 800221e:	4b51      	ldr	r3, [pc, #324]	@ (8002364 <userAlarmBeep+0x154>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	0018      	movs	r0, r3
 8002224:	f006 f95a 	bl	80084dc <HAL_TIM_Base_Stop_IT>

			// Reset count to 0
			// only bits 0 - 15 should be changed.
			timerSnooze->Instance->CNT &= 0xFFFF0000;
 8002228:	4b4e      	ldr	r3, [pc, #312]	@ (8002364 <userAlarmBeep+0x154>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002230:	4b4c      	ldr	r3, [pc, #304]	@ (8002364 <userAlarmBeep+0x154>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	0c12      	lsrs	r2, r2, #16
 8002238:	0412      	lsls	r2, r2, #16
 800223a:	625a      	str	r2, [r3, #36]	@ 0x24

			// Reset interrupt status register
			timerSnooze->Instance->SR &= 0xFFFC;
 800223c:	4b49      	ldr	r3, [pc, #292]	@ (8002364 <userAlarmBeep+0x154>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	4b47      	ldr	r3, [pc, #284]	@ (8002364 <userAlarmBeep+0x154>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4947      	ldr	r1, [pc, #284]	@ (8002368 <userAlarmBeep+0x158>)
 800224c:	400a      	ands	r2, r1
 800224e:	611a      	str	r2, [r3, #16]

			// Re-write RCR with 10
			timerSnooze->Instance->RCR &= 0xFF00;
 8002250:	4b44      	ldr	r3, [pc, #272]	@ (8002364 <userAlarmBeep+0x154>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002258:	4b42      	ldr	r3, [pc, #264]	@ (8002364 <userAlarmBeep+0x154>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	22ff      	movs	r2, #255	@ 0xff
 8002260:	0212      	lsls	r2, r2, #8
 8002262:	400a      	ands	r2, r1
 8002264:	631a      	str	r2, [r3, #48]	@ 0x30
			timerSnooze->Instance->RCR |= timerSnooze_RCR;
 8002266:	4b3f      	ldr	r3, [pc, #252]	@ (8002364 <userAlarmBeep+0x154>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800226e:	2164      	movs	r1, #100	@ 0x64
 8002270:	4b3c      	ldr	r3, [pc, #240]	@ (8002364 <userAlarmBeep+0x154>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	631a      	str	r2, [r3, #48]	@ 0x30

		}

	HAL_TIM_Base_Stop(timerDelay);
 800227a:	4b3c      	ldr	r3, [pc, #240]	@ (800236c <userAlarmBeep+0x15c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	0018      	movs	r0, r3
 8002280:	f006 f8b2 	bl	80083e8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8002284:	4b39      	ldr	r3, [pc, #228]	@ (800236c <userAlarmBeep+0x15c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	0018      	movs	r0, r3
 800228a:	f006 f861 	bl	8008350 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800228e:	4b37      	ldr	r3, [pc, #220]	@ (800236c <userAlarmBeep+0x15c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002296:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8002298:	1cfb      	adds	r3, r7, #3
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]

	// TODO: Start audio DMA streams
	startAudioStream();
 800229e:	f000 fc13 	bl	8002ac8 <startAudioStream>

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 80022a2:	f7ff fefb 	bl	800209c <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 80022a6:	4b31      	ldr	r3, [pc, #196]	@ (800236c <userAlarmBeep+0x15c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	4a2f      	ldr	r2, [pc, #188]	@ (8002370 <userAlarmBeep+0x160>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d91a      	bls.n	80022ee <userAlarmBeep+0xde>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 80022b8:	1cfb      	adds	r3, r7, #3
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	4a2d      	ldr	r2, [pc, #180]	@ (8002374 <userAlarmBeep+0x164>)
 80022be:	5cd3      	ldrb	r3, [r2, r3]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f000 fe71 	bl	8002fa8 <sevSeg_setIntensity>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80022c6:	4b29      	ldr	r3, [pc, #164]	@ (800236c <userAlarmBeep+0x15c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80022d0:	1cfb      	adds	r3, r7, #3
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	1e5a      	subs	r2, r3, #1
 80022d6:	4193      	sbcs	r3, r2
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2201      	movs	r2, #1
 80022dc:	4053      	eors	r3, r2
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	001a      	movs	r2, r3
 80022e2:	1cfb      	adds	r3, r7, #3
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	781a      	ldrb	r2, [r3, #0]
 80022e8:	2101      	movs	r1, #1
 80022ea:	400a      	ands	r2, r1
 80022ec:	701a      	strb	r2, [r3, #0]

		}


		capTouch_readChannels(&capTouch);
 80022ee:	4b22      	ldr	r3, [pc, #136]	@ (8002378 <userAlarmBeep+0x168>)
 80022f0:	0018      	movs	r0, r3
 80022f2:	f7fe f93f 	bl	8000574 <capTouch_readChannels>

	} while(capTouch.keyStat == 0x00 &&
 80022f6:	4b20      	ldr	r3, [pc, #128]	@ (8002378 <userAlarmBeep+0x168>)
 80022f8:	7c1b      	ldrb	r3, [r3, #16]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d108      	bne.n	8002310 <userAlarmBeep+0x100>
			(HAL_GPIO_ReadPin(alarmEnableButtonPort, alarmEnableButtonPin) != GPIO_PIN_RESET));
 80022fe:	4b1f      	ldr	r3, [pc, #124]	@ (800237c <userAlarmBeep+0x16c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2204      	movs	r2, #4
 8002304:	0011      	movs	r1, r2
 8002306:	0018      	movs	r0, r3
 8002308:	f001 ff9c 	bl	8004244 <HAL_GPIO_ReadPin>
 800230c:	1e03      	subs	r3, r0, #0
	} while(capTouch.keyStat == 0x00 &&
 800230e:	d1c8      	bne.n	80022a2 <userAlarmBeep+0x92>

	/*
	 * Stop blinking, turn off buzzer, set 50% duty cycle, update time
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8002310:	4b16      	ldr	r3, [pc, #88]	@ (800236c <userAlarmBeep+0x15c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	0018      	movs	r0, r3
 8002316:	f006 f867 	bl	80083e8 <HAL_TIM_Base_Stop>

	// TODO: Stop audio stream
	stopAudioStream();
 800231a:	f000 fbeb 	bl	8002af4 <stopAudioStream>

	updateAndDisplayTime();				// Update to current time and display
 800231e:	f7ff febd 	bl	800209c <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Set to 50% duty cycle
 8002322:	2332      	movs	r3, #50	@ 0x32
 8002324:	0018      	movs	r0, r3
 8002326:	f000 fe3f 	bl	8002fa8 <sevSeg_setIntensity>
	displayToggle = 2;								// Set to 2 for future display button ISRs
 800232a:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <userAlarmBeep+0x170>)
 800232c:	2202      	movs	r2, #2
 800232e:	701a      	strb	r2, [r3, #0]


	// If this is the first snooze,
	if(!secondSnooze) {
 8002330:	4b0b      	ldr	r3, [pc, #44]	@ (8002360 <userAlarmBeep+0x150>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2201      	movs	r2, #1
 8002336:	4053      	eors	r3, r2
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d008      	beq.n	8002350 <userAlarmBeep+0x140>

		// Start the snooze timer to trigger an interrupt after 10 minutes
		HAL_TIM_Base_Start_IT(timerSnooze);
 800233e:	4b09      	ldr	r3, [pc, #36]	@ (8002364 <userAlarmBeep+0x154>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	0018      	movs	r0, r3
 8002344:	f006 f876 	bl	8008434 <HAL_TIM_Base_Start_IT>

		// Set flag
		secondSnooze = true;
 8002348:	4b05      	ldr	r3, [pc, #20]	@ (8002360 <userAlarmBeep+0x150>)
 800234a:	2201      	movs	r2, #1
 800234c:	701a      	strb	r2, [r3, #0]
		 * in the top conditional, the secondSnooze is always true;
		 */
		secondSnooze = false;

	}
}
 800234e:	e002      	b.n	8002356 <userAlarmBeep+0x146>
		secondSnooze = false;
 8002350:	4b03      	ldr	r3, [pc, #12]	@ (8002360 <userAlarmBeep+0x150>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
}
 8002356:	46c0      	nop			@ (mov r8, r8)
 8002358:	46bd      	mov	sp, r7
 800235a:	b002      	add	sp, #8
 800235c:	bd80      	pop	{r7, pc}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	20000409 	.word	0x20000409
 8002364:	20000070 	.word	0x20000070
 8002368:	0000fffc 	.word	0x0000fffc
 800236c:	2000006c 	.word	0x2000006c
 8002370:	00007ffe 	.word	0x00007ffe
 8002374:	08009430 	.word	0x08009430
 8002378:	2000040c 	.word	0x2000040c
 800237c:	20000000 	.word	0x20000000
 8002380:	200000b8 	.word	0x200000b8

08002384 <HAL_GPIO_EXTI_Falling_Callback>:
 * General Falling-Edge EXTI Callback function
 *
 * Internal conditional determines which function to call
 * based on which button was pressed.
 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	0002      	movs	r2, r0
 800238c:	1dbb      	adds	r3, r7, #6
 800238e:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8002390:	2208      	movs	r2, #8
 8002392:	1dbb      	adds	r3, r7, #6
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	4293      	cmp	r3, r2
 8002398:	d106      	bne.n	80023a8 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 800239a:	230f      	movs	r3, #15
 800239c:	18fc      	adds	r4, r7, r3
 800239e:	f000 f86f 	bl	8002480 <displayButtonISR>
 80023a2:	0003      	movs	r3, r0
 80023a4:	7023      	strb	r3, [r4, #0]

	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 80023a6:	e03d      	b.n	8002424 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 80023a8:	2204      	movs	r2, #4
 80023aa:	1dbb      	adds	r3, r7, #6
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d106      	bne.n	80023c0 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 80023b2:	230f      	movs	r3, #15
 80023b4:	18fc      	adds	r4, r7, r3
 80023b6:	f000 f88b 	bl	80024d0 <alarmEnableISR>
 80023ba:	0003      	movs	r3, r0
 80023bc:	7023      	strb	r3, [r4, #0]
}
 80023be:	e031      	b.n	8002424 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == alarmSetButtonPin) {
 80023c0:	2380      	movs	r3, #128	@ 0x80
 80023c2:	021b      	lsls	r3, r3, #8
 80023c4:	1dba      	adds	r2, r7, #6
 80023c6:	8812      	ldrh	r2, [r2, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d106      	bne.n	80023da <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 80023cc:	230f      	movs	r3, #15
 80023ce:	18fc      	adds	r4, r7, r3
 80023d0:	f000 f8a8 	bl	8002524 <alarmSetISR>
 80023d4:	0003      	movs	r3, r0
 80023d6:	7023      	strb	r3, [r4, #0]
}
 80023d8:	e024      	b.n	8002424 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == hourSetButtonPin) {
 80023da:	2201      	movs	r2, #1
 80023dc:	1dbb      	adds	r3, r7, #6
 80023de:	881b      	ldrh	r3, [r3, #0]
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d106      	bne.n	80023f2 <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 80023e4:	230f      	movs	r3, #15
 80023e6:	18fc      	adds	r4, r7, r3
 80023e8:	f000 f95c 	bl	80026a4 <hourSetISR>
 80023ec:	0003      	movs	r3, r0
 80023ee:	7023      	strb	r3, [r4, #0]
}
 80023f0:	e018      	b.n	8002424 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == minuteSetButtonPin) {
 80023f2:	2202      	movs	r2, #2
 80023f4:	1dbb      	adds	r3, r7, #6
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d106      	bne.n	800240a <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 80023fc:	230f      	movs	r3, #15
 80023fe:	18fc      	adds	r4, r7, r3
 8002400:	f000 f97c 	bl	80026fc <minuteSetISR>
 8002404:	0003      	movs	r3, r0
 8002406:	7023      	strb	r3, [r4, #0]
}
 8002408:	e00c      	b.n	8002424 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
	else if(GPIO_Pin == timeFormatSwitchPin) {
 800240a:	2210      	movs	r2, #16
 800240c:	1dbb      	adds	r3, r7, #6
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	4293      	cmp	r3, r2
 8002412:	d106      	bne.n	8002422 <HAL_GPIO_EXTI_Falling_Callback+0x9e>
		halRet = timeFormatSwitchISR();
 8002414:	230f      	movs	r3, #15
 8002416:	18fc      	adds	r4, r7, r3
 8002418:	f000 f9c2 	bl	80027a0 <timeFormatSwitchISR>
 800241c:	0003      	movs	r3, r0
 800241e:	7023      	strb	r3, [r4, #0]
}
 8002420:	e000      	b.n	8002424 <HAL_GPIO_EXTI_Falling_Callback+0xa0>
		__NOP();
 8002422:	46c0      	nop			@ (mov r8, r8)
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b005      	add	sp, #20
 800242a:	bd90      	pop	{r4, r7, pc}

0800242c <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	0002      	movs	r2, r0
 8002434:	1dbb      	adds	r3, r7, #6
 8002436:	801a      	strh	r2, [r3, #0]

	if(GPIO_Pin == timeFormatSwitchPin) {
 8002438:	2210      	movs	r2, #16
 800243a:	1dbb      	adds	r3, r7, #6
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	4293      	cmp	r3, r2
 8002440:	d101      	bne.n	8002446 <HAL_GPIO_EXTI_Rising_Callback+0x1a>

		timeFormatSwitchISR();
 8002442:	f000 f9ad 	bl	80027a0 <timeFormatSwitchISR>

	}

}
 8002446:	46c0      	nop			@ (mov r8, r8)
 8002448:	46bd      	mov	sp, r7
 800244a:	b002      	add	sp, #8
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <HAL_TIM_PeriodElapsedCallback>:
 * Used for second snooze functionality
 *
 * This is entered at the end of a 10-minute snooze, at
 * which point the timer kicks back an interrupt.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]

	if((htim == timerSnooze) && (secondSnooze == true)) {
 8002458:	4b07      	ldr	r3, [pc, #28]	@ (8002478 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	429a      	cmp	r2, r3
 8002460:	d105      	bne.n	800246e <HAL_TIM_PeriodElapsedCallback+0x1e>
 8002462:	4b06      	ldr	r3, [pc, #24]	@ (800247c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_TIM_PeriodElapsedCallback+0x1e>

		userAlarmBeep();
 800246a:	f7ff fed1 	bl	8002210 <userAlarmBeep>

	}

}
 800246e:	46c0      	nop			@ (mov r8, r8)
 8002470:	46bd      	mov	sp, r7
 8002472:	b002      	add	sp, #8
 8002474:	bd80      	pop	{r7, pc}
 8002476:	46c0      	nop			@ (mov r8, r8)
 8002478:	20000070 	.word	0x20000070
 800247c:	20000409 	.word	0x20000409

08002480 <displayButtonISR>:

/*
 * Toggles through user time display brightness settings
 */
HAL_StatusTypeDef displayButtonISR(void) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 800248c:	f7ff fe06 	bl	800209c <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8002490:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <displayButtonISR+0x48>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	001a      	movs	r2, r3
 8002496:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <displayButtonISR+0x4c>)
 8002498:	5c9b      	ldrb	r3, [r3, r2]
 800249a:	0018      	movs	r0, r3
 800249c:	f000 fd84 	bl	8002fa8 <sevSeg_setIntensity>

	if(displayToggle >= 1) {			// Increment display toggle or reset back down to 0;
 80024a0:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <displayButtonISR+0x48>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <displayButtonISR+0x30>
		displayToggle = 0;
 80024a8:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <displayButtonISR+0x48>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]
 80024ae:	e005      	b.n	80024bc <displayButtonISR+0x3c>
	} else {
		displayToggle++;
 80024b0:	4b05      	ldr	r3, [pc, #20]	@ (80024c8 <displayButtonISR+0x48>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	3301      	adds	r3, #1
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	4b03      	ldr	r3, [pc, #12]	@ (80024c8 <displayButtonISR+0x48>)
 80024ba:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 80024bc:	1dfb      	adds	r3, r7, #7
 80024be:	781b      	ldrb	r3, [r3, #0]

}
 80024c0:	0018      	movs	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	b002      	add	sp, #8
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	200000b8 	.word	0x200000b8
 80024cc:	08009430 	.word	0x08009430

080024d0 <alarmEnableISR>:

/*
 * Toggles user alarm enable bool and alarm enable LED.
 */
HAL_StatusTypeDef alarmEnableISR(void) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0



	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80024d6:	1dfb      	adds	r3, r7, #7
 80024d8:	2200      	movs	r2, #0
 80024da:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 80024dc:	4b0f      	ldr	r3, [pc, #60]	@ (800251c <alarmEnableISR+0x4c>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2201      	movs	r2, #1
 80024e2:	4053      	eors	r3, r2
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <alarmEnableISR+0x22>

		userAlarmToggle = true;								// Toggle internal flag to true
 80024ea:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <alarmEnableISR+0x4c>)
 80024ec:	2201      	movs	r2, #1
 80024ee:	701a      	strb	r2, [r3, #0]
 80024f0:	e008      	b.n	8002504 <alarmEnableISR+0x34>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 80024f2:	4b0a      	ldr	r3, [pc, #40]	@ (800251c <alarmEnableISR+0x4c>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <alarmEnableISR+0x32>

		userAlarmToggle = false;							// Toggle internal flag to false
 80024fa:	4b08      	ldr	r3, [pc, #32]	@ (800251c <alarmEnableISR+0x4c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
 8002500:	e000      	b.n	8002504 <alarmEnableISR+0x34>
	}
	else {
		__NOP();							//Code should never reach here.
 8002502:	46c0      	nop			@ (mov r8, r8)
	}

	updateAndDisplayTime();				// Update display with correct decimal point
 8002504:	f7ff fdca 	bl	800209c <updateAndDisplayTime>

	// Reset snooze time
	secondSnooze = false;
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <alarmEnableISR+0x50>)
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]

	return halRet;
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	781b      	ldrb	r3, [r3, #0]

}
 8002512:	0018      	movs	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	b002      	add	sp, #8
 8002518:	bd80      	pop	{r7, pc}
 800251a:	46c0      	nop			@ (mov r8, r8)
 800251c:	200000b9 	.word	0x200000b9
 8002520:	20000409 	.word	0x20000409

08002524 <alarmSetISR>:
 * Delays for 3 seconds, checks if alarm set button is still pressed.
 * If it is, allow user to set the new alarm time
 * and blink display to indicate this
 *
 */
HAL_StatusTypeDef alarmSetISR(void) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0



	HAL_StatusTypeDef halRet = HAL_OK;
 800252a:	1c7b      	adds	r3, r7, #1
 800252c:	2200      	movs	r2, #0
 800252e:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for 3 seconds to see if alarm set button is still pressed
	 */

	// Delay for 3 * 1s intervals
	for(uint8_t i = 0; i < 3; i++) {
 8002530:	1dfb      	adds	r3, r7, #7
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]
 8002536:	e01a      	b.n	800256e <alarmSetISR+0x4a>

		HAL_TIM_Base_Stop(timerDelay);
 8002538:	4b55      	ldr	r3, [pc, #340]	@ (8002690 <alarmSetISR+0x16c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	0018      	movs	r0, r3
 800253e:	f005 ff53 	bl	80083e8 <HAL_TIM_Base_Stop>
		timerDelay->Instance->CNT = 0;						// Reset timer base
 8002542:	4b53      	ldr	r3, [pc, #332]	@ (8002690 <alarmSetISR+0x16c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2200      	movs	r2, #0
 800254a:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 800254c:	4b50      	ldr	r3, [pc, #320]	@ (8002690 <alarmSetISR+0x16c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	0018      	movs	r0, r3
 8002552:	f005 fefd 	bl	8008350 <HAL_TIM_Base_Start>
	//	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to

		do {

		} while(__HAL_TIM_GET_COUNTER(timerDelay) < (65535));
 8002556:	4b4e      	ldr	r3, [pc, #312]	@ (8002690 <alarmSetISR+0x16c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255e:	4a4d      	ldr	r2, [pc, #308]	@ (8002694 <alarmSetISR+0x170>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d9f8      	bls.n	8002556 <alarmSetISR+0x32>
	for(uint8_t i = 0; i < 3; i++) {
 8002564:	1dfb      	adds	r3, r7, #7
 8002566:	781a      	ldrb	r2, [r3, #0]
 8002568:	1dfb      	adds	r3, r7, #7
 800256a:	3201      	adds	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
 800256e:	1dfb      	adds	r3, r7, #7
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2b02      	cmp	r3, #2
 8002574:	d9e0      	bls.n	8002538 <alarmSetISR+0x14>
	}

	// If button is still pressed, we are in alarm set mode.
	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8002576:	4b48      	ldr	r3, [pc, #288]	@ (8002698 <alarmSetISR+0x174>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2280      	movs	r2, #128	@ 0x80
 800257c:	0212      	lsls	r2, r2, #8
 800257e:	0011      	movs	r1, r2
 8002580:	0018      	movs	r0, r3
 8002582:	f001 fe5f 	bl	8004244 <HAL_GPIO_ReadPin>
 8002586:	1e03      	subs	r3, r0, #0
 8002588:	d11f      	bne.n	80025ca <alarmSetISR+0xa6>
		alarmSetMode = true;
 800258a:	4b44      	ldr	r3, [pc, #272]	@ (800269c <alarmSetISR+0x178>)
 800258c:	2201      	movs	r2, #1
 800258e:	701a      	strb	r2, [r3, #0]
	 * alarm set process until the button is pressed again
	 */


	// Reset Timer
	HAL_TIM_Base_Stop(timerDelay);
 8002590:	4b3f      	ldr	r3, [pc, #252]	@ (8002690 <alarmSetISR+0x16c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	0018      	movs	r0, r3
 8002596:	f005 ff27 	bl	80083e8 <HAL_TIM_Base_Stop>
	timerDelay->Instance->CNT = 0;
 800259a:	4b3d      	ldr	r3, [pc, #244]	@ (8002690 <alarmSetISR+0x16c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2200      	movs	r2, #0
 80025a2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80025a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002690 <alarmSetISR+0x16c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	0018      	movs	r0, r3
 80025aa:	f005 fed1 	bl	8008350 <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80025ae:	4b38      	ldr	r3, [pc, #224]	@ (8002690 <alarmSetISR+0x16c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025b6:	1d3b      	adds	r3, r7, #4
 80025b8:	801a      	strh	r2, [r3, #0]

	bool alarmSetButtonReset = false;
 80025ba:	1cfb      	adds	r3, r7, #3
 80025bc:	2200      	movs	r2, #0
 80025be:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {
 80025c0:	4b36      	ldr	r3, [pc, #216]	@ (800269c <alarmSetISR+0x178>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d059      	beq.n	800267c <alarmSetISR+0x158>
 80025c8:	e002      	b.n	80025d0 <alarmSetISR+0xac>
		return halRet;
 80025ca:	1c7b      	adds	r3, r7, #1
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	e05a      	b.n	8002686 <alarmSetISR+0x162>

		bool displayBlink = false;
 80025d0:	1cbb      	adds	r3, r7, #2
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			// Check to make sure the user has released the set button from the initial hold
			if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_SET) {
 80025d6:	4b30      	ldr	r3, [pc, #192]	@ (8002698 <alarmSetISR+0x174>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2280      	movs	r2, #128	@ 0x80
 80025dc:	0212      	lsls	r2, r2, #8
 80025de:	0011      	movs	r1, r2
 80025e0:	0018      	movs	r0, r3
 80025e2:	f001 fe2f 	bl	8004244 <HAL_GPIO_ReadPin>
 80025e6:	0003      	movs	r3, r0
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d102      	bne.n	80025f2 <alarmSetISR+0xce>
				alarmSetButtonReset = true;
 80025ec:	1cfb      	adds	r3, r7, #3
 80025ee:	2201      	movs	r2, #1
 80025f0:	701a      	strb	r2, [r3, #0]
			}

			updateAndDisplayAlarm();
 80025f2:	f7ff fd8d 	bl	8002110 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80025f6:	4b26      	ldr	r3, [pc, #152]	@ (8002690 <alarmSetISR+0x16c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025fe:	1d3b      	adds	r3, r7, #4
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	1ad2      	subs	r2, r2, r3
 8002604:	2380      	movs	r3, #128	@ 0x80
 8002606:	021b      	lsls	r3, r3, #8
 8002608:	429a      	cmp	r2, r3
 800260a:	d31b      	bcc.n	8002644 <alarmSetISR+0x120>

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 800260c:	1cbb      	adds	r3, r7, #2
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	4a23      	ldr	r2, [pc, #140]	@ (80026a0 <alarmSetISR+0x17c>)
 8002612:	5cd3      	ldrb	r3, [r2, r3]
 8002614:	0018      	movs	r0, r3
 8002616:	f000 fcc7 	bl	8002fa8 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 800261a:	4b1d      	ldr	r3, [pc, #116]	@ (8002690 <alarmSetISR+0x16c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	801a      	strh	r2, [r3, #0]
				displayBlink = !displayBlink;
 8002626:	1cbb      	adds	r3, r7, #2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	1e5a      	subs	r2, r3, #1
 800262c:	4193      	sbcs	r3, r2
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2201      	movs	r2, #1
 8002632:	4053      	eors	r3, r2
 8002634:	b2db      	uxtb	r3, r3
 8002636:	001a      	movs	r2, r3
 8002638:	1cbb      	adds	r3, r7, #2
 800263a:	701a      	strb	r2, [r3, #0]
 800263c:	781a      	ldrb	r2, [r3, #0]
 800263e:	2101      	movs	r1, #1
 8002640:	400a      	ands	r2, r1
 8002642:	701a      	strb	r2, [r3, #0]

			}

		}while((HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET)
 8002644:	4b14      	ldr	r3, [pc, #80]	@ (8002698 <alarmSetISR+0x174>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2280      	movs	r2, #128	@ 0x80
 800264a:	0212      	lsls	r2, r2, #8
 800264c:	0011      	movs	r1, r2
 800264e:	0018      	movs	r0, r3
 8002650:	f001 fdf8 	bl	8004244 <HAL_GPIO_ReadPin>
 8002654:	1e03      	subs	r3, r0, #0
				|| !alarmSetButtonReset);
 8002656:	d1be      	bne.n	80025d6 <alarmSetISR+0xb2>
 8002658:	1cfb      	adds	r3, r7, #3
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2201      	movs	r2, #1
 800265e:	4053      	eors	r3, r2
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1b7      	bne.n	80025d6 <alarmSetISR+0xb2>

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 8002666:	2332      	movs	r3, #50	@ 0x32
 8002668:	0018      	movs	r0, r3
 800266a:	f000 fc9d 	bl	8002fa8 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 800266e:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <alarmSetISR+0x16c>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	0018      	movs	r0, r3
 8002674:	f005 feb8 	bl	80083e8 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8002678:	f7ff fd10 	bl	800209c <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 800267c:	4b07      	ldr	r3, [pc, #28]	@ (800269c <alarmSetISR+0x178>)
 800267e:	2200      	movs	r2, #0
 8002680:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8002682:	1c7b      	adds	r3, r7, #1
 8002684:	781b      	ldrb	r3, [r3, #0]

}
 8002686:	0018      	movs	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	b002      	add	sp, #8
 800268c:	bd80      	pop	{r7, pc}
 800268e:	46c0      	nop			@ (mov r8, r8)
 8002690:	2000006c 	.word	0x2000006c
 8002694:	0000fffe 	.word	0x0000fffe
 8002698:	20000004 	.word	0x20000004
 800269c:	20000408 	.word	0x20000408
 80026a0:	08009430 	.word	0x08009430

080026a4 <hourSetISR>:

/*
 * Increment either user alarm hour value or RTC hour value
 */
HAL_StatusTypeDef hourSetISR(void) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0



	HAL_StatusTypeDef halRet = HAL_OK;
 80026aa:	1dfb      	adds	r3, r7, #7
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80026b0:	4b0e      	ldr	r3, [pc, #56]	@ (80026ec <hourSetISR+0x48>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d002      	beq.n	80026be <hourSetISR+0x1a>

		alarmHourInc();
 80026b8:	f000 f89a 	bl	80027f0 <alarmHourInc>
 80026bc:	e00f      	b.n	80026de <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 80026be:	f000 f8c7 	bl	8002850 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80026c2:	490b      	ldr	r1, [pc, #44]	@ (80026f0 <hourSetISR+0x4c>)
 80026c4:	4b0b      	ldr	r3, [pc, #44]	@ (80026f4 <hourSetISR+0x50>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	0018      	movs	r0, r3
 80026ca:	f004 f957 	bl	800697c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 80026ce:	f7ff fce5 	bl	800209c <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80026d2:	4a09      	ldr	r2, [pc, #36]	@ (80026f8 <hourSetISR+0x54>)
 80026d4:	4906      	ldr	r1, [pc, #24]	@ (80026f0 <hourSetISR+0x4c>)
 80026d6:	4b07      	ldr	r3, [pc, #28]	@ (80026f4 <hourSetISR+0x50>)
 80026d8:	0018      	movs	r0, r3
 80026da:	f7fe ff6f 	bl	80015bc <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80026de:	1dfb      	adds	r3, r7, #7
 80026e0:	781b      	ldrb	r3, [r3, #0]

}
 80026e2:	0018      	movs	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b002      	add	sp, #8
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	20000408 	.word	0x20000408
 80026f0:	200000bc 	.word	0x200000bc
 80026f4:	200001dc 	.word	0x200001dc
 80026f8:	200000d0 	.word	0x200000d0

080026fc <minuteSetISR>:

/*
 * Increment either user alarm minute value or RTC minute value
 */
HAL_StatusTypeDef minuteSetISR(void) {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08c      	sub	sp, #48	@ 0x30
 8002700:	af00      	add	r7, sp, #0



	HAL_StatusTypeDef halRet = HAL_OK;
 8002702:	232f      	movs	r3, #47	@ 0x2f
 8002704:	18fb      	adds	r3, r7, r3
 8002706:	2200      	movs	r2, #0
 8002708:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 800270a:	4b21      	ldr	r3, [pc, #132]	@ (8002790 <minuteSetISR+0x94>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d002      	beq.n	8002718 <minuteSetISR+0x1c>

		alarmMinuteInc();
 8002712:	f000 f8dd 	bl	80028d0 <alarmMinuteInc>
 8002716:	e034      	b.n	8002782 <minuteSetISR+0x86>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 8002718:	f000 f8f8 	bl	800290c <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800271c:	491d      	ldr	r1, [pc, #116]	@ (8002794 <minuteSetISR+0x98>)
 800271e:	4b1e      	ldr	r3, [pc, #120]	@ (8002798 <minuteSetISR+0x9c>)
 8002720:	2200      	movs	r2, #0
 8002722:	0018      	movs	r0, r3
 8002724:	f004 f92a 	bl	800697c <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 8002728:	1d3b      	adds	r3, r7, #4
 800272a:	0018      	movs	r0, r3
 800272c:	2328      	movs	r3, #40	@ 0x28
 800272e:	001a      	movs	r2, r3
 8002730:	2100      	movs	r1, #0
 8002732:	f006 fe23 	bl	800937c <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	005a      	lsls	r2, r3, #1
 800273a:	1d39      	adds	r1, r7, #4
 800273c:	4816      	ldr	r0, [pc, #88]	@ (8002798 <minuteSetISR+0x9c>)
 800273e:	2300      	movs	r3, #0
 8002740:	f004 fbae 	bl	8006ea0 <HAL_RTC_GetAlarm>

		if(sAlarm.AlarmTime.Minutes>58) {
 8002744:	1d3b      	adds	r3, r7, #4
 8002746:	785b      	ldrb	r3, [r3, #1]
 8002748:	2b3a      	cmp	r3, #58	@ 0x3a
 800274a:	d903      	bls.n	8002754 <minuteSetISR+0x58>
			sAlarm.AlarmTime.Minutes=0;
 800274c:	1d3b      	adds	r3, r7, #4
 800274e:	2200      	movs	r2, #0
 8002750:	705a      	strb	r2, [r3, #1]
 8002752:	e005      	b.n	8002760 <minuteSetISR+0x64>
			//printf("Reset alarm time\n\r");
		} else {
			sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8002754:	1d3b      	adds	r3, r7, #4
 8002756:	785b      	ldrb	r3, [r3, #1]
 8002758:	3301      	adds	r3, #1
 800275a:	b2da      	uxtb	r2, r3
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8002760:	46c0      	nop			@ (mov r8, r8)
 8002762:	1d39      	adds	r1, r7, #4
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <minuteSetISR+0x9c>)
 8002766:	2200      	movs	r2, #0
 8002768:	0018      	movs	r0, r3
 800276a:	f004 fa59 	bl	8006c20 <HAL_RTC_SetAlarm_IT>
 800276e:	1e03      	subs	r3, r0, #0
 8002770:	d1f7      	bne.n	8002762 <minuteSetISR+0x66>

		updateAndDisplayTime();
 8002772:	f7ff fc93 	bl	800209c <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8002776:	4a09      	ldr	r2, [pc, #36]	@ (800279c <minuteSetISR+0xa0>)
 8002778:	4906      	ldr	r1, [pc, #24]	@ (8002794 <minuteSetISR+0x98>)
 800277a:	4b07      	ldr	r3, [pc, #28]	@ (8002798 <minuteSetISR+0x9c>)
 800277c:	0018      	movs	r0, r3
 800277e:	f7fe ff1d 	bl	80015bc <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 8002782:	232f      	movs	r3, #47	@ 0x2f
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	781b      	ldrb	r3, [r3, #0]
}
 8002788:	0018      	movs	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	b00c      	add	sp, #48	@ 0x30
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000408 	.word	0x20000408
 8002794:	200000bc 	.word	0x200000bc
 8002798:	200001dc 	.word	0x200001dc
 800279c:	200000d0 	.word	0x200000d0

080027a0 <timeFormatSwitchISR>:

/*
 * Switch hour format (12 or 24 hr)
 */
HAL_StatusTypeDef timeFormatSwitchISR(void) {
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80027a6:	1dfb      	adds	r3, r7, #7
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]

	// Determine which time format we will be using
	if(HAL_GPIO_ReadPin(timeFormatSwitchPort, timeFormatSwitchPin) == userTimeFormatGPIO_12) {
 80027ac:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <timeFormatSwitchISR+0x44>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2210      	movs	r2, #16
 80027b2:	0011      	movs	r1, r2
 80027b4:	0018      	movs	r0, r3
 80027b6:	f001 fd45 	bl	8004244 <HAL_GPIO_ReadPin>
 80027ba:	0003      	movs	r3, r0
 80027bc:	001a      	movs	r2, r3
 80027be:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <timeFormatSwitchISR+0x48>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d103      	bne.n	80027ce <timeFormatSwitchISR+0x2e>
	  userTimeFormat = RTC_HOURFORMAT_12;
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <timeFormatSwitchISR+0x4c>)
 80027c8:	2240      	movs	r2, #64	@ 0x40
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	e002      	b.n	80027d4 <timeFormatSwitchISR+0x34>
	}
	else {
	  userTimeFormat = RTC_HOURFORMAT_24;
 80027ce:	4b07      	ldr	r3, [pc, #28]	@ (80027ec <timeFormatSwitchISR+0x4c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
	}

	updateAndDisplayTime();
 80027d4:	f7ff fc62 	bl	800209c <updateAndDisplayTime>

	return halRet;
 80027d8:	1dfb      	adds	r3, r7, #7
 80027da:	781b      	ldrb	r3, [r3, #0]

}
 80027dc:	0018      	movs	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	b002      	add	sp, #8
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000008 	.word	0x20000008
 80027e8:	20000040 	.word	0x20000040
 80027ec:	200000ec 	.word	0x200000ec

080027f0 <alarmHourInc>:

/*
 * Increment user alarm time hour
 */
void alarmHourInc(void) {
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 80027f4:	4b15      	ldr	r3, [pc, #84]	@ (800284c <alarmHourInc+0x5c>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b0b      	cmp	r3, #11
 80027fa:	d903      	bls.n	8002804 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 80027fc:	4b13      	ldr	r3, [pc, #76]	@ (800284c <alarmHourInc+0x5c>)
 80027fe:	2201      	movs	r2, #1
 8002800:	701a      	strb	r2, [r3, #0]
 8002802:	e01e      	b.n	8002842 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 8002804:	4b11      	ldr	r3, [pc, #68]	@ (800284c <alarmHourInc+0x5c>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b0b      	cmp	r3, #11
 800280a:	d10e      	bne.n	800282a <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 800280c:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <alarmHourInc+0x5c>)
 800280e:	78db      	ldrb	r3, [r3, #3]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d103      	bne.n	800281c <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8002814:	4b0d      	ldr	r3, [pc, #52]	@ (800284c <alarmHourInc+0x5c>)
 8002816:	2201      	movs	r2, #1
 8002818:	70da      	strb	r2, [r3, #3]
 800281a:	e002      	b.n	8002822 <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800281c:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <alarmHourInc+0x5c>)
 800281e:	2200      	movs	r2, #0
 8002820:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 8002822:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <alarmHourInc+0x5c>)
 8002824:	220c      	movs	r2, #12
 8002826:	701a      	strb	r2, [r3, #0]
 8002828:	e00b      	b.n	8002842 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <alarmHourInc+0x5c>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b0a      	cmp	r3, #10
 8002830:	d806      	bhi.n	8002840 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <alarmHourInc+0x5c>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	3301      	adds	r3, #1
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4b04      	ldr	r3, [pc, #16]	@ (800284c <alarmHourInc+0x5c>)
 800283c:	701a      	strb	r2, [r3, #0]
 800283e:	e000      	b.n	8002842 <alarmHourInc+0x52>
	}
	else {
		__NOP();
 8002840:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8002842:	f000 f8e1 	bl	8002a08 <updateRTCBackupReg>

}
 8002846:	46c0      	nop			@ (mov r8, r8)
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	200000d4 	.word	0x200000d4

08002850 <currHourInc>:

/*
 * Increment current time hour
 */
void currHourInc(void) {
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8002854:	4a1a      	ldr	r2, [pc, #104]	@ (80028c0 <currHourInc+0x70>)
 8002856:	491b      	ldr	r1, [pc, #108]	@ (80028c4 <currHourInc+0x74>)
 8002858:	4b1b      	ldr	r3, [pc, #108]	@ (80028c8 <currHourInc+0x78>)
 800285a:	0018      	movs	r0, r3
 800285c:	f7fe feae 	bl	80015bc <getRTCTime>

	if(currTime.Hours >= 12) {
 8002860:	4b18      	ldr	r3, [pc, #96]	@ (80028c4 <currHourInc+0x74>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b0b      	cmp	r3, #11
 8002866:	d903      	bls.n	8002870 <currHourInc+0x20>
		currTime.Hours = 1;
 8002868:	4b16      	ldr	r3, [pc, #88]	@ (80028c4 <currHourInc+0x74>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
 800286e:	e01e      	b.n	80028ae <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 8002870:	4b14      	ldr	r3, [pc, #80]	@ (80028c4 <currHourInc+0x74>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	2b0b      	cmp	r3, #11
 8002876:	d10e      	bne.n	8002896 <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8002878:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <currHourInc+0x74>)
 800287a:	78db      	ldrb	r3, [r3, #3]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d103      	bne.n	8002888 <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8002880:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <currHourInc+0x74>)
 8002882:	2201      	movs	r2, #1
 8002884:	70da      	strb	r2, [r3, #3]
 8002886:	e002      	b.n	800288e <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002888:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <currHourInc+0x74>)
 800288a:	2200      	movs	r2, #0
 800288c:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 800288e:	4b0d      	ldr	r3, [pc, #52]	@ (80028c4 <currHourInc+0x74>)
 8002890:	220c      	movs	r2, #12
 8002892:	701a      	strb	r2, [r3, #0]
 8002894:	e00b      	b.n	80028ae <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8002896:	4b0d      	ldr	r3, [pc, #52]	@ (80028cc <currHourInc+0x7c>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b0a      	cmp	r3, #10
 800289c:	d806      	bhi.n	80028ac <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 800289e:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <currHourInc+0x74>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	3301      	adds	r3, #1
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	4b07      	ldr	r3, [pc, #28]	@ (80028c4 <currHourInc+0x74>)
 80028a8:	701a      	strb	r2, [r3, #0]
 80028aa:	e000      	b.n	80028ae <currHourInc+0x5e>
	}
	else {
		__NOP();
 80028ac:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 80028ae:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <currHourInc+0x74>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 80028b4:	4b03      	ldr	r3, [pc, #12]	@ (80028c4 <currHourInc+0x74>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]

}
 80028ba:	46c0      	nop			@ (mov r8, r8)
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	200000d0 	.word	0x200000d0
 80028c4:	200000bc 	.word	0x200000bc
 80028c8:	200001dc 	.word	0x200001dc
 80028cc:	200000d4 	.word	0x200000d4

080028d0 <alarmMinuteInc>:

/*
 * Increment User alarm time minute
 */
void alarmMinuteInc(void) {
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 80028d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <alarmMinuteInc+0x38>)
 80028d6:	785b      	ldrb	r3, [r3, #1]
 80028d8:	2b3a      	cmp	r3, #58	@ 0x3a
 80028da:	d903      	bls.n	80028e4 <alarmMinuteInc+0x14>
		/*
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		//alarmHourInc();
		userAlarmTime.Minutes = 0;
 80028dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <alarmMinuteInc+0x38>)
 80028de:	2200      	movs	r2, #0
 80028e0:	705a      	strb	r2, [r3, #1]
 80028e2:	e00b      	b.n	80028fc <alarmMinuteInc+0x2c>
	}
	else if(userAlarmTime.Minutes < 59) {
 80028e4:	4b08      	ldr	r3, [pc, #32]	@ (8002908 <alarmMinuteInc+0x38>)
 80028e6:	785b      	ldrb	r3, [r3, #1]
 80028e8:	2b3a      	cmp	r3, #58	@ 0x3a
 80028ea:	d806      	bhi.n	80028fa <alarmMinuteInc+0x2a>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 80028ec:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <alarmMinuteInc+0x38>)
 80028ee:	785b      	ldrb	r3, [r3, #1]
 80028f0:	3301      	adds	r3, #1
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	4b04      	ldr	r3, [pc, #16]	@ (8002908 <alarmMinuteInc+0x38>)
 80028f6:	705a      	strb	r2, [r3, #1]
 80028f8:	e000      	b.n	80028fc <alarmMinuteInc+0x2c>
	}
	else {
		__NOP();
 80028fa:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 80028fc:	f000 f884 	bl	8002a08 <updateRTCBackupReg>

}
 8002900:	46c0      	nop			@ (mov r8, r8)
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	200000d4 	.word	0x200000d4

0800290c <currMinuteInc>:

/*
 * Increment current time minute
 */
void currMinuteInc(void) {
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8002910:	4a11      	ldr	r2, [pc, #68]	@ (8002958 <currMinuteInc+0x4c>)
 8002912:	4912      	ldr	r1, [pc, #72]	@ (800295c <currMinuteInc+0x50>)
 8002914:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <currMinuteInc+0x54>)
 8002916:	0018      	movs	r0, r3
 8002918:	f7fe fe50 	bl	80015bc <getRTCTime>

	if(currTime.Minutes >= 59) {
 800291c:	4b0f      	ldr	r3, [pc, #60]	@ (800295c <currMinuteInc+0x50>)
 800291e:	785b      	ldrb	r3, [r3, #1]
 8002920:	2b3a      	cmp	r3, #58	@ 0x3a
 8002922:	d903      	bls.n	800292c <currMinuteInc+0x20>
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		// currHourInc();

		currTime.Minutes = 0;
 8002924:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <currMinuteInc+0x50>)
 8002926:	2200      	movs	r2, #0
 8002928:	705a      	strb	r2, [r3, #1]
 800292a:	e00b      	b.n	8002944 <currMinuteInc+0x38>
	}
	else if(currTime.Minutes < 59) {
 800292c:	4b0b      	ldr	r3, [pc, #44]	@ (800295c <currMinuteInc+0x50>)
 800292e:	785b      	ldrb	r3, [r3, #1]
 8002930:	2b3a      	cmp	r3, #58	@ 0x3a
 8002932:	d806      	bhi.n	8002942 <currMinuteInc+0x36>
		currTime.Minutes = currTime.Minutes + 1;
 8002934:	4b09      	ldr	r3, [pc, #36]	@ (800295c <currMinuteInc+0x50>)
 8002936:	785b      	ldrb	r3, [r3, #1]
 8002938:	3301      	adds	r3, #1
 800293a:	b2da      	uxtb	r2, r3
 800293c:	4b07      	ldr	r3, [pc, #28]	@ (800295c <currMinuteInc+0x50>)
 800293e:	705a      	strb	r2, [r3, #1]
 8002940:	e000      	b.n	8002944 <currMinuteInc+0x38>
	}
	else {
		__NOP();
 8002942:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8002944:	4b05      	ldr	r3, [pc, #20]	@ (800295c <currMinuteInc+0x50>)
 8002946:	2200      	movs	r2, #0
 8002948:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 800294a:	4b04      	ldr	r3, [pc, #16]	@ (800295c <currMinuteInc+0x50>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]

}
 8002950:	46c0      	nop			@ (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	46c0      	nop			@ (mov r8, r8)
 8002958:	200000d0 	.word	0x200000d0
 800295c:	200000bc 	.word	0x200000bc
 8002960:	200001dc 	.word	0x200001dc

08002964 <dispFault>:

/*
 * Displays a non-critical fault to indicate reduced functionality
 */
void dispFault(void) {
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
 8002968:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <dispFault+0x1c>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2280      	movs	r2, #128	@ 0x80
 800296e:	0151      	lsls	r1, r2, #5
 8002970:	2201      	movs	r2, #1
 8002972:	0018      	movs	r0, r3
 8002974:	f001 fc83 	bl	800427e <HAL_GPIO_WritePin>
}
 8002978:	46c0      	nop			@ (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	46c0      	nop			@ (mov r8, r8)
 8002980:	20000028 	.word	0x20000028

08002984 <dispFailure>:

/*
 * Displays a critical failure and ceases all operations
 */
void dispFailure(void) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 800298a:	4b1c      	ldr	r3, [pc, #112]	@ (80029fc <dispFailure+0x78>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	0018      	movs	r0, r3
 8002990:	f005 fd2a 	bl	80083e8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8002994:	4b19      	ldr	r3, [pc, #100]	@ (80029fc <dispFailure+0x78>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	0018      	movs	r0, r3
 800299a:	f005 fcd9 	bl	8008350 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800299e:	4b17      	ldr	r3, [pc, #92]	@ (80029fc <dispFailure+0x78>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a6:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 80029a8:	1cfb      	adds	r3, r7, #3
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 80029ae:	4b13      	ldr	r3, [pc, #76]	@ (80029fc <dispFailure+0x78>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	4a11      	ldr	r2, [pc, #68]	@ (8002a00 <dispFailure+0x7c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d9f6      	bls.n	80029ae <dispFailure+0x2a>

			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 80029c0:	4b10      	ldr	r3, [pc, #64]	@ (8002a04 <dispFailure+0x80>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2280      	movs	r2, #128	@ 0x80
 80029c6:	0152      	lsls	r2, r2, #5
 80029c8:	0011      	movs	r1, r2
 80029ca:	0018      	movs	r0, r3
 80029cc:	f001 fc74 	bl	80042b8 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80029d0:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <dispFailure+0x78>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d8:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80029da:	1cfb      	adds	r3, r7, #3
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	1e5a      	subs	r2, r3, #1
 80029e0:	4193      	sbcs	r3, r2
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2201      	movs	r2, #1
 80029e6:	4053      	eors	r3, r2
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	001a      	movs	r2, r3
 80029ec:	1cfb      	adds	r3, r7, #3
 80029ee:	701a      	strb	r2, [r3, #0]
 80029f0:	781a      	ldrb	r2, [r3, #0]
 80029f2:	2101      	movs	r1, #1
 80029f4:	400a      	ands	r2, r1
 80029f6:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 80029f8:	e7d9      	b.n	80029ae <dispFailure+0x2a>
 80029fa:	46c0      	nop			@ (mov r8, r8)
 80029fc:	2000006c 	.word	0x2000006c
 8002a00:	00003ffe 	.word	0x00003ffe
 8002a04:	20000028 	.word	0x20000028

08002a08 <updateRTCBackupReg>:
}

/*
 * Updates RTC backup register with user alarm time to be later pulled from in the case of a power outage
 */
void updateRTCBackupReg(void) {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002a48 <updateRTCBackupReg+0x40>)
 8002a0e:	6819      	ldr	r1, [r3, #0]
 8002a10:	4b0e      	ldr	r3, [pc, #56]	@ (8002a4c <updateRTCBackupReg+0x44>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	001a      	movs	r2, r3
 8002a16:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <updateRTCBackupReg+0x48>)
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f004 fce9 	bl	80073f0 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 8002a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a54 <updateRTCBackupReg+0x4c>)
 8002a20:	6819      	ldr	r1, [r3, #0]
 8002a22:	4b0a      	ldr	r3, [pc, #40]	@ (8002a4c <updateRTCBackupReg+0x44>)
 8002a24:	785b      	ldrb	r3, [r3, #1]
 8002a26:	001a      	movs	r2, r3
 8002a28:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <updateRTCBackupReg+0x48>)
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f004 fce0 	bl	80073f0 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 8002a30:	4b09      	ldr	r3, [pc, #36]	@ (8002a58 <updateRTCBackupReg+0x50>)
 8002a32:	6819      	ldr	r1, [r3, #0]
 8002a34:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <updateRTCBackupReg+0x44>)
 8002a36:	78db      	ldrb	r3, [r3, #3]
 8002a38:	001a      	movs	r2, r3
 8002a3a:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <updateRTCBackupReg+0x48>)
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f004 fcd7 	bl	80073f0 <HAL_RTCEx_BKUPWrite>

}
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	200000e8 	.word	0x200000e8
 8002a4c:	200000d4 	.word	0x200000d4
 8002a50:	200001dc 	.word	0x200001dc
 8002a54:	20000034 	.word	0x20000034
 8002a58:	20000038 	.word	0x20000038

08002a5c <conv2Mil>:

/*
 * Converts the time in an AM/PM RTC time to 24-hour time
 * Returns this time in an RTC Time Def object
 */
RTC_TimeTypeDef conv2Mil(RTC_TimeTypeDef *oldTime) {
 8002a5c:	b5b0      	push	{r4, r5, r7, lr}
 8002a5e:	b088      	sub	sp, #32
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]

	RTC_TimeTypeDef convertedTime = *oldTime;
 8002a66:	250c      	movs	r5, #12
 8002a68:	197b      	adds	r3, r7, r5
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a6e:	c313      	stmia	r3!, {r0, r1, r4}
 8002a70:	ca03      	ldmia	r2!, {r0, r1}
 8002a72:	c303      	stmia	r3!, {r0, r1}

	// If we are in PM, increment hours by 12 (but not if it is 12 p.m.)
	if(oldTime->TimeFormat == RTC_HOURFORMAT12_PM && oldTime->Hours != 12) {
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	78db      	ldrb	r3, [r3, #3]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d10a      	bne.n	8002a92 <conv2Mil+0x36>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b0c      	cmp	r3, #12
 8002a82:	d006      	beq.n	8002a92 <conv2Mil+0x36>
		convertedTime.Hours += 12;
 8002a84:	197b      	adds	r3, r7, r5
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	330c      	adds	r3, #12
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	197b      	adds	r3, r7, r5
 8002a8e:	701a      	strb	r2, [r3, #0]
 8002a90:	e00b      	b.n	8002aaa <conv2Mil+0x4e>
	}
	// If we are in AM and the hours are 12, set hours to 0.
	else if(oldTime->TimeFormat == RTC_HOURFORMAT12_AM && oldTime->Hours == 12) {
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	78db      	ldrb	r3, [r3, #3]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d107      	bne.n	8002aaa <conv2Mil+0x4e>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b0c      	cmp	r3, #12
 8002aa0:	d103      	bne.n	8002aaa <conv2Mil+0x4e>
		convertedTime.Hours = 0;
 8002aa2:	230c      	movs	r3, #12
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	701a      	strb	r2, [r3, #0]
	else { // No change

	}

	// Make the update and display time function think that it is AM always
	convertedTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002aaa:	210c      	movs	r1, #12
 8002aac:	187b      	adds	r3, r7, r1
 8002aae:	2200      	movs	r2, #0
 8002ab0:	70da      	strb	r2, [r3, #3]

	return convertedTime;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	187a      	adds	r2, r7, r1
 8002ab6:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002ab8:	c313      	stmia	r3!, {r0, r1, r4}
 8002aba:	ca03      	ldmia	r2!, {r0, r1}
 8002abc:	c303      	stmia	r3!, {r0, r1}

}
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b008      	add	sp, #32
 8002ac4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002ac8 <startAudioStream>:

/*
 * Begins DMA streams to pull data from memory, process data, and push to i2s amplifier.
 */
void startAudioStream(void) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0

	// Start TX DMA stream
	HAL_I2S_Transmit_DMA(&hi2s1, i2sTxBuff, BUFFER_SIZE);
 8002acc:	2380      	movs	r3, #128	@ 0x80
 8002ace:	009a      	lsls	r2, r3, #2
 8002ad0:	4905      	ldr	r1, [pc, #20]	@ (8002ae8 <startAudioStream+0x20>)
 8002ad2:	4b06      	ldr	r3, [pc, #24]	@ (8002aec <startAudioStream+0x24>)
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f002 fb6f 	bl	80051b8 <HAL_I2S_Transmit_DMA>

	// Enable Amplifier
	NAU8315YG_AmpEnable(&i2sAmp);
 8002ada:	4b05      	ldr	r3, [pc, #20]	@ (8002af0 <startAudioStream+0x28>)
 8002adc:	0018      	movs	r0, r3
 8002ade:	f7fd ff65 	bl	80009ac <NAU8315YG_AmpEnable>

	// Interrupts will take care of the rest.

}
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	20000658 	.word	0x20000658
 8002aec:	20000144 	.word	0x20000144
 8002af0:	20000448 	.word	0x20000448

08002af4 <stopAudioStream>:

/*
 * Halts DMA streams
 */
void stopAudioStream(void) {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0

	// Disable Amplifier
	NAU8315YG_AmpDisable(&i2sAmp);
 8002af8:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <stopAudioStream+0x1c>)
 8002afa:	0018      	movs	r0, r3
 8002afc:	f7fd ff6a 	bl	80009d4 <NAU8315YG_AmpDisable>

	// Stop DMA Stream
	HAL_I2S_DMAStop(&hi2s1);
 8002b00:	4b04      	ldr	r3, [pc, #16]	@ (8002b14 <stopAudioStream+0x20>)
 8002b02:	0018      	movs	r0, r3
 8002b04:	f002 fc04 	bl	8005310 <HAL_I2S_DMAStop>

}
 8002b08:	46c0      	nop			@ (mov r8, r8)
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	20000448 	.word	0x20000448
 8002b14:	20000144 	.word	0x20000144

08002b18 <HAL_I2S_TxHalfCpltCallback>:

/*
 * DMA completion callbacks
 */

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]

	// Fill first half of i2s TX buffer
	fillTxBuffer(0);
 8002b20:	2000      	movs	r0, #0
 8002b22:	f000 f811 	bl	8002b48 <fillTxBuffer>

}
 8002b26:	46c0      	nop			@ (mov r8, r8)
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	b002      	add	sp, #8
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]

	// Fill second half of i2s transmit buffer
	fillTxBuffer(BUFFER_SIZE / 2);
 8002b36:	2380      	movs	r3, #128	@ 0x80
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f000 f804 	bl	8002b48 <fillTxBuffer>

}
 8002b40:	46c0      	nop			@ (mov r8, r8)
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b002      	add	sp, #8
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <fillTxBuffer>:

void fillTxBuffer(uint16_t offset) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	0002      	movs	r2, r0
 8002b50:	1dbb      	adds	r3, r7, #6
 8002b52:	801a      	strh	r2, [r3, #0]

	// Read next chunk of audio data, increment flash read address
	W25Q_readData(&spiFlash, flashReadAddr, BUFFER_SIZE, spiRxBuff);
 8002b54:	4b22      	ldr	r3, [pc, #136]	@ (8002be0 <fillTxBuffer+0x98>)
 8002b56:	6819      	ldr	r1, [r3, #0]
 8002b58:	4b22      	ldr	r3, [pc, #136]	@ (8002be4 <fillTxBuffer+0x9c>)
 8002b5a:	2280      	movs	r2, #128	@ 0x80
 8002b5c:	0092      	lsls	r2, r2, #2
 8002b5e:	4822      	ldr	r0, [pc, #136]	@ (8002be8 <fillTxBuffer+0xa0>)
 8002b60:	f7fe fba2 	bl	80012a8 <W25Q_readData>
	flashReadAddr += BUFFER_SIZE;
 8002b64:	4b1e      	ldr	r3, [pc, #120]	@ (8002be0 <fillTxBuffer+0x98>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2280      	movs	r2, #128	@ 0x80
 8002b6a:	0092      	lsls	r2, r2, #2
 8002b6c:	189a      	adds	r2, r3, r2
 8002b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002be0 <fillTxBuffer+0x98>)
 8002b70:	601a      	str	r2, [r3, #0]

	for(uint16_t i = 0; i < BUFFER_SIZE; i += 2) {
 8002b72:	230e      	movs	r3, #14
 8002b74:	18fb      	adds	r3, r7, r3
 8002b76:	2200      	movs	r2, #0
 8002b78:	801a      	strh	r2, [r3, #0]
 8002b7a:	e01e      	b.n	8002bba <fillTxBuffer+0x72>

		i2sTxBuff[offset + (i/2)] = (spiRxBuff[i + 1] << 8) | spiRxBuff[i];
 8002b7c:	200e      	movs	r0, #14
 8002b7e:	183b      	adds	r3, r7, r0
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	3301      	adds	r3, #1
 8002b84:	4a17      	ldr	r2, [pc, #92]	@ (8002be4 <fillTxBuffer+0x9c>)
 8002b86:	5cd3      	ldrb	r3, [r2, r3]
 8002b88:	021b      	lsls	r3, r3, #8
 8002b8a:	b21a      	sxth	r2, r3
 8002b8c:	183b      	adds	r3, r7, r0
 8002b8e:	881b      	ldrh	r3, [r3, #0]
 8002b90:	4914      	ldr	r1, [pc, #80]	@ (8002be4 <fillTxBuffer+0x9c>)
 8002b92:	5ccb      	ldrb	r3, [r1, r3]
 8002b94:	b21b      	sxth	r3, r3
 8002b96:	4313      	orrs	r3, r2
 8002b98:	b219      	sxth	r1, r3
 8002b9a:	1dbb      	adds	r3, r7, #6
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	183a      	adds	r2, r7, r0
 8002ba0:	8812      	ldrh	r2, [r2, #0]
 8002ba2:	0852      	lsrs	r2, r2, #1
 8002ba4:	b292      	uxth	r2, r2
 8002ba6:	189a      	adds	r2, r3, r2
 8002ba8:	b289      	uxth	r1, r1
 8002baa:	4b10      	ldr	r3, [pc, #64]	@ (8002bec <fillTxBuffer+0xa4>)
 8002bac:	0052      	lsls	r2, r2, #1
 8002bae:	52d1      	strh	r1, [r2, r3]
	for(uint16_t i = 0; i < BUFFER_SIZE; i += 2) {
 8002bb0:	183b      	adds	r3, r7, r0
 8002bb2:	183a      	adds	r2, r7, r0
 8002bb4:	8812      	ldrh	r2, [r2, #0]
 8002bb6:	3202      	adds	r2, #2
 8002bb8:	801a      	strh	r2, [r3, #0]
 8002bba:	230e      	movs	r3, #14
 8002bbc:	18fb      	adds	r3, r7, r3
 8002bbe:	881a      	ldrh	r2, [r3, #0]
 8002bc0:	2380      	movs	r3, #128	@ 0x80
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d3d9      	bcc.n	8002b7c <fillTxBuffer+0x34>

	}

	// If we have reached the end of the audio clip, reset flash read address
	if(flashReadAddr > audioAddr_END) {
 8002bc8:	4b05      	ldr	r3, [pc, #20]	@ (8002be0 <fillTxBuffer+0x98>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a08      	ldr	r2, [pc, #32]	@ (8002bf0 <fillTxBuffer+0xa8>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d902      	bls.n	8002bd8 <fillTxBuffer+0x90>
		flashReadAddr = initialMemoryOffset;
 8002bd2:	4b03      	ldr	r3, [pc, #12]	@ (8002be0 <fillTxBuffer+0x98>)
 8002bd4:	222c      	movs	r2, #44	@ 0x2c
 8002bd6:	601a      	str	r2, [r3, #0]
	}

}
 8002bd8:	46c0      	nop			@ (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b004      	add	sp, #16
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20000074 	.word	0x20000074
 8002be4:	20000458 	.word	0x20000458
 8002be8:	20000420 	.word	0x20000420
 8002bec:	20000658 	.word	0x20000658
 8002bf0:	0008139e 	.word	0x0008139e

08002bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bf8:	b672      	cpsid	i
}
 8002bfa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bfc:	46c0      	nop			@ (mov r8, r8)
 8002bfe:	e7fd      	b.n	8002bfc <Error_Handler+0x8>

08002c00 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 8002c00:	b5b0      	push	{r4, r5, r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	0005      	movs	r5, r0
 8002c08:	000c      	movs	r4, r1
 8002c0a:	0010      	movs	r0, r2
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	1dbb      	adds	r3, r7, #6
 8002c10:	1c2a      	adds	r2, r5, #0
 8002c12:	801a      	strh	r2, [r3, #0]
 8002c14:	1d3b      	adds	r3, r7, #4
 8002c16:	1c22      	adds	r2, r4, #0
 8002c18:	801a      	strh	r2, [r3, #0]
 8002c1a:	1cbb      	adds	r3, r7, #2
 8002c1c:	1c02      	adds	r2, r0, #0
 8002c1e:	801a      	strh	r2, [r3, #0]
 8002c20:	003b      	movs	r3, r7
 8002c22:	1c0a      	adds	r2, r1, #0
 8002c24:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8002c26:	4b7c      	ldr	r3, [pc, #496]	@ (8002e18 <sevSeg_Init+0x218>)
 8002c28:	1dba      	adds	r2, r7, #6
 8002c2a:	8812      	ldrh	r2, [r2, #0]
 8002c2c:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8002c2e:	4b7b      	ldr	r3, [pc, #492]	@ (8002e1c <sevSeg_Init+0x21c>)
 8002c30:	1d3a      	adds	r2, r7, #4
 8002c32:	8812      	ldrh	r2, [r2, #0]
 8002c34:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8002c36:	4b7a      	ldr	r3, [pc, #488]	@ (8002e20 <sevSeg_Init+0x220>)
 8002c38:	1cba      	adds	r2, r7, #2
 8002c3a:	8812      	ldrh	r2, [r2, #0]
 8002c3c:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8002c3e:	4b79      	ldr	r3, [pc, #484]	@ (8002e24 <sevSeg_Init+0x224>)
 8002c40:	003a      	movs	r2, r7
 8002c42:	8812      	ldrh	r2, [r2, #0]
 8002c44:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8002c46:	4a78      	ldr	r2, [pc, #480]	@ (8002e28 <sevSeg_Init+0x228>)
 8002c48:	2330      	movs	r3, #48	@ 0x30
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8002c50:	4a76      	ldr	r2, [pc, #472]	@ (8002e2c <sevSeg_Init+0x22c>)
 8002c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c54:	0010      	movs	r0, r2
 8002c56:	0019      	movs	r1, r3
 8002c58:	234c      	movs	r3, #76	@ 0x4c
 8002c5a:	001a      	movs	r2, r3
 8002c5c:	f006 fbba 	bl	80093d4 <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8002c60:	4b73      	ldr	r3, [pc, #460]	@ (8002e30 <sevSeg_Init+0x230>)
 8002c62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c64:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
 8002c6a:	e00b      	b.n	8002c84 <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c72:	18d3      	adds	r3, r2, r3
 8002c74:	6819      	ldr	r1, [r3, #0]
 8002c76:	4b6f      	ldr	r3, [pc, #444]	@ (8002e34 <sevSeg_Init+0x234>)
 8002c78:	69fa      	ldr	r2, [r7, #28]
 8002c7a:	0092      	lsls	r2, r2, #2
 8002c7c:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	3301      	adds	r3, #1
 8002c82:	61fb      	str	r3, [r7, #28]
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	ddf0      	ble.n	8002c6c <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8002c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8002e34 <sevSeg_Init+0x234>)
 8002c8c:	6918      	ldr	r0, [r3, #16]
 8002c8e:	4b66      	ldr	r3, [pc, #408]	@ (8002e28 <sevSeg_Init+0x228>)
 8002c90:	8819      	ldrh	r1, [r3, #0]
 8002c92:	4b69      	ldr	r3, [pc, #420]	@ (8002e38 <sevSeg_Init+0x238>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	001a      	movs	r2, r3
 8002c98:	f001 faf1 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8002c9c:	4b65      	ldr	r3, [pc, #404]	@ (8002e34 <sevSeg_Init+0x234>)
 8002c9e:	6918      	ldr	r0, [r3, #16]
 8002ca0:	4b61      	ldr	r3, [pc, #388]	@ (8002e28 <sevSeg_Init+0x228>)
 8002ca2:	8819      	ldrh	r1, [r3, #0]
 8002ca4:	4b64      	ldr	r3, [pc, #400]	@ (8002e38 <sevSeg_Init+0x238>)
 8002ca6:	785b      	ldrb	r3, [r3, #1]
 8002ca8:	001a      	movs	r2, r3
 8002caa:	f001 fae8 	bl	800427e <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002cae:	4b61      	ldr	r3, [pc, #388]	@ (8002e34 <sevSeg_Init+0x234>)
 8002cb0:	6898      	ldr	r0, [r3, #8]
 8002cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8002e20 <sevSeg_Init+0x220>)
 8002cb4:	8819      	ldrh	r1, [r3, #0]
 8002cb6:	4b60      	ldr	r3, [pc, #384]	@ (8002e38 <sevSeg_Init+0x238>)
 8002cb8:	785b      	ldrb	r3, [r3, #1]
 8002cba:	001a      	movs	r2, r3
 8002cbc:	f001 fadf 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8002cc0:	4b5c      	ldr	r3, [pc, #368]	@ (8002e34 <sevSeg_Init+0x234>)
 8002cc2:	6898      	ldr	r0, [r3, #8]
 8002cc4:	4b56      	ldr	r3, [pc, #344]	@ (8002e20 <sevSeg_Init+0x220>)
 8002cc6:	8819      	ldrh	r1, [r3, #0]
 8002cc8:	4b5b      	ldr	r3, [pc, #364]	@ (8002e38 <sevSeg_Init+0x238>)
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	001a      	movs	r2, r3
 8002cce:	f001 fad6 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8002cd2:	4b58      	ldr	r3, [pc, #352]	@ (8002e34 <sevSeg_Init+0x234>)
 8002cd4:	68d8      	ldr	r0, [r3, #12]
 8002cd6:	4b53      	ldr	r3, [pc, #332]	@ (8002e24 <sevSeg_Init+0x224>)
 8002cd8:	8819      	ldrh	r1, [r3, #0]
 8002cda:	4b57      	ldr	r3, [pc, #348]	@ (8002e38 <sevSeg_Init+0x238>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	001a      	movs	r2, r3
 8002ce0:	f001 facd 	bl	800427e <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 8002ce4:	2032      	movs	r0, #50	@ 0x32
 8002ce6:	f000 f95f 	bl	8002fa8 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8002cea:	2308      	movs	r3, #8
 8002cec:	18fb      	adds	r3, r7, r3
 8002cee:	4a53      	ldr	r2, [pc, #332]	@ (8002e3c <sevSeg_Init+0x23c>)
 8002cf0:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	e038      	b.n	8002d6a <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 8002cf8:	231b      	movs	r3, #27
 8002cfa:	18fb      	adds	r3, r7, r3
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	18b9      	adds	r1, r7, r2
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	188a      	adds	r2, r1, r2
 8002d04:	7812      	ldrb	r2, [r2, #0]
 8002d06:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8002d08:	2300      	movs	r3, #0
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	e027      	b.n	8002d5e <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8002d0e:	4b49      	ldr	r3, [pc, #292]	@ (8002e34 <sevSeg_Init+0x234>)
 8002d10:	6818      	ldr	r0, [r3, #0]
 8002d12:	4b41      	ldr	r3, [pc, #260]	@ (8002e18 <sevSeg_Init+0x218>)
 8002d14:	8819      	ldrh	r1, [r3, #0]
 8002d16:	241b      	movs	r4, #27
 8002d18:	193b      	adds	r3, r7, r4
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	4013      	ands	r3, r2
 8002d20:	4a45      	ldr	r2, [pc, #276]	@ (8002e38 <sevSeg_Init+0x238>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	001a      	movs	r2, r3
 8002d26:	f001 faaa 	bl	800427e <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8002d2a:	4b42      	ldr	r3, [pc, #264]	@ (8002e34 <sevSeg_Init+0x234>)
 8002d2c:	6858      	ldr	r0, [r3, #4]
 8002d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8002e1c <sevSeg_Init+0x21c>)
 8002d30:	8819      	ldrh	r1, [r3, #0]
 8002d32:	4b41      	ldr	r3, [pc, #260]	@ (8002e38 <sevSeg_Init+0x238>)
 8002d34:	785b      	ldrb	r3, [r3, #1]
 8002d36:	001a      	movs	r2, r3
 8002d38:	f001 faa1 	bl	800427e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8002d3c:	4b3d      	ldr	r3, [pc, #244]	@ (8002e34 <sevSeg_Init+0x234>)
 8002d3e:	6858      	ldr	r0, [r3, #4]
 8002d40:	4b36      	ldr	r3, [pc, #216]	@ (8002e1c <sevSeg_Init+0x21c>)
 8002d42:	8819      	ldrh	r1, [r3, #0]
 8002d44:	4b3c      	ldr	r3, [pc, #240]	@ (8002e38 <sevSeg_Init+0x238>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	001a      	movs	r2, r3
 8002d4a:	f001 fa98 	bl	800427e <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8002d4e:	193b      	adds	r3, r7, r4
 8002d50:	193a      	adds	r2, r7, r4
 8002d52:	7812      	ldrb	r2, [r2, #0]
 8002d54:	0852      	lsrs	r2, r2, #1
 8002d56:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	2b07      	cmp	r3, #7
 8002d62:	ddd4      	ble.n	8002d0e <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	3301      	adds	r3, #1
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	ddc3      	ble.n	8002cf8 <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002d70:	4b30      	ldr	r3, [pc, #192]	@ (8002e34 <sevSeg_Init+0x234>)
 8002d72:	6898      	ldr	r0, [r3, #8]
 8002d74:	4b2a      	ldr	r3, [pc, #168]	@ (8002e20 <sevSeg_Init+0x220>)
 8002d76:	8819      	ldrh	r1, [r3, #0]
 8002d78:	4b2f      	ldr	r3, [pc, #188]	@ (8002e38 <sevSeg_Init+0x238>)
 8002d7a:	785b      	ldrb	r3, [r3, #1]
 8002d7c:	001a      	movs	r2, r3
 8002d7e:	f001 fa7e 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8002d82:	4b2c      	ldr	r3, [pc, #176]	@ (8002e34 <sevSeg_Init+0x234>)
 8002d84:	6898      	ldr	r0, [r3, #8]
 8002d86:	4b26      	ldr	r3, [pc, #152]	@ (8002e20 <sevSeg_Init+0x220>)
 8002d88:	8819      	ldrh	r1, [r3, #0]
 8002d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e38 <sevSeg_Init+0x238>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	001a      	movs	r2, r3
 8002d90:	f001 fa75 	bl	800427e <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8002d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d96:	0018      	movs	r0, r3
 8002d98:	f005 fb26 	bl	80083e8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8002d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f005 fad6 	bl	8008350 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8002da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8002dac:	46c0      	nop			@ (mov r8, r8)
 8002dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	1ad2      	subs	r2, r2, r3
 8002db8:	2380      	movs	r3, #128	@ 0x80
 8002dba:	01db      	lsls	r3, r3, #7
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d3f6      	bcc.n	8002dae <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8002dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f005 fb10 	bl	80083e8 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8002dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e34 <sevSeg_Init+0x234>)
 8002dca:	6918      	ldr	r0, [r3, #16]
 8002dcc:	4b16      	ldr	r3, [pc, #88]	@ (8002e28 <sevSeg_Init+0x228>)
 8002dce:	8819      	ldrh	r1, [r3, #0]
 8002dd0:	4b19      	ldr	r3, [pc, #100]	@ (8002e38 <sevSeg_Init+0x238>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	001a      	movs	r2, r3
 8002dd6:	f001 fa52 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <sevSeg_Init+0x234>)
 8002ddc:	6918      	ldr	r0, [r3, #16]
 8002dde:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <sevSeg_Init+0x228>)
 8002de0:	8819      	ldrh	r1, [r3, #0]
 8002de2:	4b15      	ldr	r3, [pc, #84]	@ (8002e38 <sevSeg_Init+0x238>)
 8002de4:	785b      	ldrb	r3, [r3, #1]
 8002de6:	001a      	movs	r2, r3
 8002de8:	f001 fa49 	bl	800427e <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002dec:	4b11      	ldr	r3, [pc, #68]	@ (8002e34 <sevSeg_Init+0x234>)
 8002dee:	6898      	ldr	r0, [r3, #8]
 8002df0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e20 <sevSeg_Init+0x220>)
 8002df2:	8819      	ldrh	r1, [r3, #0]
 8002df4:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <sevSeg_Init+0x238>)
 8002df6:	785b      	ldrb	r3, [r3, #1]
 8002df8:	001a      	movs	r2, r3
 8002dfa:	f001 fa40 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002e34 <sevSeg_Init+0x234>)
 8002e00:	6898      	ldr	r0, [r3, #8]
 8002e02:	4b07      	ldr	r3, [pc, #28]	@ (8002e20 <sevSeg_Init+0x220>)
 8002e04:	8819      	ldrh	r1, [r3, #0]
 8002e06:	4b0c      	ldr	r3, [pc, #48]	@ (8002e38 <sevSeg_Init+0x238>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	001a      	movs	r2, r3
 8002e0c:	f001 fa37 	bl	800427e <HAL_GPIO_WritePin>

}
 8002e10:	46c0      	nop			@ (mov r8, r8)
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b008      	add	sp, #32
 8002e16:	bdb0      	pop	{r4, r5, r7, pc}
 8002e18:	20000a58 	.word	0x20000a58
 8002e1c:	20000a5a 	.word	0x20000a5a
 8002e20:	20000a5c 	.word	0x20000a5c
 8002e24:	20000a5e 	.word	0x20000a5e
 8002e28:	20000a60 	.word	0x20000a60
 8002e2c:	20000a64 	.word	0x20000a64
 8002e30:	20000ab0 	.word	0x20000ab0
 8002e34:	20000078 	.word	0x20000078
 8002e38:	2000008c 	.word	0x2000008c
 8002e3c:	471d3700 	.word	0x471d3700

08002e40 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime, uint8_t userAlarmEnable) {
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	000a      	movs	r2, r1
 8002e4a:	1cfb      	adds	r3, r7, #3
 8002e4c:	701a      	strb	r2, [r3, #0]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	210a      	movs	r1, #10
 8002e54:	0018      	movs	r0, r3
 8002e56:	f7fd f955 	bl	8000104 <__udivsi3>
 8002e5a:	0003      	movs	r3, r0
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	2408      	movs	r4, #8
 8002e60:	193b      	adds	r3, r7, r4
 8002e62:	701a      	strb	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	210a      	movs	r1, #10
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f7fd f9d0 	bl	8000210 <__aeabi_uidivmod>
 8002e70:	000b      	movs	r3, r1
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	193b      	adds	r3, r7, r4
 8002e76:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002e7c:	210a      	movs	r1, #10
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f7fd f940 	bl	8000104 <__udivsi3>
 8002e84:	0003      	movs	r3, r0
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	193b      	adds	r3, r7, r4
 8002e8a:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002e90:	210a      	movs	r1, #10
 8002e92:	0018      	movs	r0, r3
 8002e94:	f7fd f9bc 	bl	8000210 <__aeabi_uidivmod>
 8002e98:	000b      	movs	r3, r1
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	193b      	adds	r3, r7, r4
 8002e9e:	70da      	strb	r2, [r3, #3]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 3; i >= 0; i--) {
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	613b      	str	r3, [r7, #16]
 8002ea4:	e05b      	b.n	8002f5e <sevSeg_updateDigits+0x11e>

		sendByte = dispDigits[sendTime[i]];
 8002ea6:	2308      	movs	r3, #8
 8002ea8:	18fa      	adds	r2, r7, r3
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	18d3      	adds	r3, r2, r3
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	0019      	movs	r1, r3
 8002eb2:	2017      	movs	r0, #23
 8002eb4:	183b      	adds	r3, r7, r0
 8002eb6:	4a36      	ldr	r2, [pc, #216]	@ (8002f90 <sevSeg_updateDigits+0x150>)
 8002eb8:	5c52      	ldrb	r2, [r2, r1]
 8002eba:	701a      	strb	r2, [r3, #0]

		// If tenth's place of hour and zero, disable this segment
		if( (i == 0) && (sendByte == dispDigits[0])) {
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d107      	bne.n	8002ed2 <sevSeg_updateDigits+0x92>
 8002ec2:	2242      	movs	r2, #66	@ 0x42
 8002ec4:	183b      	adds	r3, r7, r0
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d102      	bne.n	8002ed2 <sevSeg_updateDigits+0x92>
			sendByte = 0xFF;
 8002ecc:	183b      	adds	r3, r7, r0
 8002ece:	22ff      	movs	r2, #255	@ 0xff
 8002ed0:	701a      	strb	r2, [r3, #0]
		}

		// If one's place of hour, set decimal point based on AM/PM.
		// OR
		// If one's place of minute, set decimal place based on user alarm enabled
		if( ((i == 1) && (updateTime->TimeFormat == RTC_HOURFORMAT12_PM)) ||
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d103      	bne.n	8002ee0 <sevSeg_updateDigits+0xa0>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	78db      	ldrb	r3, [r3, #3]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d006      	beq.n	8002eee <sevSeg_updateDigits+0xae>
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d10a      	bne.n	8002efc <sevSeg_updateDigits+0xbc>
			((i == 3) && userAlarmEnable)	) {
 8002ee6:	1cfb      	adds	r3, r7, #3
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d006      	beq.n	8002efc <sevSeg_updateDigits+0xbc>
			sendByte = (sendByte & 0b11111101);
 8002eee:	2217      	movs	r2, #23
 8002ef0:	18bb      	adds	r3, r7, r2
 8002ef2:	18ba      	adds	r2, r7, r2
 8002ef4:	7812      	ldrb	r2, [r2, #0]
 8002ef6:	2102      	movs	r1, #2
 8002ef8:	438a      	bics	r2, r1
 8002efa:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	e027      	b.n	8002f52 <sevSeg_updateDigits+0x112>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[(sendByte & 1)]);
 8002f02:	4b24      	ldr	r3, [pc, #144]	@ (8002f94 <sevSeg_updateDigits+0x154>)
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	4b24      	ldr	r3, [pc, #144]	@ (8002f98 <sevSeg_updateDigits+0x158>)
 8002f08:	8819      	ldrh	r1, [r3, #0]
 8002f0a:	2417      	movs	r4, #23
 8002f0c:	193b      	adds	r3, r7, r4
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2201      	movs	r2, #1
 8002f12:	4013      	ands	r3, r2
 8002f14:	4a21      	ldr	r2, [pc, #132]	@ (8002f9c <sevSeg_updateDigits+0x15c>)
 8002f16:	5cd3      	ldrb	r3, [r2, r3]
 8002f18:	001a      	movs	r2, r3
 8002f1a:	f001 f9b0 	bl	800427e <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8002f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002f94 <sevSeg_updateDigits+0x154>)
 8002f20:	6858      	ldr	r0, [r3, #4]
 8002f22:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa0 <sevSeg_updateDigits+0x160>)
 8002f24:	8819      	ldrh	r1, [r3, #0]
 8002f26:	4b1d      	ldr	r3, [pc, #116]	@ (8002f9c <sevSeg_updateDigits+0x15c>)
 8002f28:	785b      	ldrb	r3, [r3, #1]
 8002f2a:	001a      	movs	r2, r3
 8002f2c:	f001 f9a7 	bl	800427e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8002f30:	4b18      	ldr	r3, [pc, #96]	@ (8002f94 <sevSeg_updateDigits+0x154>)
 8002f32:	6858      	ldr	r0, [r3, #4]
 8002f34:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa0 <sevSeg_updateDigits+0x160>)
 8002f36:	8819      	ldrh	r1, [r3, #0]
 8002f38:	4b18      	ldr	r3, [pc, #96]	@ (8002f9c <sevSeg_updateDigits+0x15c>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	001a      	movs	r2, r3
 8002f3e:	f001 f99e 	bl	800427e <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8002f42:	193b      	adds	r3, r7, r4
 8002f44:	193a      	adds	r2, r7, r4
 8002f46:	7812      	ldrb	r2, [r2, #0]
 8002f48:	0852      	lsrs	r2, r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	60fb      	str	r3, [r7, #12]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2b07      	cmp	r3, #7
 8002f56:	ddd4      	ble.n	8002f02 <sevSeg_updateDigits+0xc2>
	for(int i = 3; i >= 0; i--) {
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	daa0      	bge.n	8002ea6 <sevSeg_updateDigits+0x66>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002f64:	4b0b      	ldr	r3, [pc, #44]	@ (8002f94 <sevSeg_updateDigits+0x154>)
 8002f66:	6898      	ldr	r0, [r3, #8]
 8002f68:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <sevSeg_updateDigits+0x164>)
 8002f6a:	8819      	ldrh	r1, [r3, #0]
 8002f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f9c <sevSeg_updateDigits+0x15c>)
 8002f6e:	785b      	ldrb	r3, [r3, #1]
 8002f70:	001a      	movs	r2, r3
 8002f72:	f001 f984 	bl	800427e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8002f76:	4b07      	ldr	r3, [pc, #28]	@ (8002f94 <sevSeg_updateDigits+0x154>)
 8002f78:	6898      	ldr	r0, [r3, #8]
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa4 <sevSeg_updateDigits+0x164>)
 8002f7c:	8819      	ldrh	r1, [r3, #0]
 8002f7e:	4b07      	ldr	r3, [pc, #28]	@ (8002f9c <sevSeg_updateDigits+0x15c>)
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	001a      	movs	r2, r3
 8002f84:	f001 f97b 	bl	800427e <HAL_GPIO_WritePin>

	return;
 8002f88:	46c0      	nop			@ (mov r8, r8)

}
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b007      	add	sp, #28
 8002f8e:	bd90      	pop	{r4, r7, pc}
 8002f90:	08009434 	.word	0x08009434
 8002f94:	20000078 	.word	0x20000078
 8002f98:	20000a58 	.word	0x20000a58
 8002f9c:	2000008c 	.word	0x2000008c
 8002fa0:	20000a5a 	.word	0x20000a5a
 8002fa4:	20000a5c 	.word	0x20000a5c

08002fa8 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	0002      	movs	r2, r0
 8002fb0:	1dbb      	adds	r3, r7, #6
 8002fb2:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8002fb4:	4b20      	ldr	r3, [pc, #128]	@ (8003038 <sevSeg_setIntensity+0x90>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d105      	bne.n	8002fc8 <sevSeg_setIntensity+0x20>
 8002fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800303c <sevSeg_setIntensity+0x94>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	1dba      	adds	r2, r7, #6
 8002fc2:	8812      	ldrh	r2, [r2, #0]
 8002fc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fc6:	e02c      	b.n	8003022 <sevSeg_setIntensity+0x7a>
 8002fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003038 <sevSeg_setIntensity+0x90>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d105      	bne.n	8002fdc <sevSeg_setIntensity+0x34>
 8002fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800303c <sevSeg_setIntensity+0x94>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	1dbb      	adds	r3, r7, #6
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	6393      	str	r3, [r2, #56]	@ 0x38
 8002fda:	e022      	b.n	8003022 <sevSeg_setIntensity+0x7a>
 8002fdc:	4b16      	ldr	r3, [pc, #88]	@ (8003038 <sevSeg_setIntensity+0x90>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d105      	bne.n	8002ff0 <sevSeg_setIntensity+0x48>
 8002fe4:	4b15      	ldr	r3, [pc, #84]	@ (800303c <sevSeg_setIntensity+0x94>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	1dbb      	adds	r3, r7, #6
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002fee:	e018      	b.n	8003022 <sevSeg_setIntensity+0x7a>
 8002ff0:	4b11      	ldr	r3, [pc, #68]	@ (8003038 <sevSeg_setIntensity+0x90>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b0c      	cmp	r3, #12
 8002ff6:	d105      	bne.n	8003004 <sevSeg_setIntensity+0x5c>
 8002ff8:	4b10      	ldr	r3, [pc, #64]	@ (800303c <sevSeg_setIntensity+0x94>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	1dbb      	adds	r3, r7, #6
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	6413      	str	r3, [r2, #64]	@ 0x40
 8003002:	e00e      	b.n	8003022 <sevSeg_setIntensity+0x7a>
 8003004:	4b0c      	ldr	r3, [pc, #48]	@ (8003038 <sevSeg_setIntensity+0x90>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b10      	cmp	r3, #16
 800300a:	d105      	bne.n	8003018 <sevSeg_setIntensity+0x70>
 800300c:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <sevSeg_setIntensity+0x94>)
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	1dbb      	adds	r3, r7, #6
 8003012:	881b      	ldrh	r3, [r3, #0]
 8003014:	6593      	str	r3, [r2, #88]	@ 0x58
 8003016:	e004      	b.n	8003022 <sevSeg_setIntensity+0x7a>
 8003018:	4b08      	ldr	r3, [pc, #32]	@ (800303c <sevSeg_setIntensity+0x94>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	1dbb      	adds	r3, r7, #6
 800301e:	881b      	ldrh	r3, [r3, #0]
 8003020:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8003022:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <sevSeg_setIntensity+0x90>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	4b05      	ldr	r3, [pc, #20]	@ (800303c <sevSeg_setIntensity+0x94>)
 8003028:	0011      	movs	r1, r2
 800302a:	0018      	movs	r0, r3
 800302c:	f005 fadc 	bl	80085e8 <HAL_TIM_PWM_Start>

}
 8003030:	46c0      	nop			@ (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	b002      	add	sp, #8
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20000ab0 	.word	0x20000ab0
 800303c:	20000a64 	.word	0x20000a64

08003040 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003046:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <HAL_MspInit+0x54>)
 8003048:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800304a:	4b12      	ldr	r3, [pc, #72]	@ (8003094 <HAL_MspInit+0x54>)
 800304c:	2101      	movs	r1, #1
 800304e:	430a      	orrs	r2, r1
 8003050:	641a      	str	r2, [r3, #64]	@ 0x40
 8003052:	4b10      	ldr	r3, [pc, #64]	@ (8003094 <HAL_MspInit+0x54>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	2201      	movs	r2, #1
 8003058:	4013      	ands	r3, r2
 800305a:	607b      	str	r3, [r7, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800305e:	4b0d      	ldr	r3, [pc, #52]	@ (8003094 <HAL_MspInit+0x54>)
 8003060:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003062:	4b0c      	ldr	r3, [pc, #48]	@ (8003094 <HAL_MspInit+0x54>)
 8003064:	2180      	movs	r1, #128	@ 0x80
 8003066:	0549      	lsls	r1, r1, #21
 8003068:	430a      	orrs	r2, r1
 800306a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800306c:	4b09      	ldr	r3, [pc, #36]	@ (8003094 <HAL_MspInit+0x54>)
 800306e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003070:	2380      	movs	r3, #128	@ 0x80
 8003072:	055b      	lsls	r3, r3, #21
 8003074:	4013      	ands	r3, r2
 8003076:	603b      	str	r3, [r7, #0]
 8003078:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800307a:	2200      	movs	r2, #0
 800307c:	2100      	movs	r1, #0
 800307e:	2004      	movs	r0, #4
 8003080:	f000 fc96 	bl	80039b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003084:	2004      	movs	r0, #4
 8003086:	f000 fca8 	bl	80039da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	46bd      	mov	sp, r7
 800308e:	b002      	add	sp, #8
 8003090:	bd80      	pop	{r7, pc}
 8003092:	46c0      	nop			@ (mov r8, r8)
 8003094:	40021000 	.word	0x40021000

08003098 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003098:	b590      	push	{r4, r7, lr}
 800309a:	b095      	sub	sp, #84	@ 0x54
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a0:	233c      	movs	r3, #60	@ 0x3c
 80030a2:	18fb      	adds	r3, r7, r3
 80030a4:	0018      	movs	r0, r3
 80030a6:	2314      	movs	r3, #20
 80030a8:	001a      	movs	r2, r3
 80030aa:	2100      	movs	r1, #0
 80030ac:	f006 f966 	bl	800937c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030b0:	2414      	movs	r4, #20
 80030b2:	193b      	adds	r3, r7, r4
 80030b4:	0018      	movs	r0, r3
 80030b6:	2328      	movs	r3, #40	@ 0x28
 80030b8:	001a      	movs	r2, r3
 80030ba:	2100      	movs	r1, #0
 80030bc:	f006 f95e 	bl	800937c <memset>
  if(hi2c->Instance==I2C1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a22      	ldr	r2, [pc, #136]	@ (8003150 <HAL_I2C_MspInit+0xb8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d13d      	bne.n	8003146 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030ca:	193b      	adds	r3, r7, r4
 80030cc:	2220      	movs	r2, #32
 80030ce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80030d0:	193b      	adds	r3, r7, r4
 80030d2:	2200      	movs	r2, #0
 80030d4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030d6:	193b      	adds	r3, r7, r4
 80030d8:	0018      	movs	r0, r3
 80030da:	f002 ff9b 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 80030de:	1e03      	subs	r3, r0, #0
 80030e0:	d001      	beq.n	80030e6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80030e2:	f7ff fd87 	bl	8002bf4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003154 <HAL_I2C_MspInit+0xbc>)
 80030e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003154 <HAL_I2C_MspInit+0xbc>)
 80030ec:	2102      	movs	r1, #2
 80030ee:	430a      	orrs	r2, r1
 80030f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80030f2:	4b18      	ldr	r3, [pc, #96]	@ (8003154 <HAL_I2C_MspInit+0xbc>)
 80030f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030f6:	2202      	movs	r2, #2
 80030f8:	4013      	ands	r3, r2
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030fe:	213c      	movs	r1, #60	@ 0x3c
 8003100:	187b      	adds	r3, r7, r1
 8003102:	22c0      	movs	r2, #192	@ 0xc0
 8003104:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003106:	187b      	adds	r3, r7, r1
 8003108:	2212      	movs	r2, #18
 800310a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310c:	187b      	adds	r3, r7, r1
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003112:	187b      	adds	r3, r7, r1
 8003114:	2200      	movs	r2, #0
 8003116:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003118:	187b      	adds	r3, r7, r1
 800311a:	2206      	movs	r2, #6
 800311c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800311e:	187b      	adds	r3, r7, r1
 8003120:	4a0d      	ldr	r2, [pc, #52]	@ (8003158 <HAL_I2C_MspInit+0xc0>)
 8003122:	0019      	movs	r1, r3
 8003124:	0010      	movs	r0, r2
 8003126:	f000 ff29 	bl	8003f7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800312a:	4b0a      	ldr	r3, [pc, #40]	@ (8003154 <HAL_I2C_MspInit+0xbc>)
 800312c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800312e:	4b09      	ldr	r3, [pc, #36]	@ (8003154 <HAL_I2C_MspInit+0xbc>)
 8003130:	2180      	movs	r1, #128	@ 0x80
 8003132:	0389      	lsls	r1, r1, #14
 8003134:	430a      	orrs	r2, r1
 8003136:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003138:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <HAL_I2C_MspInit+0xbc>)
 800313a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800313c:	2380      	movs	r3, #128	@ 0x80
 800313e:	039b      	lsls	r3, r3, #14
 8003140:	4013      	ands	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003146:	46c0      	nop			@ (mov r8, r8)
 8003148:	46bd      	mov	sp, r7
 800314a:	b015      	add	sp, #84	@ 0x54
 800314c:	bd90      	pop	{r4, r7, pc}
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	40005400 	.word	0x40005400
 8003154:	40021000 	.word	0x40021000
 8003158:	50000400 	.word	0x50000400

0800315c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800315c:	b590      	push	{r4, r7, lr}
 800315e:	b095      	sub	sp, #84	@ 0x54
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003164:	233c      	movs	r3, #60	@ 0x3c
 8003166:	18fb      	adds	r3, r7, r3
 8003168:	0018      	movs	r0, r3
 800316a:	2314      	movs	r3, #20
 800316c:	001a      	movs	r2, r3
 800316e:	2100      	movs	r1, #0
 8003170:	f006 f904 	bl	800937c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003174:	2414      	movs	r4, #20
 8003176:	193b      	adds	r3, r7, r4
 8003178:	0018      	movs	r0, r3
 800317a:	2328      	movs	r3, #40	@ 0x28
 800317c:	001a      	movs	r2, r3
 800317e:	2100      	movs	r1, #0
 8003180:	f006 f8fc 	bl	800937c <memset>
  if(hi2s->Instance==SPI1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a4a      	ldr	r2, [pc, #296]	@ (80032b4 <HAL_I2S_MspInit+0x158>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d000      	beq.n	8003190 <HAL_I2S_MspInit+0x34>
 800318e:	e08d      	b.n	80032ac <HAL_I2S_MspInit+0x150>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8003190:	193b      	adds	r3, r7, r4
 8003192:	2280      	movs	r2, #128	@ 0x80
 8003194:	0112      	lsls	r2, r2, #4
 8003196:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8003198:	193b      	adds	r3, r7, r4
 800319a:	2200      	movs	r2, #0
 800319c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800319e:	193b      	adds	r3, r7, r4
 80031a0:	0018      	movs	r0, r3
 80031a2:	f002 ff37 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 80031a6:	1e03      	subs	r3, r0, #0
 80031a8:	d001      	beq.n	80031ae <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80031aa:	f7ff fd23 	bl	8002bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031ae:	4b42      	ldr	r3, [pc, #264]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031b2:	4b41      	ldr	r3, [pc, #260]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031b4:	2180      	movs	r1, #128	@ 0x80
 80031b6:	0149      	lsls	r1, r1, #5
 80031b8:	430a      	orrs	r2, r1
 80031ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80031bc:	4b3e      	ldr	r3, [pc, #248]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031c0:	2380      	movs	r3, #128	@ 0x80
 80031c2:	015b      	lsls	r3, r3, #5
 80031c4:	4013      	ands	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
 80031c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ca:	4b3b      	ldr	r3, [pc, #236]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031ce:	4b3a      	ldr	r3, [pc, #232]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031d0:	2101      	movs	r1, #1
 80031d2:	430a      	orrs	r2, r1
 80031d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80031d6:	4b38      	ldr	r3, [pc, #224]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031da:	2201      	movs	r2, #1
 80031dc:	4013      	ands	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031e2:	4b35      	ldr	r3, [pc, #212]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031e6:	4b34      	ldr	r3, [pc, #208]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031e8:	2102      	movs	r1, #2
 80031ea:	430a      	orrs	r2, r1
 80031ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80031ee:	4b32      	ldr	r3, [pc, #200]	@ (80032b8 <HAL_I2S_MspInit+0x15c>)
 80031f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f2:	2202      	movs	r2, #2
 80031f4:	4013      	ands	r3, r2
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA1     ------> I2S1_CK
    PA2     ------> I2S1_SD
    PB0     ------> I2S1_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80031fa:	243c      	movs	r4, #60	@ 0x3c
 80031fc:	193b      	adds	r3, r7, r4
 80031fe:	2206      	movs	r2, #6
 8003200:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003202:	193b      	adds	r3, r7, r4
 8003204:	2202      	movs	r2, #2
 8003206:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003208:	193b      	adds	r3, r7, r4
 800320a:	2200      	movs	r2, #0
 800320c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800320e:	193b      	adds	r3, r7, r4
 8003210:	2200      	movs	r2, #0
 8003212:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003214:	193b      	adds	r3, r7, r4
 8003216:	2200      	movs	r2, #0
 8003218:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800321a:	193a      	adds	r2, r7, r4
 800321c:	23a0      	movs	r3, #160	@ 0xa0
 800321e:	05db      	lsls	r3, r3, #23
 8003220:	0011      	movs	r1, r2
 8003222:	0018      	movs	r0, r3
 8003224:	f000 feaa 	bl	8003f7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003228:	0021      	movs	r1, r4
 800322a:	187b      	adds	r3, r7, r1
 800322c:	2201      	movs	r2, #1
 800322e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003230:	187b      	adds	r3, r7, r1
 8003232:	2202      	movs	r2, #2
 8003234:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	187b      	adds	r3, r7, r1
 8003238:	2200      	movs	r2, #0
 800323a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323c:	187b      	adds	r3, r7, r1
 800323e:	2200      	movs	r2, #0
 8003240:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003242:	187b      	adds	r3, r7, r1
 8003244:	2200      	movs	r2, #0
 8003246:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003248:	187b      	adds	r3, r7, r1
 800324a:	4a1c      	ldr	r2, [pc, #112]	@ (80032bc <HAL_I2S_MspInit+0x160>)
 800324c:	0019      	movs	r1, r3
 800324e:	0010      	movs	r0, r2
 8003250:	f000 fe94 	bl	8003f7c <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8003254:	4b1a      	ldr	r3, [pc, #104]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 8003256:	4a1b      	ldr	r2, [pc, #108]	@ (80032c4 <HAL_I2S_MspInit+0x168>)
 8003258:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800325a:	4b19      	ldr	r3, [pc, #100]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 800325c:	2211      	movs	r2, #17
 800325e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003260:	4b17      	ldr	r3, [pc, #92]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 8003262:	2210      	movs	r2, #16
 8003264:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003266:	4b16      	ldr	r3, [pc, #88]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 8003268:	2200      	movs	r2, #0
 800326a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800326c:	4b14      	ldr	r3, [pc, #80]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 800326e:	2280      	movs	r2, #128	@ 0x80
 8003270:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003272:	4b13      	ldr	r3, [pc, #76]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 8003274:	2280      	movs	r2, #128	@ 0x80
 8003276:	0052      	lsls	r2, r2, #1
 8003278:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800327a:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 800327c:	2280      	movs	r2, #128	@ 0x80
 800327e:	00d2      	lsls	r2, r2, #3
 8003280:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8003282:	4b0f      	ldr	r3, [pc, #60]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 8003284:	2220      	movs	r2, #32
 8003286:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003288:	4b0d      	ldr	r3, [pc, #52]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 800328a:	22c0      	movs	r2, #192	@ 0xc0
 800328c:	0192      	lsls	r2, r2, #6
 800328e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003290:	4b0b      	ldr	r3, [pc, #44]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 8003292:	0018      	movs	r0, r3
 8003294:	f000 fbbe 	bl	8003a14 <HAL_DMA_Init>
 8003298:	1e03      	subs	r3, r0, #0
 800329a:	d001      	beq.n	80032a0 <HAL_I2S_MspInit+0x144>
    {
      Error_Handler();
 800329c:	f7ff fcaa 	bl	8002bf4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a07      	ldr	r2, [pc, #28]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 80032a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032a6:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <HAL_I2S_MspInit+0x164>)
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80032ac:	46c0      	nop			@ (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b015      	add	sp, #84	@ 0x54
 80032b2:	bd90      	pop	{r4, r7, pc}
 80032b4:	40013000 	.word	0x40013000
 80032b8:	40021000 	.word	0x40021000
 80032bc:	50000400 	.word	0x50000400
 80032c0:	20000180 	.word	0x20000180
 80032c4:	40020008 	.word	0x40020008

080032c8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80032c8:	b590      	push	{r4, r7, lr}
 80032ca:	b08f      	sub	sp, #60	@ 0x3c
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032d0:	2410      	movs	r4, #16
 80032d2:	193b      	adds	r3, r7, r4
 80032d4:	0018      	movs	r0, r3
 80032d6:	2328      	movs	r3, #40	@ 0x28
 80032d8:	001a      	movs	r2, r3
 80032da:	2100      	movs	r1, #0
 80032dc:	f006 f84e 	bl	800937c <memset>
  if(hrtc->Instance==RTC)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a19      	ldr	r2, [pc, #100]	@ (800334c <HAL_RTC_MspInit+0x84>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d12c      	bne.n	8003344 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80032ea:	193b      	adds	r3, r7, r4
 80032ec:	2280      	movs	r2, #128	@ 0x80
 80032ee:	0292      	lsls	r2, r2, #10
 80032f0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80032f2:	193b      	adds	r3, r7, r4
 80032f4:	2280      	movs	r2, #128	@ 0x80
 80032f6:	0052      	lsls	r2, r2, #1
 80032f8:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032fa:	193b      	adds	r3, r7, r4
 80032fc:	0018      	movs	r0, r3
 80032fe:	f002 fe89 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 8003302:	1e03      	subs	r3, r0, #0
 8003304:	d001      	beq.n	800330a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003306:	f7ff fc75 	bl	8002bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800330a:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <HAL_RTC_MspInit+0x88>)
 800330c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800330e:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <HAL_RTC_MspInit+0x88>)
 8003310:	2180      	movs	r1, #128	@ 0x80
 8003312:	0209      	lsls	r1, r1, #8
 8003314:	430a      	orrs	r2, r1
 8003316:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003318:	4b0d      	ldr	r3, [pc, #52]	@ (8003350 <HAL_RTC_MspInit+0x88>)
 800331a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800331c:	4b0c      	ldr	r3, [pc, #48]	@ (8003350 <HAL_RTC_MspInit+0x88>)
 800331e:	2180      	movs	r1, #128	@ 0x80
 8003320:	00c9      	lsls	r1, r1, #3
 8003322:	430a      	orrs	r2, r1
 8003324:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003326:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <HAL_RTC_MspInit+0x88>)
 8003328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800332a:	2380      	movs	r3, #128	@ 0x80
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	4013      	ands	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8003334:	2200      	movs	r2, #0
 8003336:	2100      	movs	r1, #0
 8003338:	2002      	movs	r0, #2
 800333a:	f000 fb39 	bl	80039b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800333e:	2002      	movs	r0, #2
 8003340:	f000 fb4b 	bl	80039da <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8003344:	46c0      	nop			@ (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b00f      	add	sp, #60	@ 0x3c
 800334a:	bd90      	pop	{r4, r7, pc}
 800334c:	40002800 	.word	0x40002800
 8003350:	40021000 	.word	0x40021000

08003354 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b08b      	sub	sp, #44	@ 0x2c
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800335c:	2414      	movs	r4, #20
 800335e:	193b      	adds	r3, r7, r4
 8003360:	0018      	movs	r0, r3
 8003362:	2314      	movs	r3, #20
 8003364:	001a      	movs	r2, r3
 8003366:	2100      	movs	r1, #0
 8003368:	f006 f808 	bl	800937c <memset>
  if(hspi->Instance==SPI2)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a51      	ldr	r2, [pc, #324]	@ (80034b8 <HAL_SPI_MspInit+0x164>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d000      	beq.n	8003378 <HAL_SPI_MspInit+0x24>
 8003376:	e09a      	b.n	80034ae <HAL_SPI_MspInit+0x15a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003378:	4b50      	ldr	r3, [pc, #320]	@ (80034bc <HAL_SPI_MspInit+0x168>)
 800337a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800337c:	4b4f      	ldr	r3, [pc, #316]	@ (80034bc <HAL_SPI_MspInit+0x168>)
 800337e:	2180      	movs	r1, #128	@ 0x80
 8003380:	01c9      	lsls	r1, r1, #7
 8003382:	430a      	orrs	r2, r1
 8003384:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003386:	4b4d      	ldr	r3, [pc, #308]	@ (80034bc <HAL_SPI_MspInit+0x168>)
 8003388:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800338a:	2380      	movs	r3, #128	@ 0x80
 800338c:	01db      	lsls	r3, r3, #7
 800338e:	4013      	ands	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003394:	4b49      	ldr	r3, [pc, #292]	@ (80034bc <HAL_SPI_MspInit+0x168>)
 8003396:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003398:	4b48      	ldr	r3, [pc, #288]	@ (80034bc <HAL_SPI_MspInit+0x168>)
 800339a:	2101      	movs	r1, #1
 800339c:	430a      	orrs	r2, r1
 800339e:	635a      	str	r2, [r3, #52]	@ 0x34
 80033a0:	4b46      	ldr	r3, [pc, #280]	@ (80034bc <HAL_SPI_MspInit+0x168>)
 80033a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a4:	2201      	movs	r2, #1
 80033a6:	4013      	ands	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA3     ------> SPI2_MISO
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80033ac:	193b      	adds	r3, r7, r4
 80033ae:	2209      	movs	r2, #9
 80033b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b2:	193b      	adds	r3, r7, r4
 80033b4:	2202      	movs	r2, #2
 80033b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b8:	193b      	adds	r3, r7, r4
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033be:	193b      	adds	r3, r7, r4
 80033c0:	2200      	movs	r2, #0
 80033c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80033c4:	193b      	adds	r3, r7, r4
 80033c6:	2200      	movs	r2, #0
 80033c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ca:	193a      	adds	r2, r7, r4
 80033cc:	23a0      	movs	r3, #160	@ 0xa0
 80033ce:	05db      	lsls	r3, r3, #23
 80033d0:	0011      	movs	r1, r2
 80033d2:	0018      	movs	r0, r3
 80033d4:	f000 fdd2 	bl	8003f7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80033d8:	0021      	movs	r1, r4
 80033da:	187b      	adds	r3, r7, r1
 80033dc:	2210      	movs	r2, #16
 80033de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e0:	187b      	adds	r3, r7, r1
 80033e2:	2202      	movs	r2, #2
 80033e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	2200      	movs	r2, #0
 80033ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	2200      	movs	r2, #0
 80033f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	2201      	movs	r2, #1
 80033f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f8:	187a      	adds	r2, r7, r1
 80033fa:	23a0      	movs	r3, #160	@ 0xa0
 80033fc:	05db      	lsls	r3, r3, #23
 80033fe:	0011      	movs	r1, r2
 8003400:	0018      	movs	r0, r3
 8003402:	f000 fdbb 	bl	8003f7c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 8003406:	4b2e      	ldr	r3, [pc, #184]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003408:	4a2e      	ldr	r2, [pc, #184]	@ (80034c4 <HAL_SPI_MspInit+0x170>)
 800340a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 800340c:	4b2c      	ldr	r3, [pc, #176]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 800340e:	2212      	movs	r2, #18
 8003410:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003412:	4b2b      	ldr	r3, [pc, #172]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003414:	2200      	movs	r2, #0
 8003416:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003418:	4b29      	ldr	r3, [pc, #164]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 800341a:	2200      	movs	r2, #0
 800341c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800341e:	4b28      	ldr	r3, [pc, #160]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003420:	2280      	movs	r2, #128	@ 0x80
 8003422:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003424:	4b26      	ldr	r3, [pc, #152]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003426:	2200      	movs	r2, #0
 8003428:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800342a:	4b25      	ldr	r3, [pc, #148]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 800342c:	2200      	movs	r2, #0
 800342e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003430:	4b23      	ldr	r3, [pc, #140]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003432:	2200      	movs	r2, #0
 8003434:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003436:	4b22      	ldr	r3, [pc, #136]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003438:	2280      	movs	r2, #128	@ 0x80
 800343a:	0192      	lsls	r2, r2, #6
 800343c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800343e:	4b20      	ldr	r3, [pc, #128]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003440:	0018      	movs	r0, r3
 8003442:	f000 fae7 	bl	8003a14 <HAL_DMA_Init>
 8003446:	1e03      	subs	r3, r0, #0
 8003448:	d001      	beq.n	800344e <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 800344a:	f7ff fbd3 	bl	8002bf4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a1b      	ldr	r2, [pc, #108]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003452:	659a      	str	r2, [r3, #88]	@ 0x58
 8003454:	4b1a      	ldr	r3, [pc, #104]	@ (80034c0 <HAL_SPI_MspInit+0x16c>)
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel2;
 800345a:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 800345c:	4a1b      	ldr	r2, [pc, #108]	@ (80034cc <HAL_SPI_MspInit+0x178>)
 800345e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8003460:	4b19      	ldr	r3, [pc, #100]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 8003462:	2213      	movs	r2, #19
 8003464:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003466:	4b18      	ldr	r3, [pc, #96]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 8003468:	2210      	movs	r2, #16
 800346a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800346c:	4b16      	ldr	r3, [pc, #88]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 800346e:	2200      	movs	r2, #0
 8003470:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003472:	4b15      	ldr	r3, [pc, #84]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 8003474:	2280      	movs	r2, #128	@ 0x80
 8003476:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003478:	4b13      	ldr	r3, [pc, #76]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 800347a:	2200      	movs	r2, #0
 800347c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800347e:	4b12      	ldr	r3, [pc, #72]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 8003480:	2200      	movs	r2, #0
 8003482:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003484:	4b10      	ldr	r3, [pc, #64]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 8003486:	2200      	movs	r2, #0
 8003488:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800348a:	4b0f      	ldr	r3, [pc, #60]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 800348c:	2280      	movs	r2, #128	@ 0x80
 800348e:	0192      	lsls	r2, r2, #6
 8003490:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003492:	4b0d      	ldr	r3, [pc, #52]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 8003494:	0018      	movs	r0, r3
 8003496:	f000 fabd 	bl	8003a14 <HAL_DMA_Init>
 800349a:	1e03      	subs	r3, r0, #0
 800349c:	d001      	beq.n	80034a2 <HAL_SPI_MspInit+0x14e>
    {
      Error_Handler();
 800349e:	f7ff fba9 	bl	8002bf4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a08      	ldr	r2, [pc, #32]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 80034a6:	655a      	str	r2, [r3, #84]	@ 0x54
 80034a8:	4b07      	ldr	r3, [pc, #28]	@ (80034c8 <HAL_SPI_MspInit+0x174>)
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b00b      	add	sp, #44	@ 0x2c
 80034b4:	bd90      	pop	{r4, r7, pc}
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	40003800 	.word	0x40003800
 80034bc:	40021000 	.word	0x40021000
 80034c0:	2000026c 	.word	0x2000026c
 80034c4:	40020030 	.word	0x40020030
 80034c8:	200002c8 	.word	0x200002c8
 80034cc:	4002001c 	.word	0x4002001c

080034d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	2380      	movs	r3, #128	@ 0x80
 80034de:	05db      	lsls	r3, r3, #23
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d10b      	bne.n	80034fc <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034e4:	4b07      	ldr	r3, [pc, #28]	@ (8003504 <HAL_TIM_PWM_MspInit+0x34>)
 80034e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <HAL_TIM_PWM_MspInit+0x34>)
 80034ea:	2101      	movs	r1, #1
 80034ec:	430a      	orrs	r2, r1
 80034ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80034f0:	4b04      	ldr	r3, [pc, #16]	@ (8003504 <HAL_TIM_PWM_MspInit+0x34>)
 80034f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f4:	2201      	movs	r2, #1
 80034f6:	4013      	ands	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80034fc:	46c0      	nop			@ (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b004      	add	sp, #16
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021000 	.word	0x40021000

08003508 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a18      	ldr	r2, [pc, #96]	@ (8003578 <HAL_TIM_Base_MspInit+0x70>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d10e      	bne.n	8003538 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800351a:	4b18      	ldr	r3, [pc, #96]	@ (800357c <HAL_TIM_Base_MspInit+0x74>)
 800351c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800351e:	4b17      	ldr	r3, [pc, #92]	@ (800357c <HAL_TIM_Base_MspInit+0x74>)
 8003520:	2180      	movs	r1, #128	@ 0x80
 8003522:	0209      	lsls	r1, r1, #8
 8003524:	430a      	orrs	r2, r1
 8003526:	641a      	str	r2, [r3, #64]	@ 0x40
 8003528:	4b14      	ldr	r3, [pc, #80]	@ (800357c <HAL_TIM_Base_MspInit+0x74>)
 800352a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800352c:	2380      	movs	r3, #128	@ 0x80
 800352e:	021b      	lsls	r3, r3, #8
 8003530:	4013      	ands	r3, r2
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003536:	e01a      	b.n	800356e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM16)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a10      	ldr	r2, [pc, #64]	@ (8003580 <HAL_TIM_Base_MspInit+0x78>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d115      	bne.n	800356e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003542:	4b0e      	ldr	r3, [pc, #56]	@ (800357c <HAL_TIM_Base_MspInit+0x74>)
 8003544:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003546:	4b0d      	ldr	r3, [pc, #52]	@ (800357c <HAL_TIM_Base_MspInit+0x74>)
 8003548:	2180      	movs	r1, #128	@ 0x80
 800354a:	0289      	lsls	r1, r1, #10
 800354c:	430a      	orrs	r2, r1
 800354e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003550:	4b0a      	ldr	r3, [pc, #40]	@ (800357c <HAL_TIM_Base_MspInit+0x74>)
 8003552:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003554:	2380      	movs	r3, #128	@ 0x80
 8003556:	029b      	lsls	r3, r3, #10
 8003558:	4013      	ands	r3, r2
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800355e:	2200      	movs	r2, #0
 8003560:	2100      	movs	r1, #0
 8003562:	2015      	movs	r0, #21
 8003564:	f000 fa24 	bl	80039b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003568:	2015      	movs	r0, #21
 800356a:	f000 fa36 	bl	80039da <HAL_NVIC_EnableIRQ>
}
 800356e:	46c0      	nop			@ (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b004      	add	sp, #16
 8003574:	bd80      	pop	{r7, pc}
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	40002000 	.word	0x40002000
 800357c:	40021000 	.word	0x40021000
 8003580:	40014400 	.word	0x40014400

08003584 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003584:	b590      	push	{r4, r7, lr}
 8003586:	b089      	sub	sp, #36	@ 0x24
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800358c:	240c      	movs	r4, #12
 800358e:	193b      	adds	r3, r7, r4
 8003590:	0018      	movs	r0, r3
 8003592:	2314      	movs	r3, #20
 8003594:	001a      	movs	r2, r3
 8003596:	2100      	movs	r1, #0
 8003598:	f005 fef0 	bl	800937c <memset>
  if(htim->Instance==TIM2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	2380      	movs	r3, #128	@ 0x80
 80035a2:	05db      	lsls	r3, r3, #23
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d121      	bne.n	80035ec <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035a8:	4b12      	ldr	r3, [pc, #72]	@ (80035f4 <HAL_TIM_MspPostInit+0x70>)
 80035aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035ac:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <HAL_TIM_MspPostInit+0x70>)
 80035ae:	2104      	movs	r1, #4
 80035b0:	430a      	orrs	r2, r1
 80035b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80035b4:	4b0f      	ldr	r3, [pc, #60]	@ (80035f4 <HAL_TIM_MspPostInit+0x70>)
 80035b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035b8:	2204      	movs	r2, #4
 80035ba:	4013      	ands	r3, r2
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = PWM_SHIFT_nOE_Pin;
 80035c0:	0021      	movs	r1, r4
 80035c2:	187b      	adds	r3, r7, r1
 80035c4:	2240      	movs	r2, #64	@ 0x40
 80035c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c8:	187b      	adds	r3, r7, r1
 80035ca:	2202      	movs	r2, #2
 80035cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ce:	187b      	adds	r3, r7, r1
 80035d0:	2200      	movs	r2, #0
 80035d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d4:	187b      	adds	r3, r7, r1
 80035d6:	2200      	movs	r2, #0
 80035d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80035da:	187b      	adds	r3, r7, r1
 80035dc:	2202      	movs	r2, #2
 80035de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_SHIFT_nOE_GPIO_Port, &GPIO_InitStruct);
 80035e0:	187b      	adds	r3, r7, r1
 80035e2:	4a05      	ldr	r2, [pc, #20]	@ (80035f8 <HAL_TIM_MspPostInit+0x74>)
 80035e4:	0019      	movs	r1, r3
 80035e6:	0010      	movs	r0, r2
 80035e8:	f000 fcc8 	bl	8003f7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80035ec:	46c0      	nop			@ (mov r8, r8)
 80035ee:	46bd      	mov	sp, r7
 80035f0:	b009      	add	sp, #36	@ 0x24
 80035f2:	bd90      	pop	{r4, r7, pc}
 80035f4:	40021000 	.word	0x40021000
 80035f8:	50000800 	.word	0x50000800

080035fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003600:	46c0      	nop			@ (mov r8, r8)
 8003602:	e7fd      	b.n	8003600 <NMI_Handler+0x4>

08003604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003608:	46c0      	nop			@ (mov r8, r8)
 800360a:	e7fd      	b.n	8003608 <HardFault_Handler+0x4>

0800360c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003610:	46c0      	nop			@ (mov r8, r8)
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800361a:	46c0      	nop			@ (mov r8, r8)
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003624:	f000 f8fc 	bl	8003820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003628:	46c0      	nop			@ (mov r8, r8)
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
	...

08003630 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003634:	4b03      	ldr	r3, [pc, #12]	@ (8003644 <RTC_TAMP_IRQHandler+0x14>)
 8003636:	0018      	movs	r0, r3
 8003638:	f003 fcf8 	bl	800702c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 800363c:	46c0      	nop			@ (mov r8, r8)
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	46c0      	nop			@ (mov r8, r8)
 8003644:	200001dc 	.word	0x200001dc

08003648 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_EXTI_Pin);
 8003656:	2001      	movs	r0, #1
 8003658:	f000 fe4a 	bl	80042f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_EXTI_Pin);
 800365c:	2002      	movs	r0, #2
 800365e:	f000 fe47 	bl	80042f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8003662:	46c0      	nop			@ (mov r8, r8)
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_EXTI_Pin);
 800366c:	2004      	movs	r0, #4
 800366e:	f000 fe3f 	bl	80042f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_EXTI_Pin);
 8003672:	2008      	movs	r0, #8
 8003674:	f000 fe3c 	bl	80042f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003678:	46c0      	nop			@ (mov r8, r8)
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TIME_SWITCH_EXTI_Pin);
 8003682:	2010      	movs	r0, #16
 8003684:	f000 fe34 	bl	80042f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_EXTI_Pin);
 8003688:	2380      	movs	r3, #128	@ 0x80
 800368a:	021b      	lsls	r3, r3, #8
 800368c:	0018      	movs	r0, r3
 800368e:	f000 fe2f 	bl	80042f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003692:	46c0      	nop			@ (mov r8, r8)
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800369c:	4b03      	ldr	r3, [pc, #12]	@ (80036ac <DMA1_Channel1_IRQHandler+0x14>)
 800369e:	0018      	movs	r0, r3
 80036a0:	f000 fb2a 	bl	8003cf8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80036a4:	46c0      	nop			@ (mov r8, r8)
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	46c0      	nop			@ (mov r8, r8)
 80036ac:	20000180 	.word	0x20000180

080036b0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80036b4:	4b05      	ldr	r3, [pc, #20]	@ (80036cc <DMA1_Channel2_3_IRQHandler+0x1c>)
 80036b6:	0018      	movs	r0, r3
 80036b8:	f000 fb1e 	bl	8003cf8 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80036bc:	4b04      	ldr	r3, [pc, #16]	@ (80036d0 <DMA1_Channel2_3_IRQHandler+0x20>)
 80036be:	0018      	movs	r0, r3
 80036c0:	f000 fb1a 	bl	8003cf8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80036c4:	46c0      	nop			@ (mov r8, r8)
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	46c0      	nop			@ (mov r8, r8)
 80036cc:	200002c8 	.word	0x200002c8
 80036d0:	2000026c 	.word	0x2000026c

080036d4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80036d8:	4b03      	ldr	r3, [pc, #12]	@ (80036e8 <TIM16_IRQHandler+0x14>)
 80036da:	0018      	movs	r0, r3
 80036dc:	f005 f862 	bl	80087a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80036e0:	46c0      	nop			@ (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	46c0      	nop			@ (mov r8, r8)
 80036e8:	200003bc 	.word	0x200003bc

080036ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036f0:	46c0      	nop			@ (mov r8, r8)
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80036f8:	480d      	ldr	r0, [pc, #52]	@ (8003730 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80036fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80036fc:	f7ff fff6 	bl	80036ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003700:	480c      	ldr	r0, [pc, #48]	@ (8003734 <LoopForever+0x6>)
  ldr r1, =_edata
 8003702:	490d      	ldr	r1, [pc, #52]	@ (8003738 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003704:	4a0d      	ldr	r2, [pc, #52]	@ (800373c <LoopForever+0xe>)
  movs r3, #0
 8003706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003708:	e002      	b.n	8003710 <LoopCopyDataInit>

0800370a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800370a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800370c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800370e:	3304      	adds	r3, #4

08003710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003714:	d3f9      	bcc.n	800370a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003716:	4a0a      	ldr	r2, [pc, #40]	@ (8003740 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003718:	4c0a      	ldr	r4, [pc, #40]	@ (8003744 <LoopForever+0x16>)
  movs r3, #0
 800371a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800371c:	e001      	b.n	8003722 <LoopFillZerobss>

0800371e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800371e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003720:	3204      	adds	r2, #4

08003722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003724:	d3fb      	bcc.n	800371e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003726:	f005 fe31 	bl	800938c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800372a:	f7fd ff5d 	bl	80015e8 <main>

0800372e <LoopForever>:

LoopForever:
  b LoopForever
 800372e:	e7fe      	b.n	800372e <LoopForever>
  ldr   r0, =_estack
 8003730:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003738:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 800373c:	080094fc 	.word	0x080094fc
  ldr r2, =_sbss
 8003740:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8003744:	20000ab8 	.word	0x20000ab8

08003748 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003748:	e7fe      	b.n	8003748 <ADC1_IRQHandler>
	...

0800374c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003752:	1dfb      	adds	r3, r7, #7
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003758:	4b0b      	ldr	r3, [pc, #44]	@ (8003788 <HAL_Init+0x3c>)
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4b0a      	ldr	r3, [pc, #40]	@ (8003788 <HAL_Init+0x3c>)
 800375e:	2180      	movs	r1, #128	@ 0x80
 8003760:	0049      	lsls	r1, r1, #1
 8003762:	430a      	orrs	r2, r1
 8003764:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003766:	2003      	movs	r0, #3
 8003768:	f000 f810 	bl	800378c <HAL_InitTick>
 800376c:	1e03      	subs	r3, r0, #0
 800376e:	d003      	beq.n	8003778 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003770:	1dfb      	adds	r3, r7, #7
 8003772:	2201      	movs	r2, #1
 8003774:	701a      	strb	r2, [r3, #0]
 8003776:	e001      	b.n	800377c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003778:	f7ff fc62 	bl	8003040 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800377c:	1dfb      	adds	r3, r7, #7
 800377e:	781b      	ldrb	r3, [r3, #0]
}
 8003780:	0018      	movs	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	b002      	add	sp, #8
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40022000 	.word	0x40022000

0800378c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800378c:	b590      	push	{r4, r7, lr}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003794:	230f      	movs	r3, #15
 8003796:	18fb      	adds	r3, r7, r3
 8003798:	2200      	movs	r2, #0
 800379a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800379c:	4b1d      	ldr	r3, [pc, #116]	@ (8003814 <HAL_InitTick+0x88>)
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d02b      	beq.n	80037fc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80037a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003818 <HAL_InitTick+0x8c>)
 80037a6:	681c      	ldr	r4, [r3, #0]
 80037a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003814 <HAL_InitTick+0x88>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	0019      	movs	r1, r3
 80037ae:	23fa      	movs	r3, #250	@ 0xfa
 80037b0:	0098      	lsls	r0, r3, #2
 80037b2:	f7fc fca7 	bl	8000104 <__udivsi3>
 80037b6:	0003      	movs	r3, r0
 80037b8:	0019      	movs	r1, r3
 80037ba:	0020      	movs	r0, r4
 80037bc:	f7fc fca2 	bl	8000104 <__udivsi3>
 80037c0:	0003      	movs	r3, r0
 80037c2:	0018      	movs	r0, r3
 80037c4:	f000 f919 	bl	80039fa <HAL_SYSTICK_Config>
 80037c8:	1e03      	subs	r3, r0, #0
 80037ca:	d112      	bne.n	80037f2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b03      	cmp	r3, #3
 80037d0:	d80a      	bhi.n	80037e8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	2301      	movs	r3, #1
 80037d6:	425b      	negs	r3, r3
 80037d8:	2200      	movs	r2, #0
 80037da:	0018      	movs	r0, r3
 80037dc:	f000 f8e8 	bl	80039b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037e0:	4b0e      	ldr	r3, [pc, #56]	@ (800381c <HAL_InitTick+0x90>)
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	e00d      	b.n	8003804 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80037e8:	230f      	movs	r3, #15
 80037ea:	18fb      	adds	r3, r7, r3
 80037ec:	2201      	movs	r2, #1
 80037ee:	701a      	strb	r2, [r3, #0]
 80037f0:	e008      	b.n	8003804 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80037f2:	230f      	movs	r3, #15
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	2201      	movs	r2, #1
 80037f8:	701a      	strb	r2, [r3, #0]
 80037fa:	e003      	b.n	8003804 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80037fc:	230f      	movs	r3, #15
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	2201      	movs	r2, #1
 8003802:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003804:	230f      	movs	r3, #15
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	781b      	ldrb	r3, [r3, #0]
}
 800380a:	0018      	movs	r0, r3
 800380c:	46bd      	mov	sp, r7
 800380e:	b005      	add	sp, #20
 8003810:	bd90      	pop	{r4, r7, pc}
 8003812:	46c0      	nop			@ (mov r8, r8)
 8003814:	20000098 	.word	0x20000098
 8003818:	20000090 	.word	0x20000090
 800381c:	20000094 	.word	0x20000094

08003820 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003824:	4b05      	ldr	r3, [pc, #20]	@ (800383c <HAL_IncTick+0x1c>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	001a      	movs	r2, r3
 800382a:	4b05      	ldr	r3, [pc, #20]	@ (8003840 <HAL_IncTick+0x20>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	18d2      	adds	r2, r2, r3
 8003830:	4b03      	ldr	r3, [pc, #12]	@ (8003840 <HAL_IncTick+0x20>)
 8003832:	601a      	str	r2, [r3, #0]
}
 8003834:	46c0      	nop			@ (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	20000098 	.word	0x20000098
 8003840:	20000ab4 	.word	0x20000ab4

08003844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  return uwTick;
 8003848:	4b02      	ldr	r3, [pc, #8]	@ (8003854 <HAL_GetTick+0x10>)
 800384a:	681b      	ldr	r3, [r3, #0]
}
 800384c:	0018      	movs	r0, r3
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			@ (mov r8, r8)
 8003854:	20000ab4 	.word	0x20000ab4

08003858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	0002      	movs	r2, r0
 8003860:	1dfb      	adds	r3, r7, #7
 8003862:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003864:	1dfb      	adds	r3, r7, #7
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b7f      	cmp	r3, #127	@ 0x7f
 800386a:	d809      	bhi.n	8003880 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800386c:	1dfb      	adds	r3, r7, #7
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	001a      	movs	r2, r3
 8003872:	231f      	movs	r3, #31
 8003874:	401a      	ands	r2, r3
 8003876:	4b04      	ldr	r3, [pc, #16]	@ (8003888 <__NVIC_EnableIRQ+0x30>)
 8003878:	2101      	movs	r1, #1
 800387a:	4091      	lsls	r1, r2
 800387c:	000a      	movs	r2, r1
 800387e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003880:	46c0      	nop			@ (mov r8, r8)
 8003882:	46bd      	mov	sp, r7
 8003884:	b002      	add	sp, #8
 8003886:	bd80      	pop	{r7, pc}
 8003888:	e000e100 	.word	0xe000e100

0800388c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800388c:	b590      	push	{r4, r7, lr}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	0002      	movs	r2, r0
 8003894:	6039      	str	r1, [r7, #0]
 8003896:	1dfb      	adds	r3, r7, #7
 8003898:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800389a:	1dfb      	adds	r3, r7, #7
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	2b7f      	cmp	r3, #127	@ 0x7f
 80038a0:	d828      	bhi.n	80038f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003960 <__NVIC_SetPriority+0xd4>)
 80038a4:	1dfb      	adds	r3, r7, #7
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	b25b      	sxtb	r3, r3
 80038aa:	089b      	lsrs	r3, r3, #2
 80038ac:	33c0      	adds	r3, #192	@ 0xc0
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	589b      	ldr	r3, [r3, r2]
 80038b2:	1dfa      	adds	r2, r7, #7
 80038b4:	7812      	ldrb	r2, [r2, #0]
 80038b6:	0011      	movs	r1, r2
 80038b8:	2203      	movs	r2, #3
 80038ba:	400a      	ands	r2, r1
 80038bc:	00d2      	lsls	r2, r2, #3
 80038be:	21ff      	movs	r1, #255	@ 0xff
 80038c0:	4091      	lsls	r1, r2
 80038c2:	000a      	movs	r2, r1
 80038c4:	43d2      	mvns	r2, r2
 80038c6:	401a      	ands	r2, r3
 80038c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	019b      	lsls	r3, r3, #6
 80038ce:	22ff      	movs	r2, #255	@ 0xff
 80038d0:	401a      	ands	r2, r3
 80038d2:	1dfb      	adds	r3, r7, #7
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	0018      	movs	r0, r3
 80038d8:	2303      	movs	r3, #3
 80038da:	4003      	ands	r3, r0
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038e0:	481f      	ldr	r0, [pc, #124]	@ (8003960 <__NVIC_SetPriority+0xd4>)
 80038e2:	1dfb      	adds	r3, r7, #7
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	b25b      	sxtb	r3, r3
 80038e8:	089b      	lsrs	r3, r3, #2
 80038ea:	430a      	orrs	r2, r1
 80038ec:	33c0      	adds	r3, #192	@ 0xc0
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80038f2:	e031      	b.n	8003958 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003964 <__NVIC_SetPriority+0xd8>)
 80038f6:	1dfb      	adds	r3, r7, #7
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	0019      	movs	r1, r3
 80038fc:	230f      	movs	r3, #15
 80038fe:	400b      	ands	r3, r1
 8003900:	3b08      	subs	r3, #8
 8003902:	089b      	lsrs	r3, r3, #2
 8003904:	3306      	adds	r3, #6
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	18d3      	adds	r3, r2, r3
 800390a:	3304      	adds	r3, #4
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	1dfa      	adds	r2, r7, #7
 8003910:	7812      	ldrb	r2, [r2, #0]
 8003912:	0011      	movs	r1, r2
 8003914:	2203      	movs	r2, #3
 8003916:	400a      	ands	r2, r1
 8003918:	00d2      	lsls	r2, r2, #3
 800391a:	21ff      	movs	r1, #255	@ 0xff
 800391c:	4091      	lsls	r1, r2
 800391e:	000a      	movs	r2, r1
 8003920:	43d2      	mvns	r2, r2
 8003922:	401a      	ands	r2, r3
 8003924:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	019b      	lsls	r3, r3, #6
 800392a:	22ff      	movs	r2, #255	@ 0xff
 800392c:	401a      	ands	r2, r3
 800392e:	1dfb      	adds	r3, r7, #7
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	0018      	movs	r0, r3
 8003934:	2303      	movs	r3, #3
 8003936:	4003      	ands	r3, r0
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800393c:	4809      	ldr	r0, [pc, #36]	@ (8003964 <__NVIC_SetPriority+0xd8>)
 800393e:	1dfb      	adds	r3, r7, #7
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	001c      	movs	r4, r3
 8003944:	230f      	movs	r3, #15
 8003946:	4023      	ands	r3, r4
 8003948:	3b08      	subs	r3, #8
 800394a:	089b      	lsrs	r3, r3, #2
 800394c:	430a      	orrs	r2, r1
 800394e:	3306      	adds	r3, #6
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	18c3      	adds	r3, r0, r3
 8003954:	3304      	adds	r3, #4
 8003956:	601a      	str	r2, [r3, #0]
}
 8003958:	46c0      	nop			@ (mov r8, r8)
 800395a:	46bd      	mov	sp, r7
 800395c:	b003      	add	sp, #12
 800395e:	bd90      	pop	{r4, r7, pc}
 8003960:	e000e100 	.word	0xe000e100
 8003964:	e000ed00 	.word	0xe000ed00

08003968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	1e5a      	subs	r2, r3, #1
 8003974:	2380      	movs	r3, #128	@ 0x80
 8003976:	045b      	lsls	r3, r3, #17
 8003978:	429a      	cmp	r2, r3
 800397a:	d301      	bcc.n	8003980 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800397c:	2301      	movs	r3, #1
 800397e:	e010      	b.n	80039a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003980:	4b0a      	ldr	r3, [pc, #40]	@ (80039ac <SysTick_Config+0x44>)
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	3a01      	subs	r2, #1
 8003986:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003988:	2301      	movs	r3, #1
 800398a:	425b      	negs	r3, r3
 800398c:	2103      	movs	r1, #3
 800398e:	0018      	movs	r0, r3
 8003990:	f7ff ff7c 	bl	800388c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003994:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <SysTick_Config+0x44>)
 8003996:	2200      	movs	r2, #0
 8003998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800399a:	4b04      	ldr	r3, [pc, #16]	@ (80039ac <SysTick_Config+0x44>)
 800399c:	2207      	movs	r2, #7
 800399e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	0018      	movs	r0, r3
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b002      	add	sp, #8
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	46c0      	nop			@ (mov r8, r8)
 80039ac:	e000e010 	.word	0xe000e010

080039b0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	210f      	movs	r1, #15
 80039bc:	187b      	adds	r3, r7, r1
 80039be:	1c02      	adds	r2, r0, #0
 80039c0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	187b      	adds	r3, r7, r1
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	b25b      	sxtb	r3, r3
 80039ca:	0011      	movs	r1, r2
 80039cc:	0018      	movs	r0, r3
 80039ce:	f7ff ff5d 	bl	800388c <__NVIC_SetPriority>
}
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	46bd      	mov	sp, r7
 80039d6:	b004      	add	sp, #16
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b082      	sub	sp, #8
 80039de:	af00      	add	r7, sp, #0
 80039e0:	0002      	movs	r2, r0
 80039e2:	1dfb      	adds	r3, r7, #7
 80039e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e6:	1dfb      	adds	r3, r7, #7
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	b25b      	sxtb	r3, r3
 80039ec:	0018      	movs	r0, r3
 80039ee:	f7ff ff33 	bl	8003858 <__NVIC_EnableIRQ>
}
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b002      	add	sp, #8
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b082      	sub	sp, #8
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	0018      	movs	r0, r3
 8003a06:	f7ff ffaf 	bl	8003968 <SysTick_Config>
 8003a0a:	0003      	movs	r3, r0
}
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e077      	b.n	8003b16 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a3d      	ldr	r2, [pc, #244]	@ (8003b20 <HAL_DMA_Init+0x10c>)
 8003a2c:	4694      	mov	ip, r2
 8003a2e:	4463      	add	r3, ip
 8003a30:	2114      	movs	r1, #20
 8003a32:	0018      	movs	r0, r3
 8003a34:	f7fc fb66 	bl	8000104 <__udivsi3>
 8003a38:	0003      	movs	r3, r0
 8003a3a:	009a      	lsls	r2, r3, #2
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2225      	movs	r2, #37	@ 0x25
 8003a44:	2102      	movs	r1, #2
 8003a46:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4934      	ldr	r1, [pc, #208]	@ (8003b24 <HAL_DMA_Init+0x110>)
 8003a54:	400a      	ands	r2, r1
 8003a56:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6819      	ldr	r1, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	689a      	ldr	r2, [r3, #8]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	0018      	movs	r0, r3
 8003a92:	f000 fa23 	bl	8003edc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	2380      	movs	r3, #128	@ 0x80
 8003a9c:	01db      	lsls	r3, r3, #7
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d102      	bne.n	8003aa8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab0:	213f      	movs	r1, #63	@ 0x3f
 8003ab2:	400a      	ands	r2, r1
 8003ab4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003abe:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d011      	beq.n	8003aec <HAL_DMA_Init+0xd8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d80d      	bhi.n	8003aec <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f000 fa2e 	bl	8003f34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	e008      	b.n	8003afe <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2225      	movs	r2, #37	@ 0x25
 8003b08:	2101      	movs	r1, #1
 8003b0a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2224      	movs	r2, #36	@ 0x24
 8003b10:	2100      	movs	r1, #0
 8003b12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	0018      	movs	r0, r3
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	b002      	add	sp, #8
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	bffdfff8 	.word	0xbffdfff8
 8003b24:	ffff800f 	.word	0xffff800f

08003b28 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b36:	2317      	movs	r3, #23
 8003b38:	18fb      	adds	r3, r7, r3
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2224      	movs	r2, #36	@ 0x24
 8003b42:	5c9b      	ldrb	r3, [r3, r2]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d101      	bne.n	8003b4c <HAL_DMA_Start_IT+0x24>
 8003b48:	2302      	movs	r3, #2
 8003b4a:	e06f      	b.n	8003c2c <HAL_DMA_Start_IT+0x104>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2224      	movs	r2, #36	@ 0x24
 8003b50:	2101      	movs	r1, #1
 8003b52:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2225      	movs	r2, #37	@ 0x25
 8003b58:	5c9b      	ldrb	r3, [r3, r2]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d157      	bne.n	8003c10 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2225      	movs	r2, #37	@ 0x25
 8003b64:	2102      	movs	r1, #2
 8003b66:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2101      	movs	r1, #1
 8003b7a:	438a      	bics	r2, r1
 8003b7c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 f969 	bl	8003e5c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d008      	beq.n	8003ba4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	210e      	movs	r1, #14
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	e00f      	b.n	8003bc4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2104      	movs	r1, #4
 8003bb0:	438a      	bics	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	210a      	movs	r1, #10
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	2380      	movs	r3, #128	@ 0x80
 8003bcc:	025b      	lsls	r3, r3, #9
 8003bce:	4013      	ands	r3, r2
 8003bd0:	d008      	beq.n	8003be4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bdc:	2180      	movs	r1, #128	@ 0x80
 8003bde:	0049      	lsls	r1, r1, #1
 8003be0:	430a      	orrs	r2, r1
 8003be2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d008      	beq.n	8003bfe <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf6:	2180      	movs	r1, #128	@ 0x80
 8003bf8:	0049      	lsls	r1, r1, #1
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2101      	movs	r1, #1
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	e00a      	b.n	8003c26 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2280      	movs	r2, #128	@ 0x80
 8003c14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2224      	movs	r2, #36	@ 0x24
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8003c1e:	2317      	movs	r3, #23
 8003c20:	18fb      	adds	r3, r7, r3
 8003c22:	2201      	movs	r2, #1
 8003c24:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003c26:	2317      	movs	r3, #23
 8003c28:	18fb      	adds	r3, r7, r3
 8003c2a:	781b      	ldrb	r3, [r3, #0]
}
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	b006      	add	sp, #24
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e050      	b.n	8003ce8 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2225      	movs	r2, #37	@ 0x25
 8003c4a:	5c9b      	ldrb	r3, [r3, r2]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d008      	beq.n	8003c64 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2204      	movs	r2, #4
 8003c56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2224      	movs	r2, #36	@ 0x24
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e041      	b.n	8003ce8 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	210e      	movs	r1, #14
 8003c70:	438a      	bics	r2, r1
 8003c72:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7e:	491c      	ldr	r1, [pc, #112]	@ (8003cf0 <HAL_DMA_Abort+0xbc>)
 8003c80:	400a      	ands	r2, r1
 8003c82:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2101      	movs	r1, #1
 8003c90:	438a      	bics	r2, r1
 8003c92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8003c94:	4b17      	ldr	r3, [pc, #92]	@ (8003cf4 <HAL_DMA_Abort+0xc0>)
 8003c96:	6859      	ldr	r1, [r3, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9c:	221c      	movs	r2, #28
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	409a      	lsls	r2, r3
 8003ca4:	4b13      	ldr	r3, [pc, #76]	@ (8003cf4 <HAL_DMA_Abort+0xc0>)
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003cb2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00c      	beq.n	8003cd6 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cc6:	490a      	ldr	r1, [pc, #40]	@ (8003cf0 <HAL_DMA_Abort+0xbc>)
 8003cc8:	400a      	ands	r2, r1
 8003cca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003cd4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2225      	movs	r2, #37	@ 0x25
 8003cda:	2101      	movs	r1, #1
 8003cdc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2224      	movs	r2, #36	@ 0x24
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b002      	add	sp, #8
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	fffffeff 	.word	0xfffffeff
 8003cf4:	40020000 	.word	0x40020000

08003cf8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003d00:	4b55      	ldr	r3, [pc, #340]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	221c      	movs	r2, #28
 8003d14:	4013      	ands	r3, r2
 8003d16:	2204      	movs	r2, #4
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	0013      	movs	r3, r2
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	d027      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x7a>
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	2204      	movs	r2, #4
 8003d26:	4013      	ands	r3, r2
 8003d28:	d023      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2220      	movs	r2, #32
 8003d32:	4013      	ands	r3, r2
 8003d34:	d107      	bne.n	8003d46 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2104      	movs	r1, #4
 8003d42:	438a      	bics	r2, r1
 8003d44:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003d46:	4b44      	ldr	r3, [pc, #272]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003d48:	6859      	ldr	r1, [r3, #4]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	221c      	movs	r2, #28
 8003d50:	4013      	ands	r3, r2
 8003d52:	2204      	movs	r2, #4
 8003d54:	409a      	lsls	r2, r3
 8003d56:	4b40      	ldr	r3, [pc, #256]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d100      	bne.n	8003d66 <HAL_DMA_IRQHandler+0x6e>
 8003d64:	e073      	b.n	8003e4e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	0010      	movs	r0, r2
 8003d6e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003d70:	e06d      	b.n	8003e4e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	221c      	movs	r2, #28
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	0013      	movs	r3, r2
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	4013      	ands	r3, r2
 8003d84:	d02e      	beq.n	8003de4 <HAL_DMA_IRQHandler+0xec>
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	2202      	movs	r2, #2
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d02a      	beq.n	8003de4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2220      	movs	r2, #32
 8003d96:	4013      	ands	r3, r2
 8003d98:	d10b      	bne.n	8003db2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	210a      	movs	r1, #10
 8003da6:	438a      	bics	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2225      	movs	r2, #37	@ 0x25
 8003dae:	2101      	movs	r1, #1
 8003db0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003db2:	4b29      	ldr	r3, [pc, #164]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003db4:	6859      	ldr	r1, [r3, #4]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	221c      	movs	r2, #28
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	409a      	lsls	r2, r3
 8003dc2:	4b25      	ldr	r3, [pc, #148]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2224      	movs	r2, #36	@ 0x24
 8003dcc:	2100      	movs	r1, #0
 8003dce:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d03a      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	0010      	movs	r0, r2
 8003de0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003de2:	e034      	b.n	8003e4e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de8:	221c      	movs	r2, #28
 8003dea:	4013      	ands	r3, r2
 8003dec:	2208      	movs	r2, #8
 8003dee:	409a      	lsls	r2, r3
 8003df0:	0013      	movs	r3, r2
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4013      	ands	r3, r2
 8003df6:	d02b      	beq.n	8003e50 <HAL_DMA_IRQHandler+0x158>
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2208      	movs	r2, #8
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d027      	beq.n	8003e50 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	210e      	movs	r1, #14
 8003e0c:	438a      	bics	r2, r1
 8003e0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003e10:	4b11      	ldr	r3, [pc, #68]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003e12:	6859      	ldr	r1, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e18:	221c      	movs	r2, #28
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	4b0d      	ldr	r3, [pc, #52]	@ (8003e58 <HAL_DMA_IRQHandler+0x160>)
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2225      	movs	r2, #37	@ 0x25
 8003e30:	2101      	movs	r1, #1
 8003e32:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2224      	movs	r2, #36	@ 0x24
 8003e38:	2100      	movs	r1, #0
 8003e3a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	0010      	movs	r0, r2
 8003e4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	46c0      	nop			@ (mov r8, r8)
}
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b004      	add	sp, #16
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40020000 	.word	0x40020000

08003e5c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003e72:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d004      	beq.n	8003e86 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003e84:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003e86:	4b14      	ldr	r3, [pc, #80]	@ (8003ed8 <DMA_SetConfig+0x7c>)
 8003e88:	6859      	ldr	r1, [r3, #4]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	221c      	movs	r2, #28
 8003e90:	4013      	ands	r3, r2
 8003e92:	2201      	movs	r2, #1
 8003e94:	409a      	lsls	r2, r3
 8003e96:	4b10      	ldr	r3, [pc, #64]	@ (8003ed8 <DMA_SetConfig+0x7c>)
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b10      	cmp	r3, #16
 8003eaa:	d108      	bne.n	8003ebe <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68ba      	ldr	r2, [r7, #8]
 8003eba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ebc:	e007      	b.n	8003ece <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	60da      	str	r2, [r3, #12]
}
 8003ece:	46c0      	nop			@ (mov r8, r8)
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b004      	add	sp, #16
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	46c0      	nop			@ (mov r8, r8)
 8003ed8:	40020000 	.word	0x40020000

08003edc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	089b      	lsrs	r3, r3, #2
 8003eea:	4a10      	ldr	r2, [pc, #64]	@ (8003f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003eec:	4694      	mov	ip, r2
 8003eee:	4463      	add	r3, ip
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	001a      	movs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	001a      	movs	r2, r3
 8003efe:	23ff      	movs	r3, #255	@ 0xff
 8003f00:	4013      	ands	r3, r2
 8003f02:	3b08      	subs	r3, #8
 8003f04:	2114      	movs	r1, #20
 8003f06:	0018      	movs	r0, r3
 8003f08:	f7fc f8fc 	bl	8000104 <__udivsi3>
 8003f0c:	0003      	movs	r3, r0
 8003f0e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a07      	ldr	r2, [pc, #28]	@ (8003f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003f14:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	221f      	movs	r2, #31
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	409a      	lsls	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003f24:	46c0      	nop			@ (mov r8, r8)
 8003f26:	46bd      	mov	sp, r7
 8003f28:	b004      	add	sp, #16
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	10008200 	.word	0x10008200
 8003f30:	40020880 	.word	0x40020880

08003f34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	223f      	movs	r2, #63	@ 0x3f
 8003f42:	4013      	ands	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	4a0a      	ldr	r2, [pc, #40]	@ (8003f74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f4a:	4694      	mov	ip, r2
 8003f4c:	4463      	add	r3, ip
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	001a      	movs	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a07      	ldr	r2, [pc, #28]	@ (8003f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	2203      	movs	r2, #3
 8003f62:	4013      	ands	r3, r2
 8003f64:	2201      	movs	r2, #1
 8003f66:	409a      	lsls	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003f6c:	46c0      	nop			@ (mov r8, r8)
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	b004      	add	sp, #16
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	1000823f 	.word	0x1000823f
 8003f78:	40020940 	.word	0x40020940

08003f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f8a:	e147      	b.n	800421c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2101      	movs	r1, #1
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	4091      	lsls	r1, r2
 8003f96:	000a      	movs	r2, r1
 8003f98:	4013      	ands	r3, r2
 8003f9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d100      	bne.n	8003fa4 <HAL_GPIO_Init+0x28>
 8003fa2:	e138      	b.n	8004216 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2203      	movs	r2, #3
 8003faa:	4013      	ands	r3, r2
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d005      	beq.n	8003fbc <HAL_GPIO_Init+0x40>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2203      	movs	r2, #3
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d130      	bne.n	800401e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	2203      	movs	r2, #3
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	0013      	movs	r3, r2
 8003fcc:	43da      	mvns	r2, r3
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	409a      	lsls	r2, r3
 8003fde:	0013      	movs	r3, r2
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	409a      	lsls	r2, r3
 8003ff8:	0013      	movs	r3, r2
 8003ffa:	43da      	mvns	r2, r3
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	4013      	ands	r3, r2
 8004000:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	091b      	lsrs	r3, r3, #4
 8004008:	2201      	movs	r2, #1
 800400a:	401a      	ands	r2, r3
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	409a      	lsls	r2, r3
 8004010:	0013      	movs	r3, r2
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2203      	movs	r2, #3
 8004024:	4013      	ands	r3, r2
 8004026:	2b03      	cmp	r3, #3
 8004028:	d017      	beq.n	800405a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	2203      	movs	r2, #3
 8004036:	409a      	lsls	r2, r3
 8004038:	0013      	movs	r3, r2
 800403a:	43da      	mvns	r2, r3
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	4013      	ands	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	409a      	lsls	r2, r3
 800404c:	0013      	movs	r3, r2
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2203      	movs	r2, #3
 8004060:	4013      	ands	r3, r2
 8004062:	2b02      	cmp	r3, #2
 8004064:	d123      	bne.n	80040ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	08da      	lsrs	r2, r3, #3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3208      	adds	r2, #8
 800406e:	0092      	lsls	r2, r2, #2
 8004070:	58d3      	ldr	r3, [r2, r3]
 8004072:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2207      	movs	r2, #7
 8004078:	4013      	ands	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	220f      	movs	r2, #15
 800407e:	409a      	lsls	r2, r3
 8004080:	0013      	movs	r3, r2
 8004082:	43da      	mvns	r2, r3
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	4013      	ands	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	2107      	movs	r1, #7
 8004092:	400b      	ands	r3, r1
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	409a      	lsls	r2, r3
 8004098:	0013      	movs	r3, r2
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	08da      	lsrs	r2, r3, #3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3208      	adds	r2, #8
 80040a8:	0092      	lsls	r2, r2, #2
 80040aa:	6939      	ldr	r1, [r7, #16]
 80040ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	2203      	movs	r2, #3
 80040ba:	409a      	lsls	r2, r3
 80040bc:	0013      	movs	r3, r2
 80040be:	43da      	mvns	r2, r3
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4013      	ands	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2203      	movs	r2, #3
 80040cc:	401a      	ands	r2, r3
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	409a      	lsls	r2, r3
 80040d4:	0013      	movs	r3, r2
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	23c0      	movs	r3, #192	@ 0xc0
 80040e8:	029b      	lsls	r3, r3, #10
 80040ea:	4013      	ands	r3, r2
 80040ec:	d100      	bne.n	80040f0 <HAL_GPIO_Init+0x174>
 80040ee:	e092      	b.n	8004216 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80040f0:	4a50      	ldr	r2, [pc, #320]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	089b      	lsrs	r3, r3, #2
 80040f6:	3318      	adds	r3, #24
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	589b      	ldr	r3, [r3, r2]
 80040fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2203      	movs	r2, #3
 8004102:	4013      	ands	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	220f      	movs	r2, #15
 8004108:	409a      	lsls	r2, r3
 800410a:	0013      	movs	r3, r2
 800410c:	43da      	mvns	r2, r3
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4013      	ands	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	23a0      	movs	r3, #160	@ 0xa0
 8004118:	05db      	lsls	r3, r3, #23
 800411a:	429a      	cmp	r2, r3
 800411c:	d013      	beq.n	8004146 <HAL_GPIO_Init+0x1ca>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a45      	ldr	r2, [pc, #276]	@ (8004238 <HAL_GPIO_Init+0x2bc>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d00d      	beq.n	8004142 <HAL_GPIO_Init+0x1c6>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a44      	ldr	r2, [pc, #272]	@ (800423c <HAL_GPIO_Init+0x2c0>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d007      	beq.n	800413e <HAL_GPIO_Init+0x1c2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a43      	ldr	r2, [pc, #268]	@ (8004240 <HAL_GPIO_Init+0x2c4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d101      	bne.n	800413a <HAL_GPIO_Init+0x1be>
 8004136:	2303      	movs	r3, #3
 8004138:	e006      	b.n	8004148 <HAL_GPIO_Init+0x1cc>
 800413a:	2305      	movs	r3, #5
 800413c:	e004      	b.n	8004148 <HAL_GPIO_Init+0x1cc>
 800413e:	2302      	movs	r3, #2
 8004140:	e002      	b.n	8004148 <HAL_GPIO_Init+0x1cc>
 8004142:	2301      	movs	r3, #1
 8004144:	e000      	b.n	8004148 <HAL_GPIO_Init+0x1cc>
 8004146:	2300      	movs	r3, #0
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	2103      	movs	r1, #3
 800414c:	400a      	ands	r2, r1
 800414e:	00d2      	lsls	r2, r2, #3
 8004150:	4093      	lsls	r3, r2
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	4313      	orrs	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004158:	4936      	ldr	r1, [pc, #216]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	089b      	lsrs	r3, r3, #2
 800415e:	3318      	adds	r3, #24
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004166:	4b33      	ldr	r3, [pc, #204]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	43da      	mvns	r2, r3
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	4013      	ands	r3, r2
 8004174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	2380      	movs	r3, #128	@ 0x80
 800417c:	035b      	lsls	r3, r3, #13
 800417e:	4013      	ands	r3, r2
 8004180:	d003      	beq.n	800418a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004182:	693a      	ldr	r2, [r7, #16]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800418a:	4b2a      	ldr	r3, [pc, #168]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004190:	4b28      	ldr	r3, [pc, #160]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	43da      	mvns	r2, r3
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	4013      	ands	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	2380      	movs	r3, #128	@ 0x80
 80041a6:	039b      	lsls	r3, r3, #14
 80041a8:	4013      	ands	r3, r2
 80041aa:	d003      	beq.n	80041b4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80041ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 80041bc:	2384      	movs	r3, #132	@ 0x84
 80041be:	58d3      	ldr	r3, [r2, r3]
 80041c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	43da      	mvns	r2, r3
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	2380      	movs	r3, #128	@ 0x80
 80041d2:	029b      	lsls	r3, r3, #10
 80041d4:	4013      	ands	r3, r2
 80041d6:	d003      	beq.n	80041e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041e0:	4914      	ldr	r1, [pc, #80]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 80041e2:	2284      	movs	r2, #132	@ 0x84
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80041e8:	4a12      	ldr	r2, [pc, #72]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 80041ea:	2380      	movs	r3, #128	@ 0x80
 80041ec:	58d3      	ldr	r3, [r2, r3]
 80041ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	43da      	mvns	r2, r3
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	4013      	ands	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	2380      	movs	r3, #128	@ 0x80
 8004200:	025b      	lsls	r3, r3, #9
 8004202:	4013      	ands	r3, r2
 8004204:	d003      	beq.n	800420e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800420e:	4909      	ldr	r1, [pc, #36]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 8004210:	2280      	movs	r2, #128	@ 0x80
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	3301      	adds	r3, #1
 800421a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	40da      	lsrs	r2, r3
 8004224:	1e13      	subs	r3, r2, #0
 8004226:	d000      	beq.n	800422a <HAL_GPIO_Init+0x2ae>
 8004228:	e6b0      	b.n	8003f8c <HAL_GPIO_Init+0x10>
  }
}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	46c0      	nop			@ (mov r8, r8)
 800422e:	46bd      	mov	sp, r7
 8004230:	b006      	add	sp, #24
 8004232:	bd80      	pop	{r7, pc}
 8004234:	40021800 	.word	0x40021800
 8004238:	50000400 	.word	0x50000400
 800423c:	50000800 	.word	0x50000800
 8004240:	50000c00 	.word	0x50000c00

08004244 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	000a      	movs	r2, r1
 800424e:	1cbb      	adds	r3, r7, #2
 8004250:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	1cba      	adds	r2, r7, #2
 8004258:	8812      	ldrh	r2, [r2, #0]
 800425a:	4013      	ands	r3, r2
 800425c:	d004      	beq.n	8004268 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800425e:	230f      	movs	r3, #15
 8004260:	18fb      	adds	r3, r7, r3
 8004262:	2201      	movs	r2, #1
 8004264:	701a      	strb	r2, [r3, #0]
 8004266:	e003      	b.n	8004270 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004268:	230f      	movs	r3, #15
 800426a:	18fb      	adds	r3, r7, r3
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004270:	230f      	movs	r3, #15
 8004272:	18fb      	adds	r3, r7, r3
 8004274:	781b      	ldrb	r3, [r3, #0]
}
 8004276:	0018      	movs	r0, r3
 8004278:	46bd      	mov	sp, r7
 800427a:	b004      	add	sp, #16
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b082      	sub	sp, #8
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
 8004286:	0008      	movs	r0, r1
 8004288:	0011      	movs	r1, r2
 800428a:	1cbb      	adds	r3, r7, #2
 800428c:	1c02      	adds	r2, r0, #0
 800428e:	801a      	strh	r2, [r3, #0]
 8004290:	1c7b      	adds	r3, r7, #1
 8004292:	1c0a      	adds	r2, r1, #0
 8004294:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004296:	1c7b      	adds	r3, r7, #1
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d004      	beq.n	80042a8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800429e:	1cbb      	adds	r3, r7, #2
 80042a0:	881a      	ldrh	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042a6:	e003      	b.n	80042b0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042a8:	1cbb      	adds	r3, r7, #2
 80042aa:	881a      	ldrh	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80042b0:	46c0      	nop			@ (mov r8, r8)
 80042b2:	46bd      	mov	sp, r7
 80042b4:	b002      	add	sp, #8
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	000a      	movs	r2, r1
 80042c2:	1cbb      	adds	r3, r7, #2
 80042c4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042cc:	1cbb      	adds	r3, r7, #2
 80042ce:	881b      	ldrh	r3, [r3, #0]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	4013      	ands	r3, r2
 80042d4:	041a      	lsls	r2, r3, #16
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	43db      	mvns	r3, r3
 80042da:	1cb9      	adds	r1, r7, #2
 80042dc:	8809      	ldrh	r1, [r1, #0]
 80042de:	400b      	ands	r3, r1
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	619a      	str	r2, [r3, #24]
}
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b004      	add	sp, #16
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	0002      	movs	r2, r0
 80042f8:	1dbb      	adds	r3, r7, #6
 80042fa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80042fc:	4b10      	ldr	r3, [pc, #64]	@ (8004340 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	1dba      	adds	r2, r7, #6
 8004302:	8812      	ldrh	r2, [r2, #0]
 8004304:	4013      	ands	r3, r2
 8004306:	d008      	beq.n	800431a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004308:	4b0d      	ldr	r3, [pc, #52]	@ (8004340 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800430a:	1dba      	adds	r2, r7, #6
 800430c:	8812      	ldrh	r2, [r2, #0]
 800430e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004310:	1dbb      	adds	r3, r7, #6
 8004312:	881b      	ldrh	r3, [r3, #0]
 8004314:	0018      	movs	r0, r3
 8004316:	f7fe f889 	bl	800242c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800431a:	4b09      	ldr	r3, [pc, #36]	@ (8004340 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	1dba      	adds	r2, r7, #6
 8004320:	8812      	ldrh	r2, [r2, #0]
 8004322:	4013      	ands	r3, r2
 8004324:	d008      	beq.n	8004338 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004326:	4b06      	ldr	r3, [pc, #24]	@ (8004340 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004328:	1dba      	adds	r2, r7, #6
 800432a:	8812      	ldrh	r2, [r2, #0]
 800432c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800432e:	1dbb      	adds	r3, r7, #6
 8004330:	881b      	ldrh	r3, [r3, #0]
 8004332:	0018      	movs	r0, r3
 8004334:	f7fe f826 	bl	8002384 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004338:	46c0      	nop			@ (mov r8, r8)
 800433a:	46bd      	mov	sp, r7
 800433c:	b002      	add	sp, #8
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40021800 	.word	0x40021800

08004344 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e08f      	b.n	8004476 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2241      	movs	r2, #65	@ 0x41
 800435a:	5c9b      	ldrb	r3, [r3, r2]
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d107      	bne.n	8004372 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2240      	movs	r2, #64	@ 0x40
 8004366:	2100      	movs	r1, #0
 8004368:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	0018      	movs	r0, r3
 800436e:	f7fe fe93 	bl	8003098 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2241      	movs	r2, #65	@ 0x41
 8004376:	2124      	movs	r1, #36	@ 0x24
 8004378:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2101      	movs	r1, #1
 8004386:	438a      	bics	r2, r1
 8004388:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	493b      	ldr	r1, [pc, #236]	@ (8004480 <HAL_I2C_Init+0x13c>)
 8004394:	400a      	ands	r2, r1
 8004396:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4938      	ldr	r1, [pc, #224]	@ (8004484 <HAL_I2C_Init+0x140>)
 80043a4:	400a      	ands	r2, r1
 80043a6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d108      	bne.n	80043c2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2180      	movs	r1, #128	@ 0x80
 80043ba:	0209      	lsls	r1, r1, #8
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
 80043c0:	e007      	b.n	80043d2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2184      	movs	r1, #132	@ 0x84
 80043cc:	0209      	lsls	r1, r1, #8
 80043ce:	430a      	orrs	r2, r1
 80043d0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d109      	bne.n	80043ee <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2180      	movs	r1, #128	@ 0x80
 80043e6:	0109      	lsls	r1, r1, #4
 80043e8:	430a      	orrs	r2, r1
 80043ea:	605a      	str	r2, [r3, #4]
 80043ec:	e007      	b.n	80043fe <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4923      	ldr	r1, [pc, #140]	@ (8004488 <HAL_I2C_Init+0x144>)
 80043fa:	400a      	ands	r2, r1
 80043fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4920      	ldr	r1, [pc, #128]	@ (800448c <HAL_I2C_Init+0x148>)
 800440a:	430a      	orrs	r2, r1
 800440c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68da      	ldr	r2, [r3, #12]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	491a      	ldr	r1, [pc, #104]	@ (8004484 <HAL_I2C_Init+0x140>)
 800441a:	400a      	ands	r2, r1
 800441c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	691a      	ldr	r2, [r3, #16]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	431a      	orrs	r2, r3
 8004428:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	69d9      	ldr	r1, [r3, #28]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a1a      	ldr	r2, [r3, #32]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2101      	movs	r1, #1
 8004454:	430a      	orrs	r2, r1
 8004456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2241      	movs	r2, #65	@ 0x41
 8004462:	2120      	movs	r1, #32
 8004464:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2242      	movs	r2, #66	@ 0x42
 8004470:	2100      	movs	r1, #0
 8004472:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	0018      	movs	r0, r3
 8004478:	46bd      	mov	sp, r7
 800447a:	b002      	add	sp, #8
 800447c:	bd80      	pop	{r7, pc}
 800447e:	46c0      	nop			@ (mov r8, r8)
 8004480:	f0ffffff 	.word	0xf0ffffff
 8004484:	ffff7fff 	.word	0xffff7fff
 8004488:	fffff7ff 	.word	0xfffff7ff
 800448c:	02008000 	.word	0x02008000

08004490 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004490:	b590      	push	{r4, r7, lr}
 8004492:	b089      	sub	sp, #36	@ 0x24
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	0008      	movs	r0, r1
 800449a:	607a      	str	r2, [r7, #4]
 800449c:	0019      	movs	r1, r3
 800449e:	230a      	movs	r3, #10
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	1c02      	adds	r2, r0, #0
 80044a4:	801a      	strh	r2, [r3, #0]
 80044a6:	2308      	movs	r3, #8
 80044a8:	18fb      	adds	r3, r7, r3
 80044aa:	1c0a      	adds	r2, r1, #0
 80044ac:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2241      	movs	r2, #65	@ 0x41
 80044b2:	5c9b      	ldrb	r3, [r3, r2]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b20      	cmp	r3, #32
 80044b8:	d000      	beq.n	80044bc <HAL_I2C_Master_Transmit+0x2c>
 80044ba:	e10a      	b.n	80046d2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2240      	movs	r2, #64	@ 0x40
 80044c0:	5c9b      	ldrb	r3, [r3, r2]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d101      	bne.n	80044ca <HAL_I2C_Master_Transmit+0x3a>
 80044c6:	2302      	movs	r3, #2
 80044c8:	e104      	b.n	80046d4 <HAL_I2C_Master_Transmit+0x244>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2240      	movs	r2, #64	@ 0x40
 80044ce:	2101      	movs	r1, #1
 80044d0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044d2:	f7ff f9b7 	bl	8003844 <HAL_GetTick>
 80044d6:	0003      	movs	r3, r0
 80044d8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044da:	2380      	movs	r3, #128	@ 0x80
 80044dc:	0219      	lsls	r1, r3, #8
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	2319      	movs	r3, #25
 80044e6:	2201      	movs	r2, #1
 80044e8:	f000 fa26 	bl	8004938 <I2C_WaitOnFlagUntilTimeout>
 80044ec:	1e03      	subs	r3, r0, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e0ef      	b.n	80046d4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2241      	movs	r2, #65	@ 0x41
 80044f8:	2121      	movs	r1, #33	@ 0x21
 80044fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2242      	movs	r2, #66	@ 0x42
 8004500:	2110      	movs	r1, #16
 8004502:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2208      	movs	r2, #8
 8004514:	18ba      	adds	r2, r7, r2
 8004516:	8812      	ldrh	r2, [r2, #0]
 8004518:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004524:	b29b      	uxth	r3, r3
 8004526:	2bff      	cmp	r3, #255	@ 0xff
 8004528:	d906      	bls.n	8004538 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	22ff      	movs	r2, #255	@ 0xff
 800452e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004530:	2380      	movs	r3, #128	@ 0x80
 8004532:	045b      	lsls	r3, r3, #17
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	e007      	b.n	8004548 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29a      	uxth	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004542:	2380      	movs	r3, #128	@ 0x80
 8004544:	049b      	lsls	r3, r3, #18
 8004546:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454c:	2b00      	cmp	r3, #0
 800454e:	d027      	beq.n	80045a0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	781a      	ldrb	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800456a:	b29b      	uxth	r3, r3
 800456c:	3b01      	subs	r3, #1
 800456e:	b29a      	uxth	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004584:	b2db      	uxtb	r3, r3
 8004586:	3301      	adds	r3, #1
 8004588:	b2da      	uxtb	r2, r3
 800458a:	697c      	ldr	r4, [r7, #20]
 800458c:	230a      	movs	r3, #10
 800458e:	18fb      	adds	r3, r7, r3
 8004590:	8819      	ldrh	r1, [r3, #0]
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	4b51      	ldr	r3, [pc, #324]	@ (80046dc <HAL_I2C_Master_Transmit+0x24c>)
 8004596:	9300      	str	r3, [sp, #0]
 8004598:	0023      	movs	r3, r4
 800459a:	f000 fc45 	bl	8004e28 <I2C_TransferConfig>
 800459e:	e06f      	b.n	8004680 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	697c      	ldr	r4, [r7, #20]
 80045a8:	230a      	movs	r3, #10
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	8819      	ldrh	r1, [r3, #0]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	4b4a      	ldr	r3, [pc, #296]	@ (80046dc <HAL_I2C_Master_Transmit+0x24c>)
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	0023      	movs	r3, r4
 80045b6:	f000 fc37 	bl	8004e28 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80045ba:	e061      	b.n	8004680 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	0018      	movs	r0, r3
 80045c4:	f000 fa10 	bl	80049e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80045c8:	1e03      	subs	r3, r0, #0
 80045ca:	d001      	beq.n	80045d0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e081      	b.n	80046d4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	781a      	ldrb	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	1c5a      	adds	r2, r3, #1
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d03a      	beq.n	8004680 <HAL_I2C_Master_Transmit+0x1f0>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800460e:	2b00      	cmp	r3, #0
 8004610:	d136      	bne.n	8004680 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004612:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	9300      	str	r3, [sp, #0]
 800461a:	0013      	movs	r3, r2
 800461c:	2200      	movs	r2, #0
 800461e:	2180      	movs	r1, #128	@ 0x80
 8004620:	f000 f98a 	bl	8004938 <I2C_WaitOnFlagUntilTimeout>
 8004624:	1e03      	subs	r3, r0, #0
 8004626:	d001      	beq.n	800462c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e053      	b.n	80046d4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	2bff      	cmp	r3, #255	@ 0xff
 8004634:	d911      	bls.n	800465a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	22ff      	movs	r2, #255	@ 0xff
 800463a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004640:	b2da      	uxtb	r2, r3
 8004642:	2380      	movs	r3, #128	@ 0x80
 8004644:	045c      	lsls	r4, r3, #17
 8004646:	230a      	movs	r3, #10
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	8819      	ldrh	r1, [r3, #0]
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	2300      	movs	r3, #0
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	0023      	movs	r3, r4
 8004654:	f000 fbe8 	bl	8004e28 <I2C_TransferConfig>
 8004658:	e012      	b.n	8004680 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004668:	b2da      	uxtb	r2, r3
 800466a:	2380      	movs	r3, #128	@ 0x80
 800466c:	049c      	lsls	r4, r3, #18
 800466e:	230a      	movs	r3, #10
 8004670:	18fb      	adds	r3, r7, r3
 8004672:	8819      	ldrh	r1, [r3, #0]
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	2300      	movs	r3, #0
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	0023      	movs	r3, r4
 800467c:	f000 fbd4 	bl	8004e28 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d198      	bne.n	80045bc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	0018      	movs	r0, r3
 8004692:	f000 f9ef 	bl	8004a74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004696:	1e03      	subs	r3, r0, #0
 8004698:	d001      	beq.n	800469e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e01a      	b.n	80046d4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2220      	movs	r2, #32
 80046a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	490b      	ldr	r1, [pc, #44]	@ (80046e0 <HAL_I2C_Master_Transmit+0x250>)
 80046b2:	400a      	ands	r2, r1
 80046b4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2241      	movs	r2, #65	@ 0x41
 80046ba:	2120      	movs	r1, #32
 80046bc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2242      	movs	r2, #66	@ 0x42
 80046c2:	2100      	movs	r1, #0
 80046c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2240      	movs	r2, #64	@ 0x40
 80046ca:	2100      	movs	r1, #0
 80046cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	e000      	b.n	80046d4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80046d2:	2302      	movs	r3, #2
  }
}
 80046d4:	0018      	movs	r0, r3
 80046d6:	46bd      	mov	sp, r7
 80046d8:	b007      	add	sp, #28
 80046da:	bd90      	pop	{r4, r7, pc}
 80046dc:	80002000 	.word	0x80002000
 80046e0:	fe00e800 	.word	0xfe00e800

080046e4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80046e4:	b590      	push	{r4, r7, lr}
 80046e6:	b089      	sub	sp, #36	@ 0x24
 80046e8:	af02      	add	r7, sp, #8
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	0008      	movs	r0, r1
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	0019      	movs	r1, r3
 80046f2:	230a      	movs	r3, #10
 80046f4:	18fb      	adds	r3, r7, r3
 80046f6:	1c02      	adds	r2, r0, #0
 80046f8:	801a      	strh	r2, [r3, #0]
 80046fa:	2308      	movs	r3, #8
 80046fc:	18fb      	adds	r3, r7, r3
 80046fe:	1c0a      	adds	r2, r1, #0
 8004700:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2241      	movs	r2, #65	@ 0x41
 8004706:	5c9b      	ldrb	r3, [r3, r2]
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b20      	cmp	r3, #32
 800470c:	d000      	beq.n	8004710 <HAL_I2C_Master_Receive+0x2c>
 800470e:	e0e8      	b.n	80048e2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2240      	movs	r2, #64	@ 0x40
 8004714:	5c9b      	ldrb	r3, [r3, r2]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d101      	bne.n	800471e <HAL_I2C_Master_Receive+0x3a>
 800471a:	2302      	movs	r3, #2
 800471c:	e0e2      	b.n	80048e4 <HAL_I2C_Master_Receive+0x200>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2240      	movs	r2, #64	@ 0x40
 8004722:	2101      	movs	r1, #1
 8004724:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004726:	f7ff f88d 	bl	8003844 <HAL_GetTick>
 800472a:	0003      	movs	r3, r0
 800472c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800472e:	2380      	movs	r3, #128	@ 0x80
 8004730:	0219      	lsls	r1, r3, #8
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	2319      	movs	r3, #25
 800473a:	2201      	movs	r2, #1
 800473c:	f000 f8fc 	bl	8004938 <I2C_WaitOnFlagUntilTimeout>
 8004740:	1e03      	subs	r3, r0, #0
 8004742:	d001      	beq.n	8004748 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e0cd      	b.n	80048e4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2241      	movs	r2, #65	@ 0x41
 800474c:	2122      	movs	r1, #34	@ 0x22
 800474e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2242      	movs	r2, #66	@ 0x42
 8004754:	2110      	movs	r1, #16
 8004756:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2208      	movs	r2, #8
 8004768:	18ba      	adds	r2, r7, r2
 800476a:	8812      	ldrh	r2, [r2, #0]
 800476c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004778:	b29b      	uxth	r3, r3
 800477a:	2bff      	cmp	r3, #255	@ 0xff
 800477c:	d911      	bls.n	80047a2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	22ff      	movs	r2, #255	@ 0xff
 8004782:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004788:	b2da      	uxtb	r2, r3
 800478a:	2380      	movs	r3, #128	@ 0x80
 800478c:	045c      	lsls	r4, r3, #17
 800478e:	230a      	movs	r3, #10
 8004790:	18fb      	adds	r3, r7, r3
 8004792:	8819      	ldrh	r1, [r3, #0]
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	4b55      	ldr	r3, [pc, #340]	@ (80048ec <HAL_I2C_Master_Receive+0x208>)
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	0023      	movs	r3, r4
 800479c:	f000 fb44 	bl	8004e28 <I2C_TransferConfig>
 80047a0:	e076      	b.n	8004890 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b0:	b2da      	uxtb	r2, r3
 80047b2:	2380      	movs	r3, #128	@ 0x80
 80047b4:	049c      	lsls	r4, r3, #18
 80047b6:	230a      	movs	r3, #10
 80047b8:	18fb      	adds	r3, r7, r3
 80047ba:	8819      	ldrh	r1, [r3, #0]
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	4b4b      	ldr	r3, [pc, #300]	@ (80048ec <HAL_I2C_Master_Receive+0x208>)
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	0023      	movs	r3, r4
 80047c4:	f000 fb30 	bl	8004e28 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80047c8:	e062      	b.n	8004890 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	0018      	movs	r0, r3
 80047d2:	f000 f993 	bl	8004afc <I2C_WaitOnRXNEFlagUntilTimeout>
 80047d6:	1e03      	subs	r3, r0, #0
 80047d8:	d001      	beq.n	80047de <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e082      	b.n	80048e4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	b2d2      	uxtb	r2, r2
 80047ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f0:	1c5a      	adds	r2, r3, #1
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004806:	b29b      	uxth	r3, r3
 8004808:	3b01      	subs	r3, #1
 800480a:	b29a      	uxth	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004814:	b29b      	uxth	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d03a      	beq.n	8004890 <HAL_I2C_Master_Receive+0x1ac>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800481e:	2b00      	cmp	r3, #0
 8004820:	d136      	bne.n	8004890 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004822:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	0013      	movs	r3, r2
 800482c:	2200      	movs	r2, #0
 800482e:	2180      	movs	r1, #128	@ 0x80
 8004830:	f000 f882 	bl	8004938 <I2C_WaitOnFlagUntilTimeout>
 8004834:	1e03      	subs	r3, r0, #0
 8004836:	d001      	beq.n	800483c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e053      	b.n	80048e4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004840:	b29b      	uxth	r3, r3
 8004842:	2bff      	cmp	r3, #255	@ 0xff
 8004844:	d911      	bls.n	800486a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	22ff      	movs	r2, #255	@ 0xff
 800484a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004850:	b2da      	uxtb	r2, r3
 8004852:	2380      	movs	r3, #128	@ 0x80
 8004854:	045c      	lsls	r4, r3, #17
 8004856:	230a      	movs	r3, #10
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	8819      	ldrh	r1, [r3, #0]
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	2300      	movs	r3, #0
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	0023      	movs	r3, r4
 8004864:	f000 fae0 	bl	8004e28 <I2C_TransferConfig>
 8004868:	e012      	b.n	8004890 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800486e:	b29a      	uxth	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004878:	b2da      	uxtb	r2, r3
 800487a:	2380      	movs	r3, #128	@ 0x80
 800487c:	049c      	lsls	r4, r3, #18
 800487e:	230a      	movs	r3, #10
 8004880:	18fb      	adds	r3, r7, r3
 8004882:	8819      	ldrh	r1, [r3, #0]
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	2300      	movs	r3, #0
 8004888:	9300      	str	r3, [sp, #0]
 800488a:	0023      	movs	r3, r4
 800488c:	f000 facc 	bl	8004e28 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004894:	b29b      	uxth	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d197      	bne.n	80047ca <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	0018      	movs	r0, r3
 80048a2:	f000 f8e7 	bl	8004a74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048a6:	1e03      	subs	r3, r0, #0
 80048a8:	d001      	beq.n	80048ae <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e01a      	b.n	80048e4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2220      	movs	r2, #32
 80048b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	490b      	ldr	r1, [pc, #44]	@ (80048f0 <HAL_I2C_Master_Receive+0x20c>)
 80048c2:	400a      	ands	r2, r1
 80048c4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2241      	movs	r2, #65	@ 0x41
 80048ca:	2120      	movs	r1, #32
 80048cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2242      	movs	r2, #66	@ 0x42
 80048d2:	2100      	movs	r1, #0
 80048d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2240      	movs	r2, #64	@ 0x40
 80048da:	2100      	movs	r1, #0
 80048dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80048de:	2300      	movs	r3, #0
 80048e0:	e000      	b.n	80048e4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80048e2:	2302      	movs	r3, #2
  }
}
 80048e4:	0018      	movs	r0, r3
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b007      	add	sp, #28
 80048ea:	bd90      	pop	{r4, r7, pc}
 80048ec:	80002400 	.word	0x80002400
 80048f0:	fe00e800 	.word	0xfe00e800

080048f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	2202      	movs	r2, #2
 8004904:	4013      	ands	r3, r2
 8004906:	2b02      	cmp	r3, #2
 8004908:	d103      	bne.n	8004912 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2200      	movs	r2, #0
 8004910:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	2201      	movs	r2, #1
 800491a:	4013      	ands	r3, r2
 800491c:	2b01      	cmp	r3, #1
 800491e:	d007      	beq.n	8004930 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699a      	ldr	r2, [r3, #24]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2101      	movs	r1, #1
 800492c:	430a      	orrs	r2, r1
 800492e:	619a      	str	r2, [r3, #24]
  }
}
 8004930:	46c0      	nop			@ (mov r8, r8)
 8004932:	46bd      	mov	sp, r7
 8004934:	b002      	add	sp, #8
 8004936:	bd80      	pop	{r7, pc}

08004938 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	603b      	str	r3, [r7, #0]
 8004944:	1dfb      	adds	r3, r7, #7
 8004946:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004948:	e03a      	b.n	80049c0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	6839      	ldr	r1, [r7, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	0018      	movs	r0, r3
 8004952:	f000 f971 	bl	8004c38 <I2C_IsErrorOccurred>
 8004956:	1e03      	subs	r3, r0, #0
 8004958:	d001      	beq.n	800495e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e040      	b.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	3301      	adds	r3, #1
 8004962:	d02d      	beq.n	80049c0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004964:	f7fe ff6e 	bl	8003844 <HAL_GetTick>
 8004968:	0002      	movs	r2, r0
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d302      	bcc.n	800497a <I2C_WaitOnFlagUntilTimeout+0x42>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d122      	bne.n	80049c0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	4013      	ands	r3, r2
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	425a      	negs	r2, r3
 800498a:	4153      	adcs	r3, r2
 800498c:	b2db      	uxtb	r3, r3
 800498e:	001a      	movs	r2, r3
 8004990:	1dfb      	adds	r3, r7, #7
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	429a      	cmp	r2, r3
 8004996:	d113      	bne.n	80049c0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499c:	2220      	movs	r2, #32
 800499e:	431a      	orrs	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2241      	movs	r2, #65	@ 0x41
 80049a8:	2120      	movs	r1, #32
 80049aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2242      	movs	r2, #66	@ 0x42
 80049b0:	2100      	movs	r1, #0
 80049b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2240      	movs	r2, #64	@ 0x40
 80049b8:	2100      	movs	r1, #0
 80049ba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e00f      	b.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	4013      	ands	r3, r2
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	425a      	negs	r2, r3
 80049d0:	4153      	adcs	r3, r2
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	001a      	movs	r2, r3
 80049d6:	1dfb      	adds	r3, r7, #7
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d0b5      	beq.n	800494a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	0018      	movs	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b004      	add	sp, #16
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049f4:	e032      	b.n	8004a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	68b9      	ldr	r1, [r7, #8]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	0018      	movs	r0, r3
 80049fe:	f000 f91b 	bl	8004c38 <I2C_IsErrorOccurred>
 8004a02:	1e03      	subs	r3, r0, #0
 8004a04:	d001      	beq.n	8004a0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e030      	b.n	8004a6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	d025      	beq.n	8004a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a10:	f7fe ff18 	bl	8003844 <HAL_GetTick>
 8004a14:	0002      	movs	r2, r0
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d302      	bcc.n	8004a26 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d11a      	bne.n	8004a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	2202      	movs	r2, #2
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d013      	beq.n	8004a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a38:	2220      	movs	r2, #32
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2241      	movs	r2, #65	@ 0x41
 8004a44:	2120      	movs	r1, #32
 8004a46:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2242      	movs	r2, #66	@ 0x42
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2240      	movs	r2, #64	@ 0x40
 8004a54:	2100      	movs	r1, #0
 8004a56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e007      	b.n	8004a6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	2202      	movs	r2, #2
 8004a64:	4013      	ands	r3, r2
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d1c5      	bne.n	80049f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	0018      	movs	r0, r3
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	b004      	add	sp, #16
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a80:	e02f      	b.n	8004ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	68b9      	ldr	r1, [r7, #8]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f000 f8d5 	bl	8004c38 <I2C_IsErrorOccurred>
 8004a8e:	1e03      	subs	r3, r0, #0
 8004a90:	d001      	beq.n	8004a96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e02d      	b.n	8004af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a96:	f7fe fed5 	bl	8003844 <HAL_GetTick>
 8004a9a:	0002      	movs	r2, r0
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d302      	bcc.n	8004aac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d11a      	bne.n	8004ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	2b20      	cmp	r3, #32
 8004ab8:	d013      	beq.n	8004ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	2220      	movs	r2, #32
 8004ac0:	431a      	orrs	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2241      	movs	r2, #65	@ 0x41
 8004aca:	2120      	movs	r1, #32
 8004acc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2242      	movs	r2, #66	@ 0x42
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2240      	movs	r2, #64	@ 0x40
 8004ada:	2100      	movs	r1, #0
 8004adc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e007      	b.n	8004af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	4013      	ands	r3, r2
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d1c8      	bne.n	8004a82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	0018      	movs	r0, r3
 8004af4:	46bd      	mov	sp, r7
 8004af6:	b004      	add	sp, #16
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b08:	2317      	movs	r3, #23
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004b10:	e07b      	b.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	68b9      	ldr	r1, [r7, #8]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f000 f88d 	bl	8004c38 <I2C_IsErrorOccurred>
 8004b1e:	1e03      	subs	r3, r0, #0
 8004b20:	d003      	beq.n	8004b2a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004b22:	2317      	movs	r3, #23
 8004b24:	18fb      	adds	r3, r7, r3
 8004b26:	2201      	movs	r2, #1
 8004b28:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	2220      	movs	r2, #32
 8004b32:	4013      	ands	r3, r2
 8004b34:	2b20      	cmp	r3, #32
 8004b36:	d140      	bne.n	8004bba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8004b38:	2117      	movs	r1, #23
 8004b3a:	187b      	adds	r3, r7, r1
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d13b      	bne.n	8004bba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	2204      	movs	r2, #4
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d106      	bne.n	8004b5e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d002      	beq.n	8004b5e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004b58:	187b      	adds	r3, r7, r1
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	2210      	movs	r2, #16
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b10      	cmp	r3, #16
 8004b6a:	d123      	bne.n	8004bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2210      	movs	r2, #16
 8004b72:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2204      	movs	r2, #4
 8004b78:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2220      	movs	r2, #32
 8004b80:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4929      	ldr	r1, [pc, #164]	@ (8004c34 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8004b8e:	400a      	ands	r2, r1
 8004b90:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2241      	movs	r2, #65	@ 0x41
 8004b96:	2120      	movs	r1, #32
 8004b98:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2242      	movs	r2, #66	@ 0x42
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2240      	movs	r2, #64	@ 0x40
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004baa:	2317      	movs	r3, #23
 8004bac:	18fb      	adds	r3, r7, r3
 8004bae:	2201      	movs	r2, #1
 8004bb0:	701a      	strb	r2, [r3, #0]
 8004bb2:	e002      	b.n	8004bba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004bba:	f7fe fe43 	bl	8003844 <HAL_GetTick>
 8004bbe:	0002      	movs	r2, r0
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d302      	bcc.n	8004bd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d11c      	bne.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004bd0:	2017      	movs	r0, #23
 8004bd2:	183b      	adds	r3, r7, r0
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d117      	bne.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	2204      	movs	r2, #4
 8004be2:	4013      	ands	r3, r2
 8004be4:	2b04      	cmp	r3, #4
 8004be6:	d010      	beq.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bec:	2220      	movs	r2, #32
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2241      	movs	r2, #65	@ 0x41
 8004bf8:	2120      	movs	r1, #32
 8004bfa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2240      	movs	r2, #64	@ 0x40
 8004c00:	2100      	movs	r1, #0
 8004c02:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004c04:	183b      	adds	r3, r7, r0
 8004c06:	2201      	movs	r2, #1
 8004c08:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	2204      	movs	r2, #4
 8004c12:	4013      	ands	r3, r2
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d005      	beq.n	8004c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004c18:	2317      	movs	r3, #23
 8004c1a:	18fb      	adds	r3, r7, r3
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d100      	bne.n	8004c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004c22:	e776      	b.n	8004b12 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004c24:	2317      	movs	r3, #23
 8004c26:	18fb      	adds	r3, r7, r3
 8004c28:	781b      	ldrb	r3, [r3, #0]
}
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b006      	add	sp, #24
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	46c0      	nop			@ (mov r8, r8)
 8004c34:	fe00e800 	.word	0xfe00e800

08004c38 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	@ 0x28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c44:	2327      	movs	r3, #39	@ 0x27
 8004c46:	18fb      	adds	r3, r7, r3
 8004c48:	2200      	movs	r2, #0
 8004c4a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c54:	2300      	movs	r3, #0
 8004c56:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2210      	movs	r2, #16
 8004c60:	4013      	ands	r3, r2
 8004c62:	d100      	bne.n	8004c66 <I2C_IsErrorOccurred+0x2e>
 8004c64:	e079      	b.n	8004d5a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2210      	movs	r2, #16
 8004c6c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c6e:	e057      	b.n	8004d20 <I2C_IsErrorOccurred+0xe8>
 8004c70:	2227      	movs	r2, #39	@ 0x27
 8004c72:	18bb      	adds	r3, r7, r2
 8004c74:	18ba      	adds	r2, r7, r2
 8004c76:	7812      	ldrb	r2, [r2, #0]
 8004c78:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	d04f      	beq.n	8004d20 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c80:	f7fe fde0 	bl	8003844 <HAL_GetTick>
 8004c84:	0002      	movs	r2, r0
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d302      	bcc.n	8004c96 <I2C_IsErrorOccurred+0x5e>
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d144      	bne.n	8004d20 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	2380      	movs	r3, #128	@ 0x80
 8004c9e:	01db      	lsls	r3, r3, #7
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ca4:	2013      	movs	r0, #19
 8004ca6:	183b      	adds	r3, r7, r0
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	2142      	movs	r1, #66	@ 0x42
 8004cac:	5c52      	ldrb	r2, [r2, r1]
 8004cae:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699a      	ldr	r2, [r3, #24]
 8004cb6:	2380      	movs	r3, #128	@ 0x80
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	401a      	ands	r2, r3
 8004cbc:	2380      	movs	r3, #128	@ 0x80
 8004cbe:	021b      	lsls	r3, r3, #8
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d126      	bne.n	8004d12 <I2C_IsErrorOccurred+0xda>
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	2380      	movs	r3, #128	@ 0x80
 8004cc8:	01db      	lsls	r3, r3, #7
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d021      	beq.n	8004d12 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004cce:	183b      	adds	r3, r7, r0
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	d01d      	beq.n	8004d12 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685a      	ldr	r2, [r3, #4]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2180      	movs	r1, #128	@ 0x80
 8004ce2:	01c9      	lsls	r1, r1, #7
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ce8:	f7fe fdac 	bl	8003844 <HAL_GetTick>
 8004cec:	0003      	movs	r3, r0
 8004cee:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf0:	e00f      	b.n	8004d12 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cf2:	f7fe fda7 	bl	8003844 <HAL_GetTick>
 8004cf6:	0002      	movs	r2, r0
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b19      	cmp	r3, #25
 8004cfe:	d908      	bls.n	8004d12 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	2220      	movs	r2, #32
 8004d04:	4313      	orrs	r3, r2
 8004d06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004d08:	2327      	movs	r3, #39	@ 0x27
 8004d0a:	18fb      	adds	r3, r7, r3
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	701a      	strb	r2, [r3, #0]

              break;
 8004d10:	e006      	b.n	8004d20 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	2b20      	cmp	r3, #32
 8004d1e:	d1e8      	bne.n	8004cf2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	2220      	movs	r2, #32
 8004d28:	4013      	ands	r3, r2
 8004d2a:	2b20      	cmp	r3, #32
 8004d2c:	d004      	beq.n	8004d38 <I2C_IsErrorOccurred+0x100>
 8004d2e:	2327      	movs	r3, #39	@ 0x27
 8004d30:	18fb      	adds	r3, r7, r3
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d09b      	beq.n	8004c70 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d38:	2327      	movs	r3, #39	@ 0x27
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d103      	bne.n	8004d4a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2220      	movs	r2, #32
 8004d48:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d4a:	6a3b      	ldr	r3, [r7, #32]
 8004d4c:	2204      	movs	r2, #4
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d52:	2327      	movs	r3, #39	@ 0x27
 8004d54:	18fb      	adds	r3, r7, r3
 8004d56:	2201      	movs	r2, #1
 8004d58:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	2380      	movs	r3, #128	@ 0x80
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	4013      	ands	r3, r2
 8004d6a:	d00c      	beq.n	8004d86 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	4313      	orrs	r3, r2
 8004d72:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2280      	movs	r2, #128	@ 0x80
 8004d7a:	0052      	lsls	r2, r2, #1
 8004d7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d7e:	2327      	movs	r3, #39	@ 0x27
 8004d80:	18fb      	adds	r3, r7, r3
 8004d82:	2201      	movs	r2, #1
 8004d84:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	2380      	movs	r3, #128	@ 0x80
 8004d8a:	00db      	lsls	r3, r3, #3
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	d00c      	beq.n	8004daa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d90:	6a3b      	ldr	r3, [r7, #32]
 8004d92:	2208      	movs	r2, #8
 8004d94:	4313      	orrs	r3, r2
 8004d96:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2280      	movs	r2, #128	@ 0x80
 8004d9e:	00d2      	lsls	r2, r2, #3
 8004da0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004da2:	2327      	movs	r3, #39	@ 0x27
 8004da4:	18fb      	adds	r3, r7, r3
 8004da6:	2201      	movs	r2, #1
 8004da8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	2380      	movs	r3, #128	@ 0x80
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4013      	ands	r3, r2
 8004db2:	d00c      	beq.n	8004dce <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004db4:	6a3b      	ldr	r3, [r7, #32]
 8004db6:	2202      	movs	r2, #2
 8004db8:	4313      	orrs	r3, r2
 8004dba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2280      	movs	r2, #128	@ 0x80
 8004dc2:	0092      	lsls	r2, r2, #2
 8004dc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004dc6:	2327      	movs	r3, #39	@ 0x27
 8004dc8:	18fb      	adds	r3, r7, r3
 8004dca:	2201      	movs	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004dce:	2327      	movs	r3, #39	@ 0x27
 8004dd0:	18fb      	adds	r3, r7, r3
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d01d      	beq.n	8004e14 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	0018      	movs	r0, r3
 8004ddc:	f7ff fd8a 	bl	80048f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	685a      	ldr	r2, [r3, #4]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	490e      	ldr	r1, [pc, #56]	@ (8004e24 <I2C_IsErrorOccurred+0x1ec>)
 8004dec:	400a      	ands	r2, r1
 8004dee:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004df4:	6a3b      	ldr	r3, [r7, #32]
 8004df6:	431a      	orrs	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2241      	movs	r2, #65	@ 0x41
 8004e00:	2120      	movs	r1, #32
 8004e02:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2242      	movs	r2, #66	@ 0x42
 8004e08:	2100      	movs	r1, #0
 8004e0a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2240      	movs	r2, #64	@ 0x40
 8004e10:	2100      	movs	r1, #0
 8004e12:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004e14:	2327      	movs	r3, #39	@ 0x27
 8004e16:	18fb      	adds	r3, r7, r3
 8004e18:	781b      	ldrb	r3, [r3, #0]
}
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	b00a      	add	sp, #40	@ 0x28
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	46c0      	nop			@ (mov r8, r8)
 8004e24:	fe00e800 	.word	0xfe00e800

08004e28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004e28:	b590      	push	{r4, r7, lr}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	0008      	movs	r0, r1
 8004e32:	0011      	movs	r1, r2
 8004e34:	607b      	str	r3, [r7, #4]
 8004e36:	240a      	movs	r4, #10
 8004e38:	193b      	adds	r3, r7, r4
 8004e3a:	1c02      	adds	r2, r0, #0
 8004e3c:	801a      	strh	r2, [r3, #0]
 8004e3e:	2009      	movs	r0, #9
 8004e40:	183b      	adds	r3, r7, r0
 8004e42:	1c0a      	adds	r2, r1, #0
 8004e44:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e46:	193b      	adds	r3, r7, r4
 8004e48:	881b      	ldrh	r3, [r3, #0]
 8004e4a:	059b      	lsls	r3, r3, #22
 8004e4c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e4e:	183b      	adds	r3, r7, r0
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	0419      	lsls	r1, r3, #16
 8004e54:	23ff      	movs	r3, #255	@ 0xff
 8004e56:	041b      	lsls	r3, r3, #16
 8004e58:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e5a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e62:	4313      	orrs	r3, r2
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	085b      	lsrs	r3, r3, #1
 8004e68:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e72:	0d51      	lsrs	r1, r2, #21
 8004e74:	2280      	movs	r2, #128	@ 0x80
 8004e76:	00d2      	lsls	r2, r2, #3
 8004e78:	400a      	ands	r2, r1
 8004e7a:	4907      	ldr	r1, [pc, #28]	@ (8004e98 <I2C_TransferConfig+0x70>)
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	43d2      	mvns	r2, r2
 8004e80:	401a      	ands	r2, r3
 8004e82:	0011      	movs	r1, r2
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e8e:	46c0      	nop			@ (mov r8, r8)
 8004e90:	46bd      	mov	sp, r7
 8004e92:	b007      	add	sp, #28
 8004e94:	bd90      	pop	{r4, r7, pc}
 8004e96:	46c0      	nop			@ (mov r8, r8)
 8004e98:	03ff63ff 	.word	0x03ff63ff

08004e9c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2241      	movs	r2, #65	@ 0x41
 8004eaa:	5c9b      	ldrb	r3, [r3, r2]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b20      	cmp	r3, #32
 8004eb0:	d138      	bne.n	8004f24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2240      	movs	r2, #64	@ 0x40
 8004eb6:	5c9b      	ldrb	r3, [r3, r2]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e032      	b.n	8004f26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2240      	movs	r2, #64	@ 0x40
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2241      	movs	r2, #65	@ 0x41
 8004ecc:	2124      	movs	r1, #36	@ 0x24
 8004ece:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2101      	movs	r1, #1
 8004edc:	438a      	bics	r2, r1
 8004ede:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4911      	ldr	r1, [pc, #68]	@ (8004f30 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6819      	ldr	r1, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2241      	movs	r2, #65	@ 0x41
 8004f14:	2120      	movs	r1, #32
 8004f16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2240      	movs	r2, #64	@ 0x40
 8004f1c:	2100      	movs	r1, #0
 8004f1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	e000      	b.n	8004f26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	0018      	movs	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	b002      	add	sp, #8
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	46c0      	nop			@ (mov r8, r8)
 8004f30:	ffffefff 	.word	0xffffefff

08004f34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2241      	movs	r2, #65	@ 0x41
 8004f42:	5c9b      	ldrb	r3, [r3, r2]
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b20      	cmp	r3, #32
 8004f48:	d139      	bne.n	8004fbe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2240      	movs	r2, #64	@ 0x40
 8004f4e:	5c9b      	ldrb	r3, [r3, r2]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d101      	bne.n	8004f58 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004f54:	2302      	movs	r3, #2
 8004f56:	e033      	b.n	8004fc0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2240      	movs	r2, #64	@ 0x40
 8004f5c:	2101      	movs	r1, #1
 8004f5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2241      	movs	r2, #65	@ 0x41
 8004f64:	2124      	movs	r1, #36	@ 0x24
 8004f66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2101      	movs	r1, #1
 8004f74:	438a      	bics	r2, r1
 8004f76:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4a11      	ldr	r2, [pc, #68]	@ (8004fc8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004f84:	4013      	ands	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	021b      	lsls	r3, r3, #8
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2241      	movs	r2, #65	@ 0x41
 8004fae:	2120      	movs	r1, #32
 8004fb0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2240      	movs	r2, #64	@ 0x40
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e000      	b.n	8004fc0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004fbe:	2302      	movs	r3, #2
  }
}
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	b004      	add	sp, #16
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	fffff0ff 	.word	0xfffff0ff

08004fcc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e0e5      	b.n	80051aa <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2235      	movs	r2, #53	@ 0x35
 8004fe2:	5c9b      	ldrb	r3, [r3, r2]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d107      	bne.n	8004ffa <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2234      	movs	r2, #52	@ 0x34
 8004fee:	2100      	movs	r1, #0
 8004ff0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	0018      	movs	r0, r3
 8004ff6:	f7fe f8b1 	bl	800315c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2235      	movs	r2, #53	@ 0x35
 8004ffe:	2102      	movs	r1, #2
 8005000:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69da      	ldr	r2, [r3, #28]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4969      	ldr	r1, [pc, #420]	@ (80051b4 <HAL_I2S_Init+0x1e8>)
 800500e:	400a      	ands	r2, r1
 8005010:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2202      	movs	r2, #2
 8005018:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	2b02      	cmp	r3, #2
 8005020:	d100      	bne.n	8005024 <HAL_I2S_Init+0x58>
 8005022:	e076      	b.n	8005112 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800502c:	2310      	movs	r3, #16
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	e001      	b.n	8005036 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005032:	2320      	movs	r3, #32
 8005034:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	2b20      	cmp	r3, #32
 800503c:	d802      	bhi.n	8005044 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8005044:	2380      	movs	r3, #128	@ 0x80
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	0018      	movs	r0, r3
 800504a:	f001 f95d 	bl	8006308 <HAL_RCCEx_GetPeriphCLKFreq>
 800504e:	0003      	movs	r3, r0
 8005050:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691a      	ldr	r2, [r3, #16]
 8005056:	2380      	movs	r3, #128	@ 0x80
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	429a      	cmp	r2, r3
 800505c:	d131      	bne.n	80050c2 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d016      	beq.n	8005094 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	0019      	movs	r1, r3
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	f7fb f849 	bl	8000104 <__udivsi3>
 8005072:	0003      	movs	r3, r0
 8005074:	001a      	movs	r2, r3
 8005076:	0013      	movs	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	189b      	adds	r3, r3, r2
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	001a      	movs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	0019      	movs	r1, r3
 8005086:	0010      	movs	r0, r2
 8005088:	f7fb f83c 	bl	8000104 <__udivsi3>
 800508c:	0003      	movs	r3, r0
 800508e:	3305      	adds	r3, #5
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	e02a      	b.n	80050ea <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	0019      	movs	r1, r3
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7fb f832 	bl	8000104 <__udivsi3>
 80050a0:	0003      	movs	r3, r0
 80050a2:	001a      	movs	r2, r3
 80050a4:	0013      	movs	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	189b      	adds	r3, r3, r2
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	001a      	movs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	0019      	movs	r1, r3
 80050b4:	0010      	movs	r0, r2
 80050b6:	f7fb f825 	bl	8000104 <__udivsi3>
 80050ba:	0003      	movs	r3, r0
 80050bc:	3305      	adds	r3, #5
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	e013      	b.n	80050ea <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80050c2:	6979      	ldr	r1, [r7, #20]
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f7fb f81d 	bl	8000104 <__udivsi3>
 80050ca:	0003      	movs	r3, r0
 80050cc:	001a      	movs	r2, r3
 80050ce:	0013      	movs	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	189b      	adds	r3, r3, r2
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	001a      	movs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	0019      	movs	r1, r3
 80050de:	0010      	movs	r0, r2
 80050e0:	f7fb f810 	bl	8000104 <__udivsi3>
 80050e4:	0003      	movs	r3, r0
 80050e6:	3305      	adds	r3, #5
 80050e8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	210a      	movs	r1, #10
 80050ee:	0018      	movs	r0, r3
 80050f0:	f7fb f808 	bl	8000104 <__udivsi3>
 80050f4:	0003      	movs	r3, r0
 80050f6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	2201      	movs	r2, #1
 80050fc:	4013      	ands	r3, r2
 80050fe:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	085b      	lsrs	r3, r3, #1
 8005108:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	021b      	lsls	r3, r3, #8
 800510e:	61bb      	str	r3, [r7, #24]
 8005110:	e003      	b.n	800511a <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005112:	2302      	movs	r3, #2
 8005114:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d902      	bls.n	8005126 <HAL_I2S_Init+0x15a>
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	2bff      	cmp	r3, #255	@ 0xff
 8005124:	d907      	bls.n	8005136 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512a:	2210      	movs	r2, #16
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e039      	b.n	80051aa <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	691a      	ldr	r2, [r3, #16]
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	431a      	orrs	r2, r3
 800513e:	0011      	movs	r1, r2
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	69fa      	ldr	r2, [r7, #28]
 8005146:	430a      	orrs	r2, r1
 8005148:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	69db      	ldr	r3, [r3, #28]
 8005150:	4a18      	ldr	r2, [pc, #96]	@ (80051b4 <HAL_I2S_Init+0x1e8>)
 8005152:	401a      	ands	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6859      	ldr	r1, [r3, #4]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	4319      	orrs	r1, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	4319      	orrs	r1, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	430b      	orrs	r3, r1
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2180      	movs	r1, #128	@ 0x80
 8005172:	0109      	lsls	r1, r1, #4
 8005174:	430a      	orrs	r2, r1
 8005176:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	2b30      	cmp	r3, #48	@ 0x30
 800517e:	d003      	beq.n	8005188 <HAL_I2S_Init+0x1bc>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	2bb0      	cmp	r3, #176	@ 0xb0
 8005186:	d108      	bne.n	800519a <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	69da      	ldr	r2, [r3, #28]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2180      	movs	r1, #128	@ 0x80
 8005194:	0149      	lsls	r1, r1, #5
 8005196:	430a      	orrs	r2, r1
 8005198:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2235      	movs	r2, #53	@ 0x35
 80051a4:	2101      	movs	r1, #1
 80051a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	0018      	movs	r0, r3
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b008      	add	sp, #32
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	fffff040 	.word	0xfffff040

080051b8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	1dbb      	adds	r3, r7, #6
 80051c4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d003      	beq.n	80051d4 <HAL_I2S_Transmit_DMA+0x1c>
 80051cc:	1dbb      	adds	r3, r7, #6
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e091      	b.n	80052fc <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2234      	movs	r2, #52	@ 0x34
 80051dc:	5c9b      	ldrb	r3, [r3, r2]
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_I2S_Transmit_DMA+0x30>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e089      	b.n	80052fc <HAL_I2S_Transmit_DMA+0x144>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2234      	movs	r2, #52	@ 0x34
 80051ec:	2101      	movs	r1, #1
 80051ee:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2235      	movs	r2, #53	@ 0x35
 80051f4:	5c9b      	ldrb	r3, [r3, r2]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d005      	beq.n	8005208 <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2234      	movs	r2, #52	@ 0x34
 8005200:	2100      	movs	r1, #0
 8005202:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8005204:	2302      	movs	r3, #2
 8005206:	e079      	b.n	80052fc <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2235      	movs	r2, #53	@ 0x35
 800520c:	2103      	movs	r1, #3
 800520e:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->pTxBuffPtr = pData;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	2207      	movs	r2, #7
 8005224:	4013      	ands	r3, r2
 8005226:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	2b03      	cmp	r3, #3
 800522c:	d002      	beq.n	8005234 <HAL_I2S_Transmit_DMA+0x7c>
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2b05      	cmp	r3, #5
 8005232:	d10c      	bne.n	800524e <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005234:	1dbb      	adds	r3, r7, #6
 8005236:	881b      	ldrh	r3, [r3, #0]
 8005238:	18db      	adds	r3, r3, r3
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8005240:	1dbb      	adds	r3, r7, #6
 8005242:	881b      	ldrh	r3, [r3, #0]
 8005244:	18db      	adds	r3, r3, r3
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	845a      	strh	r2, [r3, #34]	@ 0x22
 800524c:	e007      	b.n	800525e <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1dba      	adds	r2, r7, #6
 8005252:	8812      	ldrh	r2, [r2, #0]
 8005254:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	1dba      	adds	r2, r7, #6
 800525a:	8812      	ldrh	r2, [r2, #0]
 800525c:	845a      	strh	r2, [r3, #34]	@ 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005262:	4a28      	ldr	r2, [pc, #160]	@ (8005304 <HAL_I2S_Transmit_DMA+0x14c>)
 8005264:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526a:	4a27      	ldr	r2, [pc, #156]	@ (8005308 <HAL_I2S_Transmit_DMA+0x150>)
 800526c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005272:	4a26      	ldr	r2, [pc, #152]	@ (800530c <HAL_I2S_Transmit_DMA+0x154>)
 8005274:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800527e:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005286:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8c1b      	ldrh	r3, [r3, #32]
 800528c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800528e:	f7fe fc4b 	bl	8003b28 <HAL_DMA_Start_IT>
 8005292:	1e03      	subs	r3, r0, #0
 8005294:	d00f      	beq.n	80052b6 <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529a:	2208      	movs	r2, #8
 800529c:	431a      	orrs	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	639a      	str	r2, [r3, #56]	@ 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2235      	movs	r2, #53	@ 0x35
 80052a6:	2101      	movs	r1, #1
 80052a8:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2234      	movs	r2, #52	@ 0x34
 80052ae:	2100      	movs	r1, #0
 80052b0:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e022      	b.n	80052fc <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69da      	ldr	r2, [r3, #28]
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	4013      	ands	r3, r2
 80052c2:	d108      	bne.n	80052d6 <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	69da      	ldr	r2, [r3, #28]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2180      	movs	r1, #128	@ 0x80
 80052d0:	00c9      	lsls	r1, r1, #3
 80052d2:	430a      	orrs	r2, r1
 80052d4:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	2202      	movs	r2, #2
 80052de:	4013      	ands	r3, r2
 80052e0:	d107      	bne.n	80052f2 <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2102      	movs	r1, #2
 80052ee:	430a      	orrs	r2, r1
 80052f0:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2234      	movs	r2, #52	@ 0x34
 80052f6:	2100      	movs	r1, #0
 80052f8:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	0018      	movs	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	b006      	add	sp, #24
 8005302:	bd80      	pop	{r7, pc}
 8005304:	080054fd 	.word	0x080054fd
 8005308:	080054b9 	.word	0x080054b9
 800530c:	0800551b 	.word	0x0800551b

08005310 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005318:	2317      	movs	r3, #23
 800531a:	18fb      	adds	r3, r7, r3
 800531c:	2200      	movs	r2, #0
 800531e:	701a      	strb	r2, [r3, #0]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	2380      	movs	r3, #128	@ 0x80
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	429a      	cmp	r2, r3
 800532a:	d003      	beq.n	8005334 <HAL_I2S_DMAStop+0x24>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d158      	bne.n	80053e6 <HAL_I2S_DMAStop+0xd6>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005338:	2b00      	cmp	r3, #0
 800533a:	d010      	beq.n	800535e <HAL_I2S_DMAStop+0x4e>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	0018      	movs	r0, r3
 8005342:	f7fe fc77 	bl	8003c34 <HAL_DMA_Abort>
 8005346:	1e03      	subs	r3, r0, #0
 8005348:	d009      	beq.n	800535e <HAL_I2S_DMAStop+0x4e>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534e:	2208      	movs	r2, #8
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	639a      	str	r2, [r3, #56]	@ 0x38
        errorcode = HAL_ERROR;
 8005356:	2317      	movs	r3, #23
 8005358:	18fb      	adds	r3, r7, r3
 800535a:	2201      	movs	r2, #1
 800535c:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	2364      	movs	r3, #100	@ 0x64
 8005362:	2201      	movs	r2, #1
 8005364:	2102      	movs	r1, #2
 8005366:	f000 f8ff 	bl	8005568 <I2S_WaitFlagStateUntilTimeout>
 800536a:	1e03      	subs	r3, r0, #0
 800536c:	d00d      	beq.n	800538a <HAL_I2S_DMAStop+0x7a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	2201      	movs	r2, #1
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	639a      	str	r2, [r3, #56]	@ 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2235      	movs	r2, #53	@ 0x35
 800537e:	2101      	movs	r1, #1
 8005380:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8005382:	2317      	movs	r3, #23
 8005384:	18fb      	adds	r3, r7, r3
 8005386:	2201      	movs	r2, #1
 8005388:	701a      	strb	r2, [r3, #0]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	2364      	movs	r3, #100	@ 0x64
 800538e:	2200      	movs	r2, #0
 8005390:	2180      	movs	r1, #128	@ 0x80
 8005392:	f000 f8e9 	bl	8005568 <I2S_WaitFlagStateUntilTimeout>
 8005396:	1e03      	subs	r3, r0, #0
 8005398:	d00d      	beq.n	80053b6 <HAL_I2S_DMAStop+0xa6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800539e:	2201      	movs	r2, #1
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2235      	movs	r2, #53	@ 0x35
 80053aa:	2101      	movs	r1, #1
 80053ac:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 80053ae:	2317      	movs	r3, #23
 80053b0:	18fb      	adds	r3, r7, r3
 80053b2:	2201      	movs	r2, #1
 80053b4:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69da      	ldr	r2, [r3, #28]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4938      	ldr	r1, [pc, #224]	@ (80054a4 <HAL_I2S_DMAStop+0x194>)
 80053c2:	400a      	ands	r2, r1
 80053c4:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80053c6:	2300      	movs	r3, #0
 80053c8:	613b      	str	r3, [r7, #16]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	613b      	str	r3, [r7, #16]
 80053d2:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685a      	ldr	r2, [r3, #4]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2102      	movs	r1, #2
 80053e0:	438a      	bics	r2, r1
 80053e2:	605a      	str	r2, [r3, #4]
 80053e4:	e053      	b.n	800548e <HAL_I2S_DMAStop+0x17e>

  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	23c0      	movs	r3, #192	@ 0xc0
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d005      	beq.n	80053fe <HAL_I2S_DMAStop+0xee>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	2380      	movs	r3, #128	@ 0x80
 80053f8:	005b      	lsls	r3, r3, #1
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d147      	bne.n	800548e <HAL_I2S_DMAStop+0x17e>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005402:	2b00      	cmp	r3, #0
 8005404:	d010      	beq.n	8005428 <HAL_I2S_DMAStop+0x118>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540a:	0018      	movs	r0, r3
 800540c:	f7fe fc12 	bl	8003c34 <HAL_DMA_Abort>
 8005410:	1e03      	subs	r3, r0, #0
 8005412:	d009      	beq.n	8005428 <HAL_I2S_DMAStop+0x118>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005418:	2208      	movs	r2, #8
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	639a      	str	r2, [r3, #56]	@ 0x38
        errorcode = HAL_ERROR;
 8005420:	2317      	movs	r3, #23
 8005422:	18fb      	adds	r3, r7, r3
 8005424:	2201      	movs	r2, #1
 8005426:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	69da      	ldr	r2, [r3, #28]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	491c      	ldr	r1, [pc, #112]	@ (80054a4 <HAL_I2S_DMAStop+0x194>)
 8005434:	400a      	ands	r2, r1
 8005436:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005438:	2300      	movs	r3, #0
 800543a:	60fb      	str	r3, [r7, #12]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	60fb      	str	r3, [r7, #12]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2101      	movs	r1, #1
 800545a:	438a      	bics	r2, r1
 800545c:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	2380      	movs	r3, #128	@ 0x80
 8005464:	005b      	lsls	r3, r3, #1
 8005466:	429a      	cmp	r2, r3
 8005468:	d10e      	bne.n	8005488 <HAL_I2S_DMAStop+0x178>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546e:	2240      	movs	r2, #64	@ 0x40
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2235      	movs	r2, #53	@ 0x35
 800547a:	2101      	movs	r1, #1
 800547c:	5499      	strb	r1, [r3, r2]
      errorcode = HAL_ERROR;
 800547e:	2317      	movs	r3, #23
 8005480:	18fb      	adds	r3, r7, r3
 8005482:	2201      	movs	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
 8005486:	e002      	b.n	800548e <HAL_I2S_DMAStop+0x17e>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2235      	movs	r2, #53	@ 0x35
 8005492:	2101      	movs	r1, #1
 8005494:	5499      	strb	r1, [r3, r2]

  return errorcode;
 8005496:	2317      	movs	r3, #23
 8005498:	18fb      	adds	r3, r7, r3
 800549a:	781b      	ldrb	r3, [r3, #0]
}
 800549c:	0018      	movs	r0, r3
 800549e:	46bd      	mov	sp, r7
 80054a0:	b006      	add	sp, #24
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	fffffbff 	.word	0xfffffbff

080054a8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80054b0:	46c0      	nop			@ (mov r8, r8)
 80054b2:	46bd      	mov	sp, r7
 80054b4:	b002      	add	sp, #8
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10e      	bne.n	80054ec <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2102      	movs	r1, #2
 80054da:	438a      	bics	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	845a      	strh	r2, [r3, #34]	@ 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2235      	movs	r2, #53	@ 0x35
 80054e8:	2101      	movs	r1, #1
 80054ea:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	0018      	movs	r0, r3
 80054f0:	f7fd fb1d 	bl	8002b2e <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80054f4:	46c0      	nop			@ (mov r8, r8)
 80054f6:	46bd      	mov	sp, r7
 80054f8:	b004      	add	sp, #16
 80054fa:	bd80      	pop	{r7, pc}

080054fc <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005508:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	0018      	movs	r0, r3
 800550e:	f7fd fb03 	bl	8002b18 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	46bd      	mov	sp, r7
 8005516:	b004      	add	sp, #16
 8005518:	bd80      	pop	{r7, pc}

0800551a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b084      	sub	sp, #16
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2103      	movs	r1, #3
 8005534:	438a      	bics	r2, r1
 8005536:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	845a      	strh	r2, [r3, #34]	@ 0x22
  hi2s->RxXferCount = 0U;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	855a      	strh	r2, [r3, #42]	@ 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2235      	movs	r2, #53	@ 0x35
 8005548:	2101      	movs	r1, #1
 800554a:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005550:	2208      	movs	r2, #8
 8005552:	431a      	orrs	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	0018      	movs	r0, r3
 800555c:	f7ff ffa4 	bl	80054a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005560:	46c0      	nop			@ (mov r8, r8)
 8005562:	46bd      	mov	sp, r7
 8005564:	b004      	add	sp, #16
 8005566:	bd80      	pop	{r7, pc}

08005568 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	603b      	str	r3, [r7, #0]
 8005574:	1dfb      	adds	r3, r7, #7
 8005576:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005578:	f7fe f964 	bl	8003844 <HAL_GetTick>
 800557c:	0003      	movs	r3, r0
 800557e:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005580:	e017      	b.n	80055b2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	3301      	adds	r3, #1
 8005586:	d014      	beq.n	80055b2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8005588:	f7fe f95c 	bl	8003844 <HAL_GetTick>
 800558c:	0002      	movs	r2, r0
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	429a      	cmp	r2, r3
 8005596:	d902      	bls.n	800559e <I2S_WaitFlagStateUntilTimeout+0x36>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d109      	bne.n	80055b2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2235      	movs	r2, #53	@ 0x35
 80055a2:	2101      	movs	r1, #1
 80055a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2234      	movs	r2, #52	@ 0x34
 80055aa:	2100      	movs	r1, #0
 80055ac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e00f      	b.n	80055d2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4013      	ands	r3, r2
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	425a      	negs	r2, r3
 80055c2:	4153      	adcs	r3, r2
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	001a      	movs	r2, r3
 80055c8:	1dfb      	adds	r3, r7, #7
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d1d8      	bne.n	8005582 <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	0018      	movs	r0, r3
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b006      	add	sp, #24
 80055d8:	bd80      	pop	{r7, pc}
	...

080055dc <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055e0:	4b04      	ldr	r3, [pc, #16]	@ (80055f4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	4b03      	ldr	r3, [pc, #12]	@ (80055f4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80055e6:	2180      	movs	r1, #128	@ 0x80
 80055e8:	0049      	lsls	r1, r1, #1
 80055ea:	430a      	orrs	r2, r1
 80055ec:	601a      	str	r2, [r3, #0]
}
 80055ee:	46c0      	nop			@ (mov r8, r8)
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40007000 	.word	0x40007000

080055f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005600:	4b19      	ldr	r3, [pc, #100]	@ (8005668 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a19      	ldr	r2, [pc, #100]	@ (800566c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005606:	4013      	ands	r3, r2
 8005608:	0019      	movs	r1, r3
 800560a:	4b17      	ldr	r3, [pc, #92]	@ (8005668 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	430a      	orrs	r2, r1
 8005610:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	2380      	movs	r3, #128	@ 0x80
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	429a      	cmp	r2, r3
 800561a:	d11f      	bne.n	800565c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800561c:	4b14      	ldr	r3, [pc, #80]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	0013      	movs	r3, r2
 8005622:	005b      	lsls	r3, r3, #1
 8005624:	189b      	adds	r3, r3, r2
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	4912      	ldr	r1, [pc, #72]	@ (8005674 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800562a:	0018      	movs	r0, r3
 800562c:	f7fa fd6a 	bl	8000104 <__udivsi3>
 8005630:	0003      	movs	r3, r0
 8005632:	3301      	adds	r3, #1
 8005634:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005636:	e008      	b.n	800564a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	3b01      	subs	r3, #1
 8005642:	60fb      	str	r3, [r7, #12]
 8005644:	e001      	b.n	800564a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e009      	b.n	800565e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800564a:	4b07      	ldr	r3, [pc, #28]	@ (8005668 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	2380      	movs	r3, #128	@ 0x80
 8005650:	00db      	lsls	r3, r3, #3
 8005652:	401a      	ands	r2, r3
 8005654:	2380      	movs	r3, #128	@ 0x80
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	429a      	cmp	r2, r3
 800565a:	d0ed      	beq.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	0018      	movs	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	b004      	add	sp, #16
 8005664:	bd80      	pop	{r7, pc}
 8005666:	46c0      	nop			@ (mov r8, r8)
 8005668:	40007000 	.word	0x40007000
 800566c:	fffff9ff 	.word	0xfffff9ff
 8005670:	20000090 	.word	0x20000090
 8005674:	000f4240 	.word	0x000f4240

08005678 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800567c:	4b03      	ldr	r3, [pc, #12]	@ (800568c <LL_RCC_GetAPB1Prescaler+0x14>)
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	23e0      	movs	r3, #224	@ 0xe0
 8005682:	01db      	lsls	r3, r3, #7
 8005684:	4013      	ands	r3, r2
}
 8005686:	0018      	movs	r0, r3
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	40021000 	.word	0x40021000

08005690 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b088      	sub	sp, #32
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e2fe      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2201      	movs	r2, #1
 80056a8:	4013      	ands	r3, r2
 80056aa:	d100      	bne.n	80056ae <HAL_RCC_OscConfig+0x1e>
 80056ac:	e07c      	b.n	80057a8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056ae:	4bc3      	ldr	r3, [pc, #780]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	2238      	movs	r2, #56	@ 0x38
 80056b4:	4013      	ands	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056b8:	4bc0      	ldr	r3, [pc, #768]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	2203      	movs	r2, #3
 80056be:	4013      	ands	r3, r2
 80056c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b10      	cmp	r3, #16
 80056c6:	d102      	bne.n	80056ce <HAL_RCC_OscConfig+0x3e>
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2b03      	cmp	r3, #3
 80056cc:	d002      	beq.n	80056d4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d10b      	bne.n	80056ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d4:	4bb9      	ldr	r3, [pc, #740]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	2380      	movs	r3, #128	@ 0x80
 80056da:	029b      	lsls	r3, r3, #10
 80056dc:	4013      	ands	r3, r2
 80056de:	d062      	beq.n	80057a6 <HAL_RCC_OscConfig+0x116>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d15e      	bne.n	80057a6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e2d9      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	2380      	movs	r3, #128	@ 0x80
 80056f2:	025b      	lsls	r3, r3, #9
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d107      	bne.n	8005708 <HAL_RCC_OscConfig+0x78>
 80056f8:	4bb0      	ldr	r3, [pc, #704]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	4baf      	ldr	r3, [pc, #700]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80056fe:	2180      	movs	r1, #128	@ 0x80
 8005700:	0249      	lsls	r1, r1, #9
 8005702:	430a      	orrs	r2, r1
 8005704:	601a      	str	r2, [r3, #0]
 8005706:	e020      	b.n	800574a <HAL_RCC_OscConfig+0xba>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685a      	ldr	r2, [r3, #4]
 800570c:	23a0      	movs	r3, #160	@ 0xa0
 800570e:	02db      	lsls	r3, r3, #11
 8005710:	429a      	cmp	r2, r3
 8005712:	d10e      	bne.n	8005732 <HAL_RCC_OscConfig+0xa2>
 8005714:	4ba9      	ldr	r3, [pc, #676]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	4ba8      	ldr	r3, [pc, #672]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800571a:	2180      	movs	r1, #128	@ 0x80
 800571c:	02c9      	lsls	r1, r1, #11
 800571e:	430a      	orrs	r2, r1
 8005720:	601a      	str	r2, [r3, #0]
 8005722:	4ba6      	ldr	r3, [pc, #664]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	4ba5      	ldr	r3, [pc, #660]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005728:	2180      	movs	r1, #128	@ 0x80
 800572a:	0249      	lsls	r1, r1, #9
 800572c:	430a      	orrs	r2, r1
 800572e:	601a      	str	r2, [r3, #0]
 8005730:	e00b      	b.n	800574a <HAL_RCC_OscConfig+0xba>
 8005732:	4ba2      	ldr	r3, [pc, #648]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	4ba1      	ldr	r3, [pc, #644]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005738:	49a1      	ldr	r1, [pc, #644]	@ (80059c0 <HAL_RCC_OscConfig+0x330>)
 800573a:	400a      	ands	r2, r1
 800573c:	601a      	str	r2, [r3, #0]
 800573e:	4b9f      	ldr	r3, [pc, #636]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	4b9e      	ldr	r3, [pc, #632]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005744:	499f      	ldr	r1, [pc, #636]	@ (80059c4 <HAL_RCC_OscConfig+0x334>)
 8005746:	400a      	ands	r2, r1
 8005748:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d014      	beq.n	800577c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005752:	f7fe f877 	bl	8003844 <HAL_GetTick>
 8005756:	0003      	movs	r3, r0
 8005758:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800575a:	e008      	b.n	800576e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800575c:	f7fe f872 	bl	8003844 <HAL_GetTick>
 8005760:	0002      	movs	r2, r0
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b64      	cmp	r3, #100	@ 0x64
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e298      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800576e:	4b93      	ldr	r3, [pc, #588]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	2380      	movs	r3, #128	@ 0x80
 8005774:	029b      	lsls	r3, r3, #10
 8005776:	4013      	ands	r3, r2
 8005778:	d0f0      	beq.n	800575c <HAL_RCC_OscConfig+0xcc>
 800577a:	e015      	b.n	80057a8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800577c:	f7fe f862 	bl	8003844 <HAL_GetTick>
 8005780:	0003      	movs	r3, r0
 8005782:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005784:	e008      	b.n	8005798 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005786:	f7fe f85d 	bl	8003844 <HAL_GetTick>
 800578a:	0002      	movs	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b64      	cmp	r3, #100	@ 0x64
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e283      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005798:	4b88      	ldr	r3, [pc, #544]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	2380      	movs	r3, #128	@ 0x80
 800579e:	029b      	lsls	r3, r3, #10
 80057a0:	4013      	ands	r3, r2
 80057a2:	d1f0      	bne.n	8005786 <HAL_RCC_OscConfig+0xf6>
 80057a4:	e000      	b.n	80057a8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2202      	movs	r2, #2
 80057ae:	4013      	ands	r3, r2
 80057b0:	d100      	bne.n	80057b4 <HAL_RCC_OscConfig+0x124>
 80057b2:	e099      	b.n	80058e8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057b4:	4b81      	ldr	r3, [pc, #516]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	2238      	movs	r2, #56	@ 0x38
 80057ba:	4013      	ands	r3, r2
 80057bc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057be:	4b7f      	ldr	r3, [pc, #508]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	2203      	movs	r2, #3
 80057c4:	4013      	ands	r3, r2
 80057c6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	2b10      	cmp	r3, #16
 80057cc:	d102      	bne.n	80057d4 <HAL_RCC_OscConfig+0x144>
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d002      	beq.n	80057da <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d135      	bne.n	8005846 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057da:	4b78      	ldr	r3, [pc, #480]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	2380      	movs	r3, #128	@ 0x80
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	4013      	ands	r3, r2
 80057e4:	d005      	beq.n	80057f2 <HAL_RCC_OscConfig+0x162>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e256      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057f2:	4b72      	ldr	r3, [pc, #456]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	4a74      	ldr	r2, [pc, #464]	@ (80059c8 <HAL_RCC_OscConfig+0x338>)
 80057f8:	4013      	ands	r3, r2
 80057fa:	0019      	movs	r1, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	021a      	lsls	r2, r3, #8
 8005802:	4b6e      	ldr	r3, [pc, #440]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005804:	430a      	orrs	r2, r1
 8005806:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d112      	bne.n	8005834 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800580e:	4b6b      	ldr	r3, [pc, #428]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a6e      	ldr	r2, [pc, #440]	@ (80059cc <HAL_RCC_OscConfig+0x33c>)
 8005814:	4013      	ands	r3, r2
 8005816:	0019      	movs	r1, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691a      	ldr	r2, [r3, #16]
 800581c:	4b67      	ldr	r3, [pc, #412]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800581e:	430a      	orrs	r2, r1
 8005820:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005822:	4b66      	ldr	r3, [pc, #408]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	0adb      	lsrs	r3, r3, #11
 8005828:	2207      	movs	r2, #7
 800582a:	4013      	ands	r3, r2
 800582c:	4a68      	ldr	r2, [pc, #416]	@ (80059d0 <HAL_RCC_OscConfig+0x340>)
 800582e:	40da      	lsrs	r2, r3
 8005830:	4b68      	ldr	r3, [pc, #416]	@ (80059d4 <HAL_RCC_OscConfig+0x344>)
 8005832:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005834:	4b68      	ldr	r3, [pc, #416]	@ (80059d8 <HAL_RCC_OscConfig+0x348>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	0018      	movs	r0, r3
 800583a:	f7fd ffa7 	bl	800378c <HAL_InitTick>
 800583e:	1e03      	subs	r3, r0, #0
 8005840:	d051      	beq.n	80058e6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e22c      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d030      	beq.n	80058b0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800584e:	4b5b      	ldr	r3, [pc, #364]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a5e      	ldr	r2, [pc, #376]	@ (80059cc <HAL_RCC_OscConfig+0x33c>)
 8005854:	4013      	ands	r3, r2
 8005856:	0019      	movs	r1, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691a      	ldr	r2, [r3, #16]
 800585c:	4b57      	ldr	r3, [pc, #348]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800585e:	430a      	orrs	r2, r1
 8005860:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005862:	4b56      	ldr	r3, [pc, #344]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	4b55      	ldr	r3, [pc, #340]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005868:	2180      	movs	r1, #128	@ 0x80
 800586a:	0049      	lsls	r1, r1, #1
 800586c:	430a      	orrs	r2, r1
 800586e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005870:	f7fd ffe8 	bl	8003844 <HAL_GetTick>
 8005874:	0003      	movs	r3, r0
 8005876:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005878:	e008      	b.n	800588c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800587a:	f7fd ffe3 	bl	8003844 <HAL_GetTick>
 800587e:	0002      	movs	r2, r0
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d901      	bls.n	800588c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e209      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800588c:	4b4b      	ldr	r3, [pc, #300]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	2380      	movs	r3, #128	@ 0x80
 8005892:	00db      	lsls	r3, r3, #3
 8005894:	4013      	ands	r3, r2
 8005896:	d0f0      	beq.n	800587a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005898:	4b48      	ldr	r3, [pc, #288]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	4a4a      	ldr	r2, [pc, #296]	@ (80059c8 <HAL_RCC_OscConfig+0x338>)
 800589e:	4013      	ands	r3, r2
 80058a0:	0019      	movs	r1, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	021a      	lsls	r2, r3, #8
 80058a8:	4b44      	ldr	r3, [pc, #272]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80058aa:	430a      	orrs	r2, r1
 80058ac:	605a      	str	r2, [r3, #4]
 80058ae:	e01b      	b.n	80058e8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80058b0:	4b42      	ldr	r3, [pc, #264]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	4b41      	ldr	r3, [pc, #260]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80058b6:	4949      	ldr	r1, [pc, #292]	@ (80059dc <HAL_RCC_OscConfig+0x34c>)
 80058b8:	400a      	ands	r2, r1
 80058ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058bc:	f7fd ffc2 	bl	8003844 <HAL_GetTick>
 80058c0:	0003      	movs	r3, r0
 80058c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058c4:	e008      	b.n	80058d8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058c6:	f7fd ffbd 	bl	8003844 <HAL_GetTick>
 80058ca:	0002      	movs	r2, r0
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d901      	bls.n	80058d8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80058d4:	2303      	movs	r3, #3
 80058d6:	e1e3      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058d8:	4b38      	ldr	r3, [pc, #224]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	2380      	movs	r3, #128	@ 0x80
 80058de:	00db      	lsls	r3, r3, #3
 80058e0:	4013      	ands	r3, r2
 80058e2:	d1f0      	bne.n	80058c6 <HAL_RCC_OscConfig+0x236>
 80058e4:	e000      	b.n	80058e8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058e6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2208      	movs	r2, #8
 80058ee:	4013      	ands	r3, r2
 80058f0:	d047      	beq.n	8005982 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80058f2:	4b32      	ldr	r3, [pc, #200]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	2238      	movs	r2, #56	@ 0x38
 80058f8:	4013      	ands	r3, r2
 80058fa:	2b18      	cmp	r3, #24
 80058fc:	d10a      	bne.n	8005914 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80058fe:	4b2f      	ldr	r3, [pc, #188]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005902:	2202      	movs	r2, #2
 8005904:	4013      	ands	r3, r2
 8005906:	d03c      	beq.n	8005982 <HAL_RCC_OscConfig+0x2f2>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d138      	bne.n	8005982 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e1c5      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d019      	beq.n	8005950 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800591c:	4b27      	ldr	r3, [pc, #156]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800591e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005920:	4b26      	ldr	r3, [pc, #152]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005922:	2101      	movs	r1, #1
 8005924:	430a      	orrs	r2, r1
 8005926:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005928:	f7fd ff8c 	bl	8003844 <HAL_GetTick>
 800592c:	0003      	movs	r3, r0
 800592e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005932:	f7fd ff87 	bl	8003844 <HAL_GetTick>
 8005936:	0002      	movs	r2, r0
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e1ad      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005944:	4b1d      	ldr	r3, [pc, #116]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005946:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005948:	2202      	movs	r2, #2
 800594a:	4013      	ands	r3, r2
 800594c:	d0f1      	beq.n	8005932 <HAL_RCC_OscConfig+0x2a2>
 800594e:	e018      	b.n	8005982 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005950:	4b1a      	ldr	r3, [pc, #104]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005952:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005954:	4b19      	ldr	r3, [pc, #100]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005956:	2101      	movs	r1, #1
 8005958:	438a      	bics	r2, r1
 800595a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800595c:	f7fd ff72 	bl	8003844 <HAL_GetTick>
 8005960:	0003      	movs	r3, r0
 8005962:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005964:	e008      	b.n	8005978 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005966:	f7fd ff6d 	bl	8003844 <HAL_GetTick>
 800596a:	0002      	movs	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d901      	bls.n	8005978 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e193      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005978:	4b10      	ldr	r3, [pc, #64]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 800597a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800597c:	2202      	movs	r2, #2
 800597e:	4013      	ands	r3, r2
 8005980:	d1f1      	bne.n	8005966 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2204      	movs	r2, #4
 8005988:	4013      	ands	r3, r2
 800598a:	d100      	bne.n	800598e <HAL_RCC_OscConfig+0x2fe>
 800598c:	e0c6      	b.n	8005b1c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800598e:	231f      	movs	r3, #31
 8005990:	18fb      	adds	r3, r7, r3
 8005992:	2200      	movs	r2, #0
 8005994:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005996:	4b09      	ldr	r3, [pc, #36]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	2238      	movs	r2, #56	@ 0x38
 800599c:	4013      	ands	r3, r2
 800599e:	2b20      	cmp	r3, #32
 80059a0:	d11e      	bne.n	80059e0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80059a2:	4b06      	ldr	r3, [pc, #24]	@ (80059bc <HAL_RCC_OscConfig+0x32c>)
 80059a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059a6:	2202      	movs	r2, #2
 80059a8:	4013      	ands	r3, r2
 80059aa:	d100      	bne.n	80059ae <HAL_RCC_OscConfig+0x31e>
 80059ac:	e0b6      	b.n	8005b1c <HAL_RCC_OscConfig+0x48c>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d000      	beq.n	80059b8 <HAL_RCC_OscConfig+0x328>
 80059b6:	e0b1      	b.n	8005b1c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e171      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
 80059bc:	40021000 	.word	0x40021000
 80059c0:	fffeffff 	.word	0xfffeffff
 80059c4:	fffbffff 	.word	0xfffbffff
 80059c8:	ffff80ff 	.word	0xffff80ff
 80059cc:	ffffc7ff 	.word	0xffffc7ff
 80059d0:	00f42400 	.word	0x00f42400
 80059d4:	20000090 	.word	0x20000090
 80059d8:	20000094 	.word	0x20000094
 80059dc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80059e0:	4bb1      	ldr	r3, [pc, #708]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 80059e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059e4:	2380      	movs	r3, #128	@ 0x80
 80059e6:	055b      	lsls	r3, r3, #21
 80059e8:	4013      	ands	r3, r2
 80059ea:	d101      	bne.n	80059f0 <HAL_RCC_OscConfig+0x360>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <HAL_RCC_OscConfig+0x362>
 80059f0:	2300      	movs	r3, #0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d011      	beq.n	8005a1a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80059f6:	4bac      	ldr	r3, [pc, #688]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 80059f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059fa:	4bab      	ldr	r3, [pc, #684]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 80059fc:	2180      	movs	r1, #128	@ 0x80
 80059fe:	0549      	lsls	r1, r1, #21
 8005a00:	430a      	orrs	r2, r1
 8005a02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a04:	4ba8      	ldr	r3, [pc, #672]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a08:	2380      	movs	r3, #128	@ 0x80
 8005a0a:	055b      	lsls	r3, r3, #21
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005a12:	231f      	movs	r3, #31
 8005a14:	18fb      	adds	r3, r7, r3
 8005a16:	2201      	movs	r2, #1
 8005a18:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a1a:	4ba4      	ldr	r3, [pc, #656]	@ (8005cac <HAL_RCC_OscConfig+0x61c>)
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	2380      	movs	r3, #128	@ 0x80
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	4013      	ands	r3, r2
 8005a24:	d11a      	bne.n	8005a5c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a26:	4ba1      	ldr	r3, [pc, #644]	@ (8005cac <HAL_RCC_OscConfig+0x61c>)
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	4ba0      	ldr	r3, [pc, #640]	@ (8005cac <HAL_RCC_OscConfig+0x61c>)
 8005a2c:	2180      	movs	r1, #128	@ 0x80
 8005a2e:	0049      	lsls	r1, r1, #1
 8005a30:	430a      	orrs	r2, r1
 8005a32:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005a34:	f7fd ff06 	bl	8003844 <HAL_GetTick>
 8005a38:	0003      	movs	r3, r0
 8005a3a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a3c:	e008      	b.n	8005a50 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a3e:	f7fd ff01 	bl	8003844 <HAL_GetTick>
 8005a42:	0002      	movs	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d901      	bls.n	8005a50 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e127      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a50:	4b96      	ldr	r3, [pc, #600]	@ (8005cac <HAL_RCC_OscConfig+0x61c>)
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	2380      	movs	r3, #128	@ 0x80
 8005a56:	005b      	lsls	r3, r3, #1
 8005a58:	4013      	ands	r3, r2
 8005a5a:	d0f0      	beq.n	8005a3e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d106      	bne.n	8005a72 <HAL_RCC_OscConfig+0x3e2>
 8005a64:	4b90      	ldr	r3, [pc, #576]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a66:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a68:	4b8f      	ldr	r3, [pc, #572]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a70:	e01c      	b.n	8005aac <HAL_RCC_OscConfig+0x41c>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	2b05      	cmp	r3, #5
 8005a78:	d10c      	bne.n	8005a94 <HAL_RCC_OscConfig+0x404>
 8005a7a:	4b8b      	ldr	r3, [pc, #556]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a7e:	4b8a      	ldr	r3, [pc, #552]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a80:	2104      	movs	r1, #4
 8005a82:	430a      	orrs	r2, r1
 8005a84:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a86:	4b88      	ldr	r3, [pc, #544]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a8a:	4b87      	ldr	r3, [pc, #540]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a92:	e00b      	b.n	8005aac <HAL_RCC_OscConfig+0x41c>
 8005a94:	4b84      	ldr	r3, [pc, #528]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a98:	4b83      	ldr	r3, [pc, #524]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	438a      	bics	r2, r1
 8005a9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005aa0:	4b81      	ldr	r3, [pc, #516]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005aa2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005aa4:	4b80      	ldr	r3, [pc, #512]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005aa6:	2104      	movs	r1, #4
 8005aa8:	438a      	bics	r2, r1
 8005aaa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d014      	beq.n	8005ade <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab4:	f7fd fec6 	bl	8003844 <HAL_GetTick>
 8005ab8:	0003      	movs	r3, r0
 8005aba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005abc:	e009      	b.n	8005ad2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005abe:	f7fd fec1 	bl	8003844 <HAL_GetTick>
 8005ac2:	0002      	movs	r2, r0
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	4a79      	ldr	r2, [pc, #484]	@ (8005cb0 <HAL_RCC_OscConfig+0x620>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e0e6      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ad2:	4b75      	ldr	r3, [pc, #468]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d0f0      	beq.n	8005abe <HAL_RCC_OscConfig+0x42e>
 8005adc:	e013      	b.n	8005b06 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ade:	f7fd feb1 	bl	8003844 <HAL_GetTick>
 8005ae2:	0003      	movs	r3, r0
 8005ae4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ae6:	e009      	b.n	8005afc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae8:	f7fd feac 	bl	8003844 <HAL_GetTick>
 8005aec:	0002      	movs	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	4a6f      	ldr	r2, [pc, #444]	@ (8005cb0 <HAL_RCC_OscConfig+0x620>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d901      	bls.n	8005afc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e0d1      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005afc:	4b6a      	ldr	r3, [pc, #424]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b00:	2202      	movs	r2, #2
 8005b02:	4013      	ands	r3, r2
 8005b04:	d1f0      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005b06:	231f      	movs	r3, #31
 8005b08:	18fb      	adds	r3, r7, r3
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d105      	bne.n	8005b1c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005b10:	4b65      	ldr	r3, [pc, #404]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b14:	4b64      	ldr	r3, [pc, #400]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b16:	4967      	ldr	r1, [pc, #412]	@ (8005cb4 <HAL_RCC_OscConfig+0x624>)
 8005b18:	400a      	ands	r2, r1
 8005b1a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d100      	bne.n	8005b26 <HAL_RCC_OscConfig+0x496>
 8005b24:	e0bb      	b.n	8005c9e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b26:	4b60      	ldr	r3, [pc, #384]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	2238      	movs	r2, #56	@ 0x38
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	2b10      	cmp	r3, #16
 8005b30:	d100      	bne.n	8005b34 <HAL_RCC_OscConfig+0x4a4>
 8005b32:	e07b      	b.n	8005c2c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d156      	bne.n	8005bea <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b3c:	4b5a      	ldr	r3, [pc, #360]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	4b59      	ldr	r3, [pc, #356]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b42:	495d      	ldr	r1, [pc, #372]	@ (8005cb8 <HAL_RCC_OscConfig+0x628>)
 8005b44:	400a      	ands	r2, r1
 8005b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fd fe7c 	bl	8003844 <HAL_GetTick>
 8005b4c:	0003      	movs	r3, r0
 8005b4e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b50:	e008      	b.n	8005b64 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b52:	f7fd fe77 	bl	8003844 <HAL_GetTick>
 8005b56:	0002      	movs	r2, r0
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e09d      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b64:	4b50      	ldr	r3, [pc, #320]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	2380      	movs	r3, #128	@ 0x80
 8005b6a:	049b      	lsls	r3, r3, #18
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	d1f0      	bne.n	8005b52 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b70:	4b4d      	ldr	r3, [pc, #308]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	4a51      	ldr	r2, [pc, #324]	@ (8005cbc <HAL_RCC_OscConfig+0x62c>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	0019      	movs	r1, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1a      	ldr	r2, [r3, #32]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b82:	431a      	orrs	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b88:	021b      	lsls	r3, r3, #8
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b90:	431a      	orrs	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b96:	431a      	orrs	r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	4b42      	ldr	r3, [pc, #264]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ba4:	4b40      	ldr	r3, [pc, #256]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005baa:	2180      	movs	r1, #128	@ 0x80
 8005bac:	0449      	lsls	r1, r1, #17
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005bb8:	2180      	movs	r1, #128	@ 0x80
 8005bba:	0549      	lsls	r1, r1, #21
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bc0:	f7fd fe40 	bl	8003844 <HAL_GetTick>
 8005bc4:	0003      	movs	r3, r0
 8005bc6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bc8:	e008      	b.n	8005bdc <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bca:	f7fd fe3b 	bl	8003844 <HAL_GetTick>
 8005bce:	0002      	movs	r2, r0
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d901      	bls.n	8005bdc <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e061      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bdc:	4b32      	ldr	r3, [pc, #200]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	2380      	movs	r3, #128	@ 0x80
 8005be2:	049b      	lsls	r3, r3, #18
 8005be4:	4013      	ands	r3, r2
 8005be6:	d0f0      	beq.n	8005bca <HAL_RCC_OscConfig+0x53a>
 8005be8:	e059      	b.n	8005c9e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bea:	4b2f      	ldr	r3, [pc, #188]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	4b2e      	ldr	r3, [pc, #184]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005bf0:	4931      	ldr	r1, [pc, #196]	@ (8005cb8 <HAL_RCC_OscConfig+0x628>)
 8005bf2:	400a      	ands	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf6:	f7fd fe25 	bl	8003844 <HAL_GetTick>
 8005bfa:	0003      	movs	r3, r0
 8005bfc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c00:	f7fd fe20 	bl	8003844 <HAL_GetTick>
 8005c04:	0002      	movs	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e046      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c12:	4b25      	ldr	r3, [pc, #148]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	2380      	movs	r3, #128	@ 0x80
 8005c18:	049b      	lsls	r3, r3, #18
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d1f0      	bne.n	8005c00 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005c1e:	4b22      	ldr	r3, [pc, #136]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	4b21      	ldr	r3, [pc, #132]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005c24:	4926      	ldr	r1, [pc, #152]	@ (8005cc0 <HAL_RCC_OscConfig+0x630>)
 8005c26:	400a      	ands	r2, r1
 8005c28:	60da      	str	r2, [r3, #12]
 8005c2a:	e038      	b.n	8005c9e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e033      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005c38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca8 <HAL_RCC_OscConfig+0x618>)
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	2203      	movs	r2, #3
 8005c42:	401a      	ands	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d126      	bne.n	8005c9a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	2270      	movs	r2, #112	@ 0x70
 8005c50:	401a      	ands	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d11f      	bne.n	8005c9a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	23fe      	movs	r3, #254	@ 0xfe
 8005c5e:	01db      	lsls	r3, r3, #7
 8005c60:	401a      	ands	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c66:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d116      	bne.n	8005c9a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	23f8      	movs	r3, #248	@ 0xf8
 8005c70:	039b      	lsls	r3, r3, #14
 8005c72:	401a      	ands	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d10e      	bne.n	8005c9a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	23e0      	movs	r3, #224	@ 0xe0
 8005c80:	051b      	lsls	r3, r3, #20
 8005c82:	401a      	ands	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d106      	bne.n	8005c9a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	0f5b      	lsrs	r3, r3, #29
 8005c90:	075a      	lsls	r2, r3, #29
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d001      	beq.n	8005c9e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e000      	b.n	8005ca0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	b008      	add	sp, #32
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	40021000 	.word	0x40021000
 8005cac:	40007000 	.word	0x40007000
 8005cb0:	00001388 	.word	0x00001388
 8005cb4:	efffffff 	.word	0xefffffff
 8005cb8:	feffffff 	.word	0xfeffffff
 8005cbc:	11c1808c 	.word	0x11c1808c
 8005cc0:	eefefffc 	.word	0xeefefffc

08005cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d101      	bne.n	8005cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e0e9      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b76      	ldr	r3, [pc, #472]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2207      	movs	r2, #7
 8005cde:	4013      	ands	r3, r2
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d91e      	bls.n	8005d24 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b73      	ldr	r3, [pc, #460]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2207      	movs	r2, #7
 8005cec:	4393      	bics	r3, r2
 8005cee:	0019      	movs	r1, r3
 8005cf0:	4b70      	ldr	r3, [pc, #448]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005cf8:	f7fd fda4 	bl	8003844 <HAL_GetTick>
 8005cfc:	0003      	movs	r3, r0
 8005cfe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d00:	e009      	b.n	8005d16 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d02:	f7fd fd9f 	bl	8003844 <HAL_GetTick>
 8005d06:	0002      	movs	r2, r0
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	4a6a      	ldr	r2, [pc, #424]	@ (8005eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e0ca      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d16:	4b67      	ldr	r3, [pc, #412]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2207      	movs	r2, #7
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d1ee      	bne.n	8005d02 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2202      	movs	r2, #2
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	d015      	beq.n	8005d5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2204      	movs	r2, #4
 8005d34:	4013      	ands	r3, r2
 8005d36:	d006      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005d38:	4b60      	ldr	r3, [pc, #384]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	4b5f      	ldr	r3, [pc, #380]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d3e:	21e0      	movs	r1, #224	@ 0xe0
 8005d40:	01c9      	lsls	r1, r1, #7
 8005d42:	430a      	orrs	r2, r1
 8005d44:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d46:	4b5d      	ldr	r3, [pc, #372]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1fc>)
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	0019      	movs	r1, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	4b59      	ldr	r3, [pc, #356]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d56:	430a      	orrs	r2, r1
 8005d58:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	4013      	ands	r3, r2
 8005d62:	d057      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d107      	bne.n	8005d7c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d6c:	4b53      	ldr	r3, [pc, #332]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	2380      	movs	r3, #128	@ 0x80
 8005d72:	029b      	lsls	r3, r3, #10
 8005d74:	4013      	ands	r3, r2
 8005d76:	d12b      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e097      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d107      	bne.n	8005d94 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d84:	4b4d      	ldr	r3, [pc, #308]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	2380      	movs	r3, #128	@ 0x80
 8005d8a:	049b      	lsls	r3, r3, #18
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	d11f      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e08b      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d107      	bne.n	8005dac <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d9c:	4b47      	ldr	r3, [pc, #284]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	2380      	movs	r3, #128	@ 0x80
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	4013      	ands	r3, r2
 8005da6:	d113      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e07f      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b03      	cmp	r3, #3
 8005db2:	d106      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005db4:	4b41      	ldr	r3, [pc, #260]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005db8:	2202      	movs	r2, #2
 8005dba:	4013      	ands	r3, r2
 8005dbc:	d108      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e074      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	4013      	ands	r3, r2
 8005dca:	d101      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e06d      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005dd0:	4b3a      	ldr	r3, [pc, #232]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	2207      	movs	r2, #7
 8005dd6:	4393      	bics	r3, r2
 8005dd8:	0019      	movs	r1, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	4b37      	ldr	r3, [pc, #220]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005de0:	430a      	orrs	r2, r1
 8005de2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005de4:	f7fd fd2e 	bl	8003844 <HAL_GetTick>
 8005de8:	0003      	movs	r3, r0
 8005dea:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dec:	e009      	b.n	8005e02 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dee:	f7fd fd29 	bl	8003844 <HAL_GetTick>
 8005df2:	0002      	movs	r2, r0
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	4a2f      	ldr	r2, [pc, #188]	@ (8005eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e054      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e02:	4b2e      	ldr	r3, [pc, #184]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	2238      	movs	r2, #56	@ 0x38
 8005e08:	401a      	ands	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d1ec      	bne.n	8005dee <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e14:	4b27      	ldr	r3, [pc, #156]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2207      	movs	r2, #7
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d21e      	bcs.n	8005e60 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e22:	4b24      	ldr	r3, [pc, #144]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2207      	movs	r2, #7
 8005e28:	4393      	bics	r3, r2
 8005e2a:	0019      	movs	r1, r3
 8005e2c:	4b21      	ldr	r3, [pc, #132]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005e34:	f7fd fd06 	bl	8003844 <HAL_GetTick>
 8005e38:	0003      	movs	r3, r0
 8005e3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e3c:	e009      	b.n	8005e52 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e3e:	f7fd fd01 	bl	8003844 <HAL_GetTick>
 8005e42:	0002      	movs	r2, r0
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d901      	bls.n	8005e52 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e02c      	b.n	8005eac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e52:	4b18      	ldr	r3, [pc, #96]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2207      	movs	r2, #7
 8005e58:	4013      	ands	r3, r2
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d1ee      	bne.n	8005e3e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2204      	movs	r2, #4
 8005e66:	4013      	ands	r3, r2
 8005e68:	d009      	beq.n	8005e7e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005e6a:	4b14      	ldr	r3, [pc, #80]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	4a15      	ldr	r2, [pc, #84]	@ (8005ec4 <HAL_RCC_ClockConfig+0x200>)
 8005e70:	4013      	ands	r3, r2
 8005e72:	0019      	movs	r1, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68da      	ldr	r2, [r3, #12]
 8005e78:	4b10      	ldr	r3, [pc, #64]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005e7e:	f000 f829 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 8005e82:	0001      	movs	r1, r0
 8005e84:	4b0d      	ldr	r3, [pc, #52]	@ (8005ebc <HAL_RCC_ClockConfig+0x1f8>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	0a1b      	lsrs	r3, r3, #8
 8005e8a:	220f      	movs	r2, #15
 8005e8c:	401a      	ands	r2, r3
 8005e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec8 <HAL_RCC_ClockConfig+0x204>)
 8005e90:	0092      	lsls	r2, r2, #2
 8005e92:	58d3      	ldr	r3, [r2, r3]
 8005e94:	221f      	movs	r2, #31
 8005e96:	4013      	ands	r3, r2
 8005e98:	000a      	movs	r2, r1
 8005e9a:	40da      	lsrs	r2, r3
 8005e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005ecc <HAL_RCC_ClockConfig+0x208>)
 8005e9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed0 <HAL_RCC_ClockConfig+0x20c>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f7fd fc71 	bl	800378c <HAL_InitTick>
 8005eaa:	0003      	movs	r3, r0
}
 8005eac:	0018      	movs	r0, r3
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	b004      	add	sp, #16
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	40022000 	.word	0x40022000
 8005eb8:	00001388 	.word	0x00001388
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	fffff0ff 	.word	0xfffff0ff
 8005ec4:	ffff8fff 	.word	0xffff8fff
 8005ec8:	08009440 	.word	0x08009440
 8005ecc:	20000090 	.word	0x20000090
 8005ed0:	20000094 	.word	0x20000094

08005ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b086      	sub	sp, #24
 8005ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005eda:	4b3c      	ldr	r3, [pc, #240]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2238      	movs	r2, #56	@ 0x38
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	d10f      	bne.n	8005f04 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005ee4:	4b39      	ldr	r3, [pc, #228]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	0adb      	lsrs	r3, r3, #11
 8005eea:	2207      	movs	r2, #7
 8005eec:	4013      	ands	r3, r2
 8005eee:	2201      	movs	r2, #1
 8005ef0:	409a      	lsls	r2, r3
 8005ef2:	0013      	movs	r3, r2
 8005ef4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005ef6:	6839      	ldr	r1, [r7, #0]
 8005ef8:	4835      	ldr	r0, [pc, #212]	@ (8005fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005efa:	f7fa f903 	bl	8000104 <__udivsi3>
 8005efe:	0003      	movs	r3, r0
 8005f00:	613b      	str	r3, [r7, #16]
 8005f02:	e05d      	b.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f04:	4b31      	ldr	r3, [pc, #196]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	2238      	movs	r2, #56	@ 0x38
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	2b08      	cmp	r3, #8
 8005f0e:	d102      	bne.n	8005f16 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f10:	4b2f      	ldr	r3, [pc, #188]	@ (8005fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	e054      	b.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f16:	4b2d      	ldr	r3, [pc, #180]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2238      	movs	r2, #56	@ 0x38
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	2b10      	cmp	r3, #16
 8005f20:	d138      	bne.n	8005f94 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005f22:	4b2a      	ldr	r3, [pc, #168]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	2203      	movs	r2, #3
 8005f28:	4013      	ands	r3, r2
 8005f2a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f2c:	4b27      	ldr	r3, [pc, #156]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	091b      	lsrs	r3, r3, #4
 8005f32:	2207      	movs	r2, #7
 8005f34:	4013      	ands	r3, r2
 8005f36:	3301      	adds	r3, #1
 8005f38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b03      	cmp	r3, #3
 8005f3e:	d10d      	bne.n	8005f5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f40:	68b9      	ldr	r1, [r7, #8]
 8005f42:	4823      	ldr	r0, [pc, #140]	@ (8005fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005f44:	f7fa f8de 	bl	8000104 <__udivsi3>
 8005f48:	0003      	movs	r3, r0
 8005f4a:	0019      	movs	r1, r3
 8005f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	0a1b      	lsrs	r3, r3, #8
 8005f52:	227f      	movs	r2, #127	@ 0x7f
 8005f54:	4013      	ands	r3, r2
 8005f56:	434b      	muls	r3, r1
 8005f58:	617b      	str	r3, [r7, #20]
        break;
 8005f5a:	e00d      	b.n	8005f78 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005f5c:	68b9      	ldr	r1, [r7, #8]
 8005f5e:	481c      	ldr	r0, [pc, #112]	@ (8005fd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005f60:	f7fa f8d0 	bl	8000104 <__udivsi3>
 8005f64:	0003      	movs	r3, r0
 8005f66:	0019      	movs	r1, r3
 8005f68:	4b18      	ldr	r3, [pc, #96]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	0a1b      	lsrs	r3, r3, #8
 8005f6e:	227f      	movs	r2, #127	@ 0x7f
 8005f70:	4013      	ands	r3, r2
 8005f72:	434b      	muls	r3, r1
 8005f74:	617b      	str	r3, [r7, #20]
        break;
 8005f76:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005f78:	4b14      	ldr	r3, [pc, #80]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	0f5b      	lsrs	r3, r3, #29
 8005f7e:	2207      	movs	r2, #7
 8005f80:	4013      	ands	r3, r2
 8005f82:	3301      	adds	r3, #1
 8005f84:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	6978      	ldr	r0, [r7, #20]
 8005f8a:	f7fa f8bb 	bl	8000104 <__udivsi3>
 8005f8e:	0003      	movs	r3, r0
 8005f90:	613b      	str	r3, [r7, #16]
 8005f92:	e015      	b.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005f94:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2238      	movs	r2, #56	@ 0x38
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	d103      	bne.n	8005fa8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005fa0:	2380      	movs	r3, #128	@ 0x80
 8005fa2:	021b      	lsls	r3, r3, #8
 8005fa4:	613b      	str	r3, [r7, #16]
 8005fa6:	e00b      	b.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005fa8:	4b08      	ldr	r3, [pc, #32]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2238      	movs	r2, #56	@ 0x38
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b18      	cmp	r3, #24
 8005fb2:	d103      	bne.n	8005fbc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005fb4:	23fa      	movs	r3, #250	@ 0xfa
 8005fb6:	01db      	lsls	r3, r3, #7
 8005fb8:	613b      	str	r3, [r7, #16]
 8005fba:	e001      	b.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005fc0:	693b      	ldr	r3, [r7, #16]
}
 8005fc2:	0018      	movs	r0, r3
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b006      	add	sp, #24
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	46c0      	nop			@ (mov r8, r8)
 8005fcc:	40021000 	.word	0x40021000
 8005fd0:	00f42400 	.word	0x00f42400

08005fd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fd8:	4b02      	ldr	r3, [pc, #8]	@ (8005fe4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005fda:	681b      	ldr	r3, [r3, #0]
}
 8005fdc:	0018      	movs	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	46c0      	nop			@ (mov r8, r8)
 8005fe4:	20000090 	.word	0x20000090

08005fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fe8:	b5b0      	push	{r4, r5, r7, lr}
 8005fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005fec:	f7ff fff2 	bl	8005fd4 <HAL_RCC_GetHCLKFreq>
 8005ff0:	0004      	movs	r4, r0
 8005ff2:	f7ff fb41 	bl	8005678 <LL_RCC_GetAPB1Prescaler>
 8005ff6:	0003      	movs	r3, r0
 8005ff8:	0b1a      	lsrs	r2, r3, #12
 8005ffa:	4b05      	ldr	r3, [pc, #20]	@ (8006010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ffc:	0092      	lsls	r2, r2, #2
 8005ffe:	58d3      	ldr	r3, [r2, r3]
 8006000:	221f      	movs	r2, #31
 8006002:	4013      	ands	r3, r2
 8006004:	40dc      	lsrs	r4, r3
 8006006:	0023      	movs	r3, r4
}
 8006008:	0018      	movs	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	bdb0      	pop	{r4, r5, r7, pc}
 800600e:	46c0      	nop			@ (mov r8, r8)
 8006010:	08009480 	.word	0x08009480

08006014 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800601c:	2313      	movs	r3, #19
 800601e:	18fb      	adds	r3, r7, r3
 8006020:	2200      	movs	r2, #0
 8006022:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006024:	2312      	movs	r3, #18
 8006026:	18fb      	adds	r3, r7, r3
 8006028:	2200      	movs	r2, #0
 800602a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	2380      	movs	r3, #128	@ 0x80
 8006032:	029b      	lsls	r3, r3, #10
 8006034:	4013      	ands	r3, r2
 8006036:	d100      	bne.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006038:	e0a3      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800603a:	2011      	movs	r0, #17
 800603c:	183b      	adds	r3, r7, r0
 800603e:	2200      	movs	r2, #0
 8006040:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006042:	4ba5      	ldr	r3, [pc, #660]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006044:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006046:	2380      	movs	r3, #128	@ 0x80
 8006048:	055b      	lsls	r3, r3, #21
 800604a:	4013      	ands	r3, r2
 800604c:	d110      	bne.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800604e:	4ba2      	ldr	r3, [pc, #648]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006050:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006052:	4ba1      	ldr	r3, [pc, #644]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006054:	2180      	movs	r1, #128	@ 0x80
 8006056:	0549      	lsls	r1, r1, #21
 8006058:	430a      	orrs	r2, r1
 800605a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800605c:	4b9e      	ldr	r3, [pc, #632]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800605e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006060:	2380      	movs	r3, #128	@ 0x80
 8006062:	055b      	lsls	r3, r3, #21
 8006064:	4013      	ands	r3, r2
 8006066:	60bb      	str	r3, [r7, #8]
 8006068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800606a:	183b      	adds	r3, r7, r0
 800606c:	2201      	movs	r2, #1
 800606e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006070:	4b9a      	ldr	r3, [pc, #616]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	4b99      	ldr	r3, [pc, #612]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006076:	2180      	movs	r1, #128	@ 0x80
 8006078:	0049      	lsls	r1, r1, #1
 800607a:	430a      	orrs	r2, r1
 800607c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800607e:	f7fd fbe1 	bl	8003844 <HAL_GetTick>
 8006082:	0003      	movs	r3, r0
 8006084:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006086:	e00b      	b.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006088:	f7fd fbdc 	bl	8003844 <HAL_GetTick>
 800608c:	0002      	movs	r2, r0
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d904      	bls.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006096:	2313      	movs	r3, #19
 8006098:	18fb      	adds	r3, r7, r3
 800609a:	2203      	movs	r2, #3
 800609c:	701a      	strb	r2, [r3, #0]
        break;
 800609e:	e005      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060a0:	4b8e      	ldr	r3, [pc, #568]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	2380      	movs	r3, #128	@ 0x80
 80060a6:	005b      	lsls	r3, r3, #1
 80060a8:	4013      	ands	r3, r2
 80060aa:	d0ed      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80060ac:	2313      	movs	r3, #19
 80060ae:	18fb      	adds	r3, r7, r3
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d154      	bne.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060b6:	4b88      	ldr	r3, [pc, #544]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060ba:	23c0      	movs	r3, #192	@ 0xc0
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4013      	ands	r3, r2
 80060c0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d019      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d014      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060d2:	4b81      	ldr	r3, [pc, #516]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d6:	4a82      	ldr	r2, [pc, #520]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80060d8:	4013      	ands	r3, r2
 80060da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060dc:	4b7e      	ldr	r3, [pc, #504]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060e0:	4b7d      	ldr	r3, [pc, #500]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060e2:	2180      	movs	r1, #128	@ 0x80
 80060e4:	0249      	lsls	r1, r1, #9
 80060e6:	430a      	orrs	r2, r1
 80060e8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060ea:	4b7b      	ldr	r3, [pc, #492]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060ee:	4b7a      	ldr	r3, [pc, #488]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060f0:	497c      	ldr	r1, [pc, #496]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80060f2:	400a      	ands	r2, r1
 80060f4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060f6:	4b78      	ldr	r3, [pc, #480]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	2201      	movs	r2, #1
 8006100:	4013      	ands	r3, r2
 8006102:	d016      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fd fb9e 	bl	8003844 <HAL_GetTick>
 8006108:	0003      	movs	r3, r0
 800610a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800610c:	e00c      	b.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800610e:	f7fd fb99 	bl	8003844 <HAL_GetTick>
 8006112:	0002      	movs	r2, r0
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	4a73      	ldr	r2, [pc, #460]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d904      	bls.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800611e:	2313      	movs	r3, #19
 8006120:	18fb      	adds	r3, r7, r3
 8006122:	2203      	movs	r2, #3
 8006124:	701a      	strb	r2, [r3, #0]
            break;
 8006126:	e004      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006128:	4b6b      	ldr	r3, [pc, #428]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800612a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800612c:	2202      	movs	r2, #2
 800612e:	4013      	ands	r3, r2
 8006130:	d0ed      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006132:	2313      	movs	r3, #19
 8006134:	18fb      	adds	r3, r7, r3
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10a      	bne.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800613c:	4b66      	ldr	r3, [pc, #408]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800613e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006140:	4a67      	ldr	r2, [pc, #412]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006142:	4013      	ands	r3, r2
 8006144:	0019      	movs	r1, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800614a:	4b63      	ldr	r3, [pc, #396]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800614c:	430a      	orrs	r2, r1
 800614e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006150:	e00c      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006152:	2312      	movs	r3, #18
 8006154:	18fb      	adds	r3, r7, r3
 8006156:	2213      	movs	r2, #19
 8006158:	18ba      	adds	r2, r7, r2
 800615a:	7812      	ldrb	r2, [r2, #0]
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	e005      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006160:	2312      	movs	r3, #18
 8006162:	18fb      	adds	r3, r7, r3
 8006164:	2213      	movs	r2, #19
 8006166:	18ba      	adds	r2, r7, r2
 8006168:	7812      	ldrb	r2, [r2, #0]
 800616a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800616c:	2311      	movs	r3, #17
 800616e:	18fb      	adds	r3, r7, r3
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d105      	bne.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006176:	4b58      	ldr	r3, [pc, #352]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006178:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800617a:	4b57      	ldr	r3, [pc, #348]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800617c:	495b      	ldr	r1, [pc, #364]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800617e:	400a      	ands	r2, r1
 8006180:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2201      	movs	r2, #1
 8006188:	4013      	ands	r3, r2
 800618a:	d009      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800618c:	4b52      	ldr	r3, [pc, #328]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800618e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006190:	2203      	movs	r2, #3
 8006192:	4393      	bics	r3, r2
 8006194:	0019      	movs	r1, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685a      	ldr	r2, [r3, #4]
 800619a:	4b4f      	ldr	r3, [pc, #316]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800619c:	430a      	orrs	r2, r1
 800619e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2210      	movs	r2, #16
 80061a6:	4013      	ands	r3, r2
 80061a8:	d009      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061aa:	4b4b      	ldr	r3, [pc, #300]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ae:	4a50      	ldr	r2, [pc, #320]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	0019      	movs	r1, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	4b47      	ldr	r3, [pc, #284]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061ba:	430a      	orrs	r2, r1
 80061bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	2380      	movs	r3, #128	@ 0x80
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4013      	ands	r3, r2
 80061c8:	d009      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061ca:	4b43      	ldr	r3, [pc, #268]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ce:	4a49      	ldr	r2, [pc, #292]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80061d0:	4013      	ands	r3, r2
 80061d2:	0019      	movs	r1, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	695a      	ldr	r2, [r3, #20]
 80061d8:	4b3f      	ldr	r3, [pc, #252]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061da:	430a      	orrs	r2, r1
 80061dc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	2380      	movs	r3, #128	@ 0x80
 80061e4:	00db      	lsls	r3, r3, #3
 80061e6:	4013      	ands	r3, r2
 80061e8:	d009      	beq.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061ea:	4b3b      	ldr	r3, [pc, #236]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ee:	4a42      	ldr	r2, [pc, #264]	@ (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80061f0:	4013      	ands	r3, r2
 80061f2:	0019      	movs	r1, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	699a      	ldr	r2, [r3, #24]
 80061f8:	4b37      	ldr	r3, [pc, #220]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80061fa:	430a      	orrs	r2, r1
 80061fc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2220      	movs	r2, #32
 8006204:	4013      	ands	r3, r2
 8006206:	d009      	beq.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006208:	4b33      	ldr	r3, [pc, #204]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800620a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800620c:	4a3b      	ldr	r2, [pc, #236]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800620e:	4013      	ands	r3, r2
 8006210:	0019      	movs	r1, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68da      	ldr	r2, [r3, #12]
 8006216:	4b30      	ldr	r3, [pc, #192]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006218:	430a      	orrs	r2, r1
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	2380      	movs	r3, #128	@ 0x80
 8006222:	01db      	lsls	r3, r3, #7
 8006224:	4013      	ands	r3, r2
 8006226:	d015      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006228:	4b2b      	ldr	r3, [pc, #172]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800622a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	0899      	lsrs	r1, r3, #2
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	69da      	ldr	r2, [r3, #28]
 8006234:	4b28      	ldr	r3, [pc, #160]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006236:	430a      	orrs	r2, r1
 8006238:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	69da      	ldr	r2, [r3, #28]
 800623e:	2380      	movs	r3, #128	@ 0x80
 8006240:	05db      	lsls	r3, r3, #23
 8006242:	429a      	cmp	r2, r3
 8006244:	d106      	bne.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006246:	4b24      	ldr	r3, [pc, #144]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006248:	68da      	ldr	r2, [r3, #12]
 800624a:	4b23      	ldr	r3, [pc, #140]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800624c:	2180      	movs	r1, #128	@ 0x80
 800624e:	0249      	lsls	r1, r1, #9
 8006250:	430a      	orrs	r2, r1
 8006252:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	2380      	movs	r3, #128	@ 0x80
 800625a:	039b      	lsls	r3, r3, #14
 800625c:	4013      	ands	r3, r2
 800625e:	d016      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006260:	4b1d      	ldr	r3, [pc, #116]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006264:	4a26      	ldr	r2, [pc, #152]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006266:	4013      	ands	r3, r2
 8006268:	0019      	movs	r1, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a1a      	ldr	r2, [r3, #32]
 800626e:	4b1a      	ldr	r3, [pc, #104]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006270:	430a      	orrs	r2, r1
 8006272:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a1a      	ldr	r2, [r3, #32]
 8006278:	2380      	movs	r3, #128	@ 0x80
 800627a:	03db      	lsls	r3, r3, #15
 800627c:	429a      	cmp	r2, r3
 800627e:	d106      	bne.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006280:	4b15      	ldr	r3, [pc, #84]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	4b14      	ldr	r3, [pc, #80]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006286:	2180      	movs	r1, #128	@ 0x80
 8006288:	0449      	lsls	r1, r1, #17
 800628a:	430a      	orrs	r2, r1
 800628c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	2380      	movs	r3, #128	@ 0x80
 8006294:	011b      	lsls	r3, r3, #4
 8006296:	4013      	ands	r3, r2
 8006298:	d016      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800629a:	4b0f      	ldr	r3, [pc, #60]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800629c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800629e:	4a19      	ldr	r2, [pc, #100]	@ (8006304 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80062a0:	4013      	ands	r3, r2
 80062a2:	0019      	movs	r1, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	691a      	ldr	r2, [r3, #16]
 80062a8:	4b0b      	ldr	r3, [pc, #44]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062aa:	430a      	orrs	r2, r1
 80062ac:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691a      	ldr	r2, [r3, #16]
 80062b2:	2380      	movs	r3, #128	@ 0x80
 80062b4:	01db      	lsls	r3, r3, #7
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d106      	bne.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80062ba:	4b07      	ldr	r3, [pc, #28]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	4b06      	ldr	r3, [pc, #24]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062c0:	2180      	movs	r1, #128	@ 0x80
 80062c2:	0249      	lsls	r1, r1, #9
 80062c4:	430a      	orrs	r2, r1
 80062c6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80062c8:	2312      	movs	r3, #18
 80062ca:	18fb      	adds	r3, r7, r3
 80062cc:	781b      	ldrb	r3, [r3, #0]
}
 80062ce:	0018      	movs	r0, r3
 80062d0:	46bd      	mov	sp, r7
 80062d2:	b006      	add	sp, #24
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	46c0      	nop			@ (mov r8, r8)
 80062d8:	40021000 	.word	0x40021000
 80062dc:	40007000 	.word	0x40007000
 80062e0:	fffffcff 	.word	0xfffffcff
 80062e4:	fffeffff 	.word	0xfffeffff
 80062e8:	00001388 	.word	0x00001388
 80062ec:	efffffff 	.word	0xefffffff
 80062f0:	fffff3ff 	.word	0xfffff3ff
 80062f4:	fff3ffff 	.word	0xfff3ffff
 80062f8:	ffcfffff 	.word	0xffcfffff
 80062fc:	ffffcfff 	.word	0xffffcfff
 8006300:	ffbfffff 	.word	0xffbfffff
 8006304:	ffff3fff 	.word	0xffff3fff

08006308 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006310:	2300      	movs	r3, #0
 8006312:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006314:	687a      	ldr	r2, [r7, #4]
 8006316:	2380      	movs	r3, #128	@ 0x80
 8006318:	029b      	lsls	r3, r3, #10
 800631a:	429a      	cmp	r2, r3
 800631c:	d136      	bne.n	800638c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800631e:	4bcd      	ldr	r3, [pc, #820]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006320:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006322:	23c0      	movs	r3, #192	@ 0xc0
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	4013      	ands	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800632a:	4bca      	ldr	r3, [pc, #808]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800632c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800632e:	2202      	movs	r2, #2
 8006330:	4013      	ands	r3, r2
 8006332:	2b02      	cmp	r3, #2
 8006334:	d108      	bne.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	2380      	movs	r3, #128	@ 0x80
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	429a      	cmp	r2, r3
 800633e:	d103      	bne.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8006340:	2380      	movs	r3, #128	@ 0x80
 8006342:	021b      	lsls	r3, r3, #8
 8006344:	617b      	str	r3, [r7, #20]
 8006346:	e26b      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006348:	4bc2      	ldr	r3, [pc, #776]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800634a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800634c:	2202      	movs	r2, #2
 800634e:	4013      	ands	r3, r2
 8006350:	2b02      	cmp	r3, #2
 8006352:	d108      	bne.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	2380      	movs	r3, #128	@ 0x80
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	429a      	cmp	r2, r3
 800635c:	d103      	bne.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 800635e:	23fa      	movs	r3, #250	@ 0xfa
 8006360:	01db      	lsls	r3, r3, #7
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	e25c      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006366:	4bbb      	ldr	r3, [pc, #748]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	2380      	movs	r3, #128	@ 0x80
 800636c:	029b      	lsls	r3, r3, #10
 800636e:	401a      	ands	r2, r3
 8006370:	2380      	movs	r3, #128	@ 0x80
 8006372:	029b      	lsls	r3, r3, #10
 8006374:	429a      	cmp	r2, r3
 8006376:	d000      	beq.n	800637a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8006378:	e252      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	23c0      	movs	r3, #192	@ 0xc0
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	429a      	cmp	r2, r3
 8006382:	d000      	beq.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8006384:	e24c      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    {
      frequency = HSE_VALUE / 32U;
 8006386:	4bb4      	ldr	r3, [pc, #720]	@ (8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8006388:	617b      	str	r3, [r7, #20]
 800638a:	e249      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 800638c:	4bb1      	ldr	r3, [pc, #708]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	2203      	movs	r2, #3
 8006392:	4013      	ands	r3, r2
 8006394:	2b02      	cmp	r3, #2
 8006396:	d102      	bne.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8006398:	4bb0      	ldr	r3, [pc, #704]	@ (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800639a:	613b      	str	r3, [r7, #16]
 800639c:	e00a      	b.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 800639e:	4bad      	ldr	r3, [pc, #692]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	2203      	movs	r2, #3
 80063a4:	4013      	ands	r3, r2
 80063a6:	2b03      	cmp	r3, #3
 80063a8:	d102      	bne.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 80063aa:	4bac      	ldr	r3, [pc, #688]	@ (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80063ac:	613b      	str	r3, [r7, #16]
 80063ae:	e001      	b.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80063b4:	4ba7      	ldr	r3, [pc, #668]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	091b      	lsrs	r3, r3, #4
 80063ba:	2207      	movs	r2, #7
 80063bc:	4013      	ands	r3, r2
 80063be:	3301      	adds	r3, #1
 80063c0:	0019      	movs	r1, r3
 80063c2:	6938      	ldr	r0, [r7, #16]
 80063c4:	f7f9 fe9e 	bl	8000104 <__udivsi3>
 80063c8:	0003      	movs	r3, r0
 80063ca:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	2380      	movs	r3, #128	@ 0x80
 80063d0:	039b      	lsls	r3, r3, #14
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d100      	bne.n	80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 80063d6:	e1e3      	b.n	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	2380      	movs	r3, #128	@ 0x80
 80063dc:	039b      	lsls	r3, r3, #14
 80063de:	429a      	cmp	r2, r3
 80063e0:	d900      	bls.n	80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80063e2:	e20c      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	2380      	movs	r3, #128	@ 0x80
 80063e8:	01db      	lsls	r3, r3, #7
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d100      	bne.n	80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 80063ee:	e0a5      	b.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	2380      	movs	r3, #128	@ 0x80
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d900      	bls.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80063fa:	e200      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	2380      	movs	r3, #128	@ 0x80
 8006400:	011b      	lsls	r3, r3, #4
 8006402:	429a      	cmp	r2, r3
 8006404:	d100      	bne.n	8006408 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006406:	e0fc      	b.n	8006602 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	2380      	movs	r3, #128	@ 0x80
 800640c:	011b      	lsls	r3, r3, #4
 800640e:	429a      	cmp	r2, r3
 8006410:	d900      	bls.n	8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006412:	e1f4      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	2380      	movs	r3, #128	@ 0x80
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	429a      	cmp	r2, r3
 800641c:	d100      	bne.n	8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 800641e:	e181      	b.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	2380      	movs	r3, #128	@ 0x80
 8006424:	00db      	lsls	r3, r3, #3
 8006426:	429a      	cmp	r2, r3
 8006428:	d900      	bls.n	800642c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800642a:	e1e8      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	2380      	movs	r3, #128	@ 0x80
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	429a      	cmp	r2, r3
 8006434:	d100      	bne.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8006436:	e135      	b.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	2380      	movs	r3, #128	@ 0x80
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	429a      	cmp	r2, r3
 8006440:	d900      	bls.n	8006444 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8006442:	e1dc      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b20      	cmp	r3, #32
 8006448:	d100      	bne.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800644a:	e0af      	b.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2b20      	cmp	r3, #32
 8006450:	d900      	bls.n	8006454 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8006452:	e1d4      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d003      	beq.n	8006462 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b10      	cmp	r3, #16
 800645e:	d033      	beq.n	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8006460:	e1cd      	b.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006462:	4b7c      	ldr	r3, [pc, #496]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006466:	2203      	movs	r2, #3
 8006468:	4013      	ands	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d104      	bne.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0x174>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006472:	f7ff fdb9 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 8006476:	0003      	movs	r3, r0
 8006478:	617b      	str	r3, [r7, #20]
        break;
 800647a:	e1c2      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d104      	bne.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x184>
          frequency = HAL_RCC_GetSysClockFreq();
 8006482:	f7ff fd27 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 8006486:	0003      	movs	r3, r0
 8006488:	617b      	str	r3, [r7, #20]
        break;
 800648a:	e1ba      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800648c:	4b71      	ldr	r3, [pc, #452]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	2380      	movs	r3, #128	@ 0x80
 8006492:	00db      	lsls	r3, r3, #3
 8006494:	401a      	ands	r2, r3
 8006496:	2380      	movs	r3, #128	@ 0x80
 8006498:	00db      	lsls	r3, r3, #3
 800649a:	429a      	cmp	r2, r3
 800649c:	d105      	bne.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d102      	bne.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
          frequency = HSI_VALUE;
 80064a4:	4b6d      	ldr	r3, [pc, #436]	@ (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80064a6:	617b      	str	r3, [r7, #20]
        break;
 80064a8:	e1ab      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80064aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80064ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ae:	2202      	movs	r2, #2
 80064b0:	4013      	ands	r3, r2
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d000      	beq.n	80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 80064b6:	e1a4      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2b03      	cmp	r3, #3
 80064bc:	d000      	beq.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 80064be:	e1a0      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
          frequency = LSE_VALUE;
 80064c0:	2380      	movs	r3, #128	@ 0x80
 80064c2:	021b      	lsls	r3, r3, #8
 80064c4:	617b      	str	r3, [r7, #20]
        break;
 80064c6:	e19c      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80064c8:	4b62      	ldr	r3, [pc, #392]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80064ca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064cc:	23c0      	movs	r3, #192	@ 0xc0
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	4013      	ands	r3, r2
 80064d2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d104      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 80064da:	f7ff fd85 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 80064de:	0003      	movs	r3, r0
 80064e0:	617b      	str	r3, [r7, #20]
        break;
 80064e2:	e190      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	2380      	movs	r3, #128	@ 0x80
 80064e8:	00db      	lsls	r3, r3, #3
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d104      	bne.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80064ee:	f7ff fcf1 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 80064f2:	0003      	movs	r3, r0
 80064f4:	617b      	str	r3, [r7, #20]
        break;
 80064f6:	e186      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80064f8:	4b56      	ldr	r3, [pc, #344]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	2380      	movs	r3, #128	@ 0x80
 80064fe:	00db      	lsls	r3, r3, #3
 8006500:	401a      	ands	r2, r3
 8006502:	2380      	movs	r3, #128	@ 0x80
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	429a      	cmp	r2, r3
 8006508:	d107      	bne.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x212>
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	2380      	movs	r3, #128	@ 0x80
 800650e:	011b      	lsls	r3, r3, #4
 8006510:	429a      	cmp	r2, r3
 8006512:	d102      	bne.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x212>
          frequency = HSI_VALUE;
 8006514:	4b51      	ldr	r3, [pc, #324]	@ (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006516:	617b      	str	r3, [r7, #20]
        break;
 8006518:	e175      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800651a:	4b4e      	ldr	r3, [pc, #312]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800651c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800651e:	2202      	movs	r2, #2
 8006520:	4013      	ands	r3, r2
 8006522:	2b02      	cmp	r3, #2
 8006524:	d000      	beq.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
 8006526:	e16e      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	23c0      	movs	r3, #192	@ 0xc0
 800652c:	011b      	lsls	r3, r3, #4
 800652e:	429a      	cmp	r2, r3
 8006530:	d000      	beq.n	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8006532:	e168      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
          frequency = LSE_VALUE;
 8006534:	2380      	movs	r3, #128	@ 0x80
 8006536:	021b      	lsls	r3, r3, #8
 8006538:	617b      	str	r3, [r7, #20]
        break;
 800653a:	e164      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800653c:	4b45      	ldr	r3, [pc, #276]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800653e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006540:	0f9b      	lsrs	r3, r3, #30
 8006542:	079b      	lsls	r3, r3, #30
 8006544:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = HAL_RCC_GetSysClockFreq();
 800654c:	f7ff fcc2 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 8006550:	0003      	movs	r3, r0
 8006552:	617b      	str	r3, [r7, #20]
        break;
 8006554:	e159      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	2380      	movs	r3, #128	@ 0x80
 800655a:	061b      	lsls	r3, r3, #24
 800655c:	429a      	cmp	r2, r3
 800655e:	d102      	bne.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
          frequency = HSI_VALUE;
 8006560:	4b3e      	ldr	r3, [pc, #248]	@ (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006562:	617b      	str	r3, [r7, #20]
        break;
 8006564:	e151      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	2380      	movs	r3, #128	@ 0x80
 800656a:	05db      	lsls	r3, r3, #23
 800656c:	429a      	cmp	r2, r3
 800656e:	d000      	beq.n	8006572 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006570:	e14b      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8006572:	4b38      	ldr	r3, [pc, #224]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006574:	68da      	ldr	r2, [r3, #12]
 8006576:	2380      	movs	r3, #128	@ 0x80
 8006578:	025b      	lsls	r3, r3, #9
 800657a:	4013      	ands	r3, r2
 800657c:	d100      	bne.n	8006580 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 800657e:	e144      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006580:	4b34      	ldr	r3, [pc, #208]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	0a1b      	lsrs	r3, r3, #8
 8006586:	227f      	movs	r2, #127	@ 0x7f
 8006588:	4013      	ands	r3, r2
 800658a:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	435a      	muls	r2, r3
 8006592:	4b30      	ldr	r3, [pc, #192]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	0c5b      	lsrs	r3, r3, #17
 8006598:	211f      	movs	r1, #31
 800659a:	400b      	ands	r3, r1
 800659c:	3301      	adds	r3, #1
 800659e:	0019      	movs	r1, r3
 80065a0:	0010      	movs	r0, r2
 80065a2:	f7f9 fdaf 	bl	8000104 <__udivsi3>
 80065a6:	0003      	movs	r3, r0
 80065a8:	617b      	str	r3, [r7, #20]
        break;
 80065aa:	e12e      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80065ac:	4b29      	ldr	r3, [pc, #164]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80065ae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065b0:	23c0      	movs	r3, #192	@ 0xc0
 80065b2:	019b      	lsls	r3, r3, #6
 80065b4:	4013      	ands	r3, r2
 80065b6:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d104      	bne.n	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
          frequency = HAL_RCC_GetPCLK1Freq();
 80065be:	f7ff fd13 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 80065c2:	0003      	movs	r3, r0
 80065c4:	617b      	str	r3, [r7, #20]
        break;
 80065c6:	e122      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	2380      	movs	r3, #128	@ 0x80
 80065cc:	015b      	lsls	r3, r3, #5
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d104      	bne.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
          frequency = HAL_RCC_GetSysClockFreq();
 80065d2:	f7ff fc7f 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 80065d6:	0003      	movs	r3, r0
 80065d8:	617b      	str	r3, [r7, #20]
        break;
 80065da:	e118      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80065dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	2380      	movs	r3, #128	@ 0x80
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	401a      	ands	r2, r3
 80065e6:	2380      	movs	r3, #128	@ 0x80
 80065e8:	00db      	lsls	r3, r3, #3
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d000      	beq.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80065ee:	e10e      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	2380      	movs	r3, #128	@ 0x80
 80065f4:	019b      	lsls	r3, r3, #6
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d000      	beq.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80065fa:	e108      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          frequency = HSI_VALUE;
 80065fc:	4b17      	ldr	r3, [pc, #92]	@ (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80065fe:	617b      	str	r3, [r7, #20]
        break;
 8006600:	e105      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8006602:	4b14      	ldr	r3, [pc, #80]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006604:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006606:	23c0      	movs	r3, #192	@ 0xc0
 8006608:	021b      	lsls	r3, r3, #8
 800660a:	4013      	ands	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	2380      	movs	r3, #128	@ 0x80
 8006612:	01db      	lsls	r3, r3, #7
 8006614:	429a      	cmp	r2, r3
 8006616:	d123      	bne.n	8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8006618:	4b0e      	ldr	r3, [pc, #56]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	2380      	movs	r3, #128	@ 0x80
 800661e:	025b      	lsls	r3, r3, #9
 8006620:	4013      	ands	r3, r2
 8006622:	d100      	bne.n	8006626 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8006624:	e0f5      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006626:	4b0b      	ldr	r3, [pc, #44]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	0a1b      	lsrs	r3, r3, #8
 800662c:	227f      	movs	r2, #127	@ 0x7f
 800662e:	4013      	ands	r3, r2
 8006630:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	68ba      	ldr	r2, [r7, #8]
 8006636:	435a      	muls	r2, r3
 8006638:	4b06      	ldr	r3, [pc, #24]	@ (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	0c5b      	lsrs	r3, r3, #17
 800663e:	211f      	movs	r1, #31
 8006640:	400b      	ands	r3, r1
 8006642:	3301      	adds	r3, #1
 8006644:	0019      	movs	r1, r3
 8006646:	0010      	movs	r0, r2
 8006648:	f7f9 fd5c 	bl	8000104 <__udivsi3>
 800664c:	0003      	movs	r3, r0
 800664e:	617b      	str	r3, [r7, #20]
        break;
 8006650:	e0df      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8006652:	46c0      	nop			@ (mov r8, r8)
 8006654:	40021000 	.word	0x40021000
 8006658:	0007a120 	.word	0x0007a120
 800665c:	00f42400 	.word	0x00f42400
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d104      	bne.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          frequency = HAL_RCC_GetSysClockFreq();
 8006666:	f7ff fc35 	bl	8005ed4 <HAL_RCC_GetSysClockFreq>
 800666a:	0003      	movs	r3, r0
 800666c:	617b      	str	r3, [r7, #20]
        break;
 800666e:	e0d0      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8006670:	4b6e      	ldr	r3, [pc, #440]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	2380      	movs	r3, #128	@ 0x80
 8006676:	00db      	lsls	r3, r3, #3
 8006678:	401a      	ands	r2, r3
 800667a:	2380      	movs	r3, #128	@ 0x80
 800667c:	00db      	lsls	r3, r3, #3
 800667e:	429a      	cmp	r2, r3
 8006680:	d107      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	2380      	movs	r3, #128	@ 0x80
 8006686:	021b      	lsls	r3, r3, #8
 8006688:	429a      	cmp	r2, r3
 800668a:	d102      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
          frequency = HSI_VALUE;
 800668c:	4b68      	ldr	r3, [pc, #416]	@ (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800668e:	617b      	str	r3, [r7, #20]
        break;
 8006690:	e0bf      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	23c0      	movs	r3, #192	@ 0xc0
 8006696:	021b      	lsls	r3, r3, #8
 8006698:	429a      	cmp	r2, r3
 800669a:	d000      	beq.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800669c:	e0b9      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 800669e:	4b65      	ldr	r3, [pc, #404]	@ (8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80066a0:	617b      	str	r3, [r7, #20]
        break;
 80066a2:	e0b6      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80066a4:	4b61      	ldr	r3, [pc, #388]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80066a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066a8:	23c0      	movs	r3, #192	@ 0xc0
 80066aa:	031b      	lsls	r3, r3, #12
 80066ac:	4013      	ands	r3, r2
 80066ae:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d104      	bne.n	80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80066b6:	f7ff fc97 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 80066ba:	0003      	movs	r3, r0
 80066bc:	617b      	str	r3, [r7, #20]
        break;
 80066be:	e0aa      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80066c0:	4b5a      	ldr	r3, [pc, #360]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80066c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c4:	2202      	movs	r2, #2
 80066c6:	4013      	ands	r3, r2
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d108      	bne.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	2380      	movs	r3, #128	@ 0x80
 80066d0:	02db      	lsls	r3, r3, #11
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d103      	bne.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = LSI_VALUE;
 80066d6:	23fa      	movs	r3, #250	@ 0xfa
 80066d8:	01db      	lsls	r3, r3, #7
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	e021      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80066de:	4b53      	ldr	r3, [pc, #332]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	2380      	movs	r3, #128	@ 0x80
 80066e4:	00db      	lsls	r3, r3, #3
 80066e6:	401a      	ands	r2, r3
 80066e8:	2380      	movs	r3, #128	@ 0x80
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d107      	bne.n	8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	2380      	movs	r3, #128	@ 0x80
 80066f4:	031b      	lsls	r3, r3, #12
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d102      	bne.n	8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          frequency = HSI_VALUE;
 80066fa:	4b4d      	ldr	r3, [pc, #308]	@ (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80066fc:	617b      	str	r3, [r7, #20]
 80066fe:	e010      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006700:	4b4a      	ldr	r3, [pc, #296]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006704:	2202      	movs	r2, #2
 8006706:	4013      	ands	r3, r2
 8006708:	2b02      	cmp	r3, #2
 800670a:	d000      	beq.n	800670e <HAL_RCCEx_GetPeriphCLKFreq+0x406>
 800670c:	e083      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	23c0      	movs	r3, #192	@ 0xc0
 8006712:	031b      	lsls	r3, r3, #12
 8006714:	429a      	cmp	r2, r3
 8006716:	d000      	beq.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8006718:	e07d      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
          frequency = LSE_VALUE;
 800671a:	2380      	movs	r3, #128	@ 0x80
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	617b      	str	r3, [r7, #20]
        break;
 8006720:	e079      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8006722:	e078      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006724:	4b41      	ldr	r3, [pc, #260]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006726:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006728:	23c0      	movs	r3, #192	@ 0xc0
 800672a:	039b      	lsls	r3, r3, #14
 800672c:	4013      	ands	r3, r2
 800672e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d104      	bne.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006736:	f7ff fc57 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 800673a:	0003      	movs	r3, r0
 800673c:	617b      	str	r3, [r7, #20]
        break;
 800673e:	e06c      	b.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006740:	4b3a      	ldr	r3, [pc, #232]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006744:	2202      	movs	r2, #2
 8006746:	4013      	ands	r3, r2
 8006748:	2b02      	cmp	r3, #2
 800674a:	d108      	bne.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	2380      	movs	r3, #128	@ 0x80
 8006750:	035b      	lsls	r3, r3, #13
 8006752:	429a      	cmp	r2, r3
 8006754:	d103      	bne.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          frequency = LSI_VALUE;
 8006756:	23fa      	movs	r3, #250	@ 0xfa
 8006758:	01db      	lsls	r3, r3, #7
 800675a:	617b      	str	r3, [r7, #20]
 800675c:	e01f      	b.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800675e:	4b33      	ldr	r3, [pc, #204]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	2380      	movs	r3, #128	@ 0x80
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	401a      	ands	r2, r3
 8006768:	2380      	movs	r3, #128	@ 0x80
 800676a:	00db      	lsls	r3, r3, #3
 800676c:	429a      	cmp	r2, r3
 800676e:	d107      	bne.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	2380      	movs	r3, #128	@ 0x80
 8006774:	039b      	lsls	r3, r3, #14
 8006776:	429a      	cmp	r2, r3
 8006778:	d102      	bne.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HSI_VALUE;
 800677a:	4b2d      	ldr	r3, [pc, #180]	@ (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800677c:	617b      	str	r3, [r7, #20]
 800677e:	e00e      	b.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006780:	4b2a      	ldr	r3, [pc, #168]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006784:	2202      	movs	r2, #2
 8006786:	4013      	ands	r3, r2
 8006788:	2b02      	cmp	r3, #2
 800678a:	d146      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	23c0      	movs	r3, #192	@ 0xc0
 8006790:	039b      	lsls	r3, r3, #14
 8006792:	429a      	cmp	r2, r3
 8006794:	d141      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
          frequency = LSE_VALUE;
 8006796:	2380      	movs	r3, #128	@ 0x80
 8006798:	021b      	lsls	r3, r3, #8
 800679a:	617b      	str	r3, [r7, #20]
        break;
 800679c:	e03d      	b.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 800679e:	e03c      	b.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 80067a0:	4b22      	ldr	r3, [pc, #136]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80067a2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067a4:	2380      	movs	r3, #128	@ 0x80
 80067a6:	03db      	lsls	r3, r3, #15
 80067a8:	4013      	ands	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	2380      	movs	r3, #128	@ 0x80
 80067b0:	03db      	lsls	r3, r3, #15
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d11b      	bne.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80067b6:	4b1d      	ldr	r3, [pc, #116]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80067b8:	68da      	ldr	r2, [r3, #12]
 80067ba:	2380      	movs	r3, #128	@ 0x80
 80067bc:	045b      	lsls	r3, r3, #17
 80067be:	4013      	ands	r3, r2
 80067c0:	d02d      	beq.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80067c2:	4b1a      	ldr	r3, [pc, #104]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	0a1b      	lsrs	r3, r3, #8
 80067c8:	227f      	movs	r2, #127	@ 0x7f
 80067ca:	4013      	ands	r3, r2
 80067cc:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	435a      	muls	r2, r3
 80067d4:	4b15      	ldr	r3, [pc, #84]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	0e5b      	lsrs	r3, r3, #25
 80067da:	2107      	movs	r1, #7
 80067dc:	400b      	ands	r3, r1
 80067de:	3301      	adds	r3, #1
 80067e0:	0019      	movs	r1, r3
 80067e2:	0010      	movs	r0, r2
 80067e4:	f7f9 fc8e 	bl	8000104 <__udivsi3>
 80067e8:	0003      	movs	r3, r0
 80067ea:	617b      	str	r3, [r7, #20]
        break;
 80067ec:	e017      	b.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d114      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          frequency = HAL_RCC_GetPCLK1Freq();
 80067f4:	f7ff fbf8 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 80067f8:	0003      	movs	r3, r0
 80067fa:	617b      	str	r3, [r7, #20]
        break;
 80067fc:	e00f      	b.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        break;
 80067fe:	46c0      	nop			@ (mov r8, r8)
 8006800:	e00e      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006802:	46c0      	nop			@ (mov r8, r8)
 8006804:	e00c      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006806:	46c0      	nop			@ (mov r8, r8)
 8006808:	e00a      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800680a:	46c0      	nop			@ (mov r8, r8)
 800680c:	e008      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800680e:	46c0      	nop			@ (mov r8, r8)
 8006810:	e006      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006812:	46c0      	nop			@ (mov r8, r8)
 8006814:	e004      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8006816:	46c0      	nop			@ (mov r8, r8)
 8006818:	e002      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800681a:	46c0      	nop			@ (mov r8, r8)
 800681c:	e000      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 800681e:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (frequency);
 8006820:	697b      	ldr	r3, [r7, #20]
}
 8006822:	0018      	movs	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	b006      	add	sp, #24
 8006828:	bd80      	pop	{r7, pc}
 800682a:	46c0      	nop			@ (mov r8, r8)
 800682c:	40021000 	.word	0x40021000
 8006830:	00f42400 	.word	0x00f42400
 8006834:	00bb8000 	.word	0x00bb8000

08006838 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006838:	b5b0      	push	{r4, r5, r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006840:	230f      	movs	r3, #15
 8006842:	18fb      	adds	r3, r7, r3
 8006844:	2201      	movs	r2, #1
 8006846:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d100      	bne.n	8006850 <HAL_RTC_Init+0x18>
 800684e:	e08c      	b.n	800696a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2229      	movs	r2, #41	@ 0x29
 8006854:	5c9b      	ldrb	r3, [r3, r2]
 8006856:	b2db      	uxtb	r3, r3
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10b      	bne.n	8006874 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2228      	movs	r2, #40	@ 0x28
 8006860:	2100      	movs	r1, #0
 8006862:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2288      	movs	r2, #136	@ 0x88
 8006868:	0212      	lsls	r2, r2, #8
 800686a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	0018      	movs	r0, r3
 8006870:	f7fc fd2a 	bl	80032c8 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2229      	movs	r2, #41	@ 0x29
 8006878:	2102      	movs	r1, #2
 800687a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	2210      	movs	r2, #16
 8006884:	4013      	ands	r3, r2
 8006886:	2b10      	cmp	r3, #16
 8006888:	d062      	beq.n	8006950 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	22ca      	movs	r2, #202	@ 0xca
 8006890:	625a      	str	r2, [r3, #36]	@ 0x24
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2253      	movs	r2, #83	@ 0x53
 8006898:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800689a:	250f      	movs	r5, #15
 800689c:	197c      	adds	r4, r7, r5
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	0018      	movs	r0, r3
 80068a2:	f000 fc27 	bl	80070f4 <RTC_EnterInitMode>
 80068a6:	0003      	movs	r3, r0
 80068a8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80068aa:	0028      	movs	r0, r5
 80068ac:	183b      	adds	r3, r7, r0
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d12c      	bne.n	800690e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	699a      	ldr	r2, [r3, #24]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	492e      	ldr	r1, [pc, #184]	@ (8006978 <HAL_RTC_Init+0x140>)
 80068c0:	400a      	ands	r2, r1
 80068c2:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6999      	ldr	r1, [r3, #24]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	689a      	ldr	r2, [r3, #8]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	69db      	ldr	r3, [r3, #28]
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	430a      	orrs	r2, r1
 80068e0:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	6912      	ldr	r2, [r2, #16]
 80068ea:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6919      	ldr	r1, [r3, #16]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	041a      	lsls	r2, r3, #16
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	430a      	orrs	r2, r1
 80068fe:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006900:	183c      	adds	r4, r7, r0
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	0018      	movs	r0, r3
 8006906:	f000 fc37 	bl	8007178 <RTC_ExitInitMode>
 800690a:	0003      	movs	r3, r0
 800690c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800690e:	230f      	movs	r3, #15
 8006910:	18fb      	adds	r3, r7, r3
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d116      	bne.n	8006946 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	699a      	ldr	r2, [r3, #24]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	00d2      	lsls	r2, r2, #3
 8006924:	08d2      	lsrs	r2, r2, #3
 8006926:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6999      	ldr	r1, [r3, #24]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	431a      	orrs	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	431a      	orrs	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	430a      	orrs	r2, r1
 8006944:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	22ff      	movs	r2, #255	@ 0xff
 800694c:	625a      	str	r2, [r3, #36]	@ 0x24
 800694e:	e003      	b.n	8006958 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006950:	230f      	movs	r3, #15
 8006952:	18fb      	adds	r3, r7, r3
 8006954:	2200      	movs	r2, #0
 8006956:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8006958:	230f      	movs	r3, #15
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d103      	bne.n	800696a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2229      	movs	r2, #41	@ 0x29
 8006966:	2101      	movs	r1, #1
 8006968:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800696a:	230f      	movs	r3, #15
 800696c:	18fb      	adds	r3, r7, r3
 800696e:	781b      	ldrb	r3, [r3, #0]
}
 8006970:	0018      	movs	r0, r3
 8006972:	46bd      	mov	sp, r7
 8006974:	b004      	add	sp, #16
 8006976:	bdb0      	pop	{r4, r5, r7, pc}
 8006978:	fb8fffbf 	.word	0xfb8fffbf

0800697c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800697c:	b5b0      	push	{r4, r5, r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2228      	movs	r2, #40	@ 0x28
 800698c:	5c9b      	ldrb	r3, [r3, r2]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d101      	bne.n	8006996 <HAL_RTC_SetTime+0x1a>
 8006992:	2302      	movs	r3, #2
 8006994:	e092      	b.n	8006abc <HAL_RTC_SetTime+0x140>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2228      	movs	r2, #40	@ 0x28
 800699a:	2101      	movs	r1, #1
 800699c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2229      	movs	r2, #41	@ 0x29
 80069a2:	2102      	movs	r1, #2
 80069a4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	22ca      	movs	r2, #202	@ 0xca
 80069ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2253      	movs	r2, #83	@ 0x53
 80069b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80069b6:	2513      	movs	r5, #19
 80069b8:	197c      	adds	r4, r7, r5
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	0018      	movs	r0, r3
 80069be:	f000 fb99 	bl	80070f4 <RTC_EnterInitMode>
 80069c2:	0003      	movs	r3, r0
 80069c4:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80069c6:	197b      	adds	r3, r7, r5
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d162      	bne.n	8006a94 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d125      	bne.n	8006a20 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	2240      	movs	r2, #64	@ 0x40
 80069dc:	4013      	ands	r3, r2
 80069de:	d102      	bne.n	80069e6 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	2200      	movs	r2, #0
 80069e4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	0018      	movs	r0, r3
 80069ec:	f000 fc08 	bl	8007200 <RTC_ByteToBcd2>
 80069f0:	0003      	movs	r3, r0
 80069f2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	785b      	ldrb	r3, [r3, #1]
 80069f8:	0018      	movs	r0, r3
 80069fa:	f000 fc01 	bl	8007200 <RTC_ByteToBcd2>
 80069fe:	0003      	movs	r3, r0
 8006a00:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006a02:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	789b      	ldrb	r3, [r3, #2]
 8006a08:	0018      	movs	r0, r3
 8006a0a:	f000 fbf9 	bl	8007200 <RTC_ByteToBcd2>
 8006a0e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006a10:	0022      	movs	r2, r4
 8006a12:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	78db      	ldrb	r3, [r3, #3]
 8006a18:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]
 8006a1e:	e017      	b.n	8006a50 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	2240      	movs	r2, #64	@ 0x40
 8006a28:	4013      	ands	r3, r2
 8006a2a:	d102      	bne.n	8006a32 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	785b      	ldrb	r3, [r3, #1]
 8006a3c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006a3e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006a40:	68ba      	ldr	r2, [r7, #8]
 8006a42:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006a44:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	78db      	ldrb	r3, [r3, #3]
 8006a4a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	491b      	ldr	r1, [pc, #108]	@ (8006ac4 <HAL_RTC_SetTime+0x148>)
 8006a58:	400a      	ands	r2, r1
 8006a5a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699a      	ldr	r2, [r3, #24]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4918      	ldr	r1, [pc, #96]	@ (8006ac8 <HAL_RTC_SetTime+0x14c>)
 8006a68:	400a      	ands	r2, r1
 8006a6a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6999      	ldr	r1, [r3, #24]
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	431a      	orrs	r2, r3
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a84:	2313      	movs	r3, #19
 8006a86:	18fc      	adds	r4, r7, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	0018      	movs	r0, r3
 8006a8c:	f000 fb74 	bl	8007178 <RTC_ExitInitMode>
 8006a90:	0003      	movs	r3, r0
 8006a92:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	22ff      	movs	r2, #255	@ 0xff
 8006a9a:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8006a9c:	2313      	movs	r3, #19
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d103      	bne.n	8006aae <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2229      	movs	r2, #41	@ 0x29
 8006aaa:	2101      	movs	r1, #1
 8006aac:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2228      	movs	r2, #40	@ 0x28
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	5499      	strb	r1, [r3, r2]

  return status;
 8006ab6:	2313      	movs	r3, #19
 8006ab8:	18fb      	adds	r3, r7, r3
 8006aba:	781b      	ldrb	r3, [r3, #0]
}
 8006abc:	0018      	movs	r0, r3
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	b006      	add	sp, #24
 8006ac2:	bdb0      	pop	{r4, r5, r7, pc}
 8006ac4:	007f7f7f 	.word	0x007f7f7f
 8006ac8:	fffbffff 	.word	0xfffbffff

08006acc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	689a      	ldr	r2, [r3, #8]
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	045b      	lsls	r3, r3, #17
 8006aea:	0c5a      	lsrs	r2, r3, #17
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a22      	ldr	r2, [pc, #136]	@ (8006b80 <HAL_RTC_GetTime+0xb4>)
 8006af8:	4013      	ands	r3, r2
 8006afa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	0c1b      	lsrs	r3, r3, #16
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	223f      	movs	r2, #63	@ 0x3f
 8006b04:	4013      	ands	r3, r2
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	0a1b      	lsrs	r3, r3, #8
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	227f      	movs	r2, #127	@ 0x7f
 8006b14:	4013      	ands	r3, r2
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	227f      	movs	r2, #127	@ 0x7f
 8006b22:	4013      	ands	r3, r2
 8006b24:	b2da      	uxtb	r2, r3
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	0d9b      	lsrs	r3, r3, #22
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	2201      	movs	r2, #1
 8006b32:	4013      	ands	r3, r2
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d11a      	bne.n	8006b76 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	0018      	movs	r0, r3
 8006b46:	f000 fb83 	bl	8007250 <RTC_Bcd2ToByte>
 8006b4a:	0003      	movs	r3, r0
 8006b4c:	001a      	movs	r2, r3
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	785b      	ldrb	r3, [r3, #1]
 8006b56:	0018      	movs	r0, r3
 8006b58:	f000 fb7a 	bl	8007250 <RTC_Bcd2ToByte>
 8006b5c:	0003      	movs	r3, r0
 8006b5e:	001a      	movs	r2, r3
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	789b      	ldrb	r3, [r3, #2]
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f000 fb71 	bl	8007250 <RTC_Bcd2ToByte>
 8006b6e:	0003      	movs	r3, r0
 8006b70:	001a      	movs	r2, r3
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	0018      	movs	r0, r3
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	b006      	add	sp, #24
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	007f7f7f 	.word	0x007f7f7f

08006b84 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	4a21      	ldr	r2, [pc, #132]	@ (8006c1c <HAL_RTC_GetDate+0x98>)
 8006b98:	4013      	ands	r3, r2
 8006b9a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	0c1b      	lsrs	r3, r3, #16
 8006ba0:	b2da      	uxtb	r2, r3
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	0a1b      	lsrs	r3, r3, #8
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	221f      	movs	r2, #31
 8006bae:	4013      	ands	r3, r2
 8006bb0:	b2da      	uxtb	r2, r3
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	223f      	movs	r2, #63	@ 0x3f
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	b2da      	uxtb	r2, r3
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	0b5b      	lsrs	r3, r3, #13
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	2207      	movs	r2, #7
 8006bcc:	4013      	ands	r3, r2
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d11a      	bne.n	8006c10 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	78db      	ldrb	r3, [r3, #3]
 8006bde:	0018      	movs	r0, r3
 8006be0:	f000 fb36 	bl	8007250 <RTC_Bcd2ToByte>
 8006be4:	0003      	movs	r3, r0
 8006be6:	001a      	movs	r2, r3
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	785b      	ldrb	r3, [r3, #1]
 8006bf0:	0018      	movs	r0, r3
 8006bf2:	f000 fb2d 	bl	8007250 <RTC_Bcd2ToByte>
 8006bf6:	0003      	movs	r3, r0
 8006bf8:	001a      	movs	r2, r3
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	789b      	ldrb	r3, [r3, #2]
 8006c02:	0018      	movs	r0, r3
 8006c04:	f000 fb24 	bl	8007250 <RTC_Bcd2ToByte>
 8006c08:	0003      	movs	r3, r0
 8006c0a:	001a      	movs	r2, r3
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	0018      	movs	r0, r3
 8006c14:	46bd      	mov	sp, r7
 8006c16:	b006      	add	sp, #24
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	46c0      	nop			@ (mov r8, r8)
 8006c1c:	00ffff3f 	.word	0x00ffff3f

08006c20 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006c20:	b590      	push	{r4, r7, lr}
 8006c22:	b089      	sub	sp, #36	@ 0x24
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2228      	movs	r2, #40	@ 0x28
 8006c30:	5c9b      	ldrb	r3, [r3, r2]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d101      	bne.n	8006c3a <HAL_RTC_SetAlarm_IT+0x1a>
 8006c36:	2302      	movs	r3, #2
 8006c38:	e127      	b.n	8006e8a <HAL_RTC_SetAlarm_IT+0x26a>
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2228      	movs	r2, #40	@ 0x28
 8006c3e:	2101      	movs	r1, #1
 8006c40:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2229      	movs	r2, #41	@ 0x29
 8006c46:	2102      	movs	r1, #2
 8006c48:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d136      	bne.n	8006cbe <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	2240      	movs	r2, #64	@ 0x40
 8006c58:	4013      	ands	r3, r2
 8006c5a:	d102      	bne.n	8006c62 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	0018      	movs	r0, r3
 8006c68:	f000 faca 	bl	8007200 <RTC_ByteToBcd2>
 8006c6c:	0003      	movs	r3, r0
 8006c6e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	785b      	ldrb	r3, [r3, #1]
 8006c74:	0018      	movs	r0, r3
 8006c76:	f000 fac3 	bl	8007200 <RTC_ByteToBcd2>
 8006c7a:	0003      	movs	r3, r0
 8006c7c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006c7e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	789b      	ldrb	r3, [r3, #2]
 8006c84:	0018      	movs	r0, r3
 8006c86:	f000 fabb 	bl	8007200 <RTC_ByteToBcd2>
 8006c8a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006c8c:	0022      	movs	r2, r4
 8006c8e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	78db      	ldrb	r3, [r3, #3]
 8006c94:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006c96:	431a      	orrs	r2, r3
 8006c98:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	5c9b      	ldrb	r3, [r3, r2]
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	f000 faad 	bl	8007200 <RTC_ByteToBcd2>
 8006ca6:	0003      	movs	r3, r0
 8006ca8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006caa:	0022      	movs	r2, r4
 8006cac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006cb2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	61fb      	str	r3, [r7, #28]
 8006cbc:	e022      	b.n	8006d04 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	2240      	movs	r2, #64	@ 0x40
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	d102      	bne.n	8006cd0 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	785b      	ldrb	r3, [r3, #1]
 8006cda:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006cdc:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006ce2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	78db      	ldrb	r3, [r3, #3]
 8006ce8:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006cea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	2120      	movs	r1, #32
 8006cf0:	5c5b      	ldrb	r3, [r3, r1]
 8006cf2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006cf4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006cfa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006d00:	4313      	orrs	r3, r2
 8006d02:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	22ca      	movs	r2, #202	@ 0xca
 8006d16:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2253      	movs	r2, #83	@ 0x53
 8006d1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d24:	2380      	movs	r3, #128	@ 0x80
 8006d26:	005b      	lsls	r3, r3, #1
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d14c      	bne.n	8006dc6 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	699a      	ldr	r2, [r3, #24]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4957      	ldr	r1, [pc, #348]	@ (8006e94 <HAL_RTC_SetAlarm_IT+0x274>)
 8006d38:	400a      	ands	r2, r1
 8006d3a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2101      	movs	r1, #1
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8006d4c:	f7fc fd7a 	bl	8003844 <HAL_GetTick>
 8006d50:	0003      	movs	r3, r0
 8006d52:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006d54:	e016      	b.n	8006d84 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006d56:	f7fc fd75 	bl	8003844 <HAL_GetTick>
 8006d5a:	0002      	movs	r2, r0
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	1ad2      	subs	r2, r2, r3
 8006d60:	23fa      	movs	r3, #250	@ 0xfa
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d90d      	bls.n	8006d84 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	22ff      	movs	r2, #255	@ 0xff
 8006d6e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2229      	movs	r2, #41	@ 0x29
 8006d74:	2103      	movs	r1, #3
 8006d76:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2228      	movs	r2, #40	@ 0x28
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006d80:	2303      	movs	r3, #3
 8006d82:	e082      	b.n	8006e8a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	d0e2      	beq.n	8006d56 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	69fa      	ldr	r2, [r7, #28]
 8006d96:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	69ba      	ldr	r2, [r7, #24]
 8006d9e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	699a      	ldr	r2, [r3, #24]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2180      	movs	r1, #128	@ 0x80
 8006dac:	0049      	lsls	r1, r1, #1
 8006dae:	430a      	orrs	r2, r1
 8006db0:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	699a      	ldr	r2, [r3, #24]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2180      	movs	r1, #128	@ 0x80
 8006dbe:	0149      	lsls	r1, r1, #5
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	619a      	str	r2, [r3, #24]
 8006dc4:	e04b      	b.n	8006e5e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	699a      	ldr	r2, [r3, #24]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4931      	ldr	r1, [pc, #196]	@ (8006e98 <HAL_RTC_SetAlarm_IT+0x278>)
 8006dd2:	400a      	ands	r2, r1
 8006dd4:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2102      	movs	r1, #2
 8006de2:	430a      	orrs	r2, r1
 8006de4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8006de6:	f7fc fd2d 	bl	8003844 <HAL_GetTick>
 8006dea:	0003      	movs	r3, r0
 8006dec:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006dee:	e016      	b.n	8006e1e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006df0:	f7fc fd28 	bl	8003844 <HAL_GetTick>
 8006df4:	0002      	movs	r2, r0
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	1ad2      	subs	r2, r2, r3
 8006dfa:	23fa      	movs	r3, #250	@ 0xfa
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d90d      	bls.n	8006e1e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	22ff      	movs	r2, #255	@ 0xff
 8006e08:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2229      	movs	r2, #41	@ 0x29
 8006e0e:	2103      	movs	r1, #3
 8006e10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2228      	movs	r2, #40	@ 0x28
 8006e16:	2100      	movs	r1, #0
 8006e18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	e035      	b.n	8006e8a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	2202      	movs	r2, #2
 8006e26:	4013      	ands	r3, r2
 8006e28:	d0e2      	beq.n	8006df0 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69fa      	ldr	r2, [r7, #28]
 8006e30:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	69ba      	ldr	r2, [r7, #24]
 8006e38:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	699a      	ldr	r2, [r3, #24]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2180      	movs	r1, #128	@ 0x80
 8006e46:	0089      	lsls	r1, r1, #2
 8006e48:	430a      	orrs	r2, r1
 8006e4a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	699a      	ldr	r2, [r3, #24]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2180      	movs	r1, #128	@ 0x80
 8006e58:	0189      	lsls	r1, r1, #6
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006e5e:	4a0f      	ldr	r2, [pc, #60]	@ (8006e9c <HAL_RTC_SetAlarm_IT+0x27c>)
 8006e60:	2380      	movs	r3, #128	@ 0x80
 8006e62:	58d3      	ldr	r3, [r2, r3]
 8006e64:	490d      	ldr	r1, [pc, #52]	@ (8006e9c <HAL_RTC_SetAlarm_IT+0x27c>)
 8006e66:	2280      	movs	r2, #128	@ 0x80
 8006e68:	0312      	lsls	r2, r2, #12
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	2280      	movs	r2, #128	@ 0x80
 8006e6e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	22ff      	movs	r2, #255	@ 0xff
 8006e76:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2229      	movs	r2, #41	@ 0x29
 8006e7c:	2101      	movs	r1, #1
 8006e7e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2228      	movs	r2, #40	@ 0x28
 8006e84:	2100      	movs	r1, #0
 8006e86:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	0018      	movs	r0, r3
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	b009      	add	sp, #36	@ 0x24
 8006e90:	bd90      	pop	{r4, r7, pc}
 8006e92:	46c0      	nop			@ (mov r8, r8)
 8006e94:	fffffeff 	.word	0xfffffeff
 8006e98:	fffffdff 	.word	0xfffffdff
 8006e9c:	40021800 	.word	0x40021800

08006ea0 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b086      	sub	sp, #24
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	607a      	str	r2, [r7, #4]
 8006eac:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	2380      	movs	r3, #128	@ 0x80
 8006eb2:	005b      	lsls	r3, r3, #1
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d144      	bne.n	8006f42 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2280      	movs	r2, #128	@ 0x80
 8006ebc:	0052      	lsls	r2, r2, #1
 8006ebe:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec6:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ece:	045b      	lsls	r3, r3, #17
 8006ed0:	0c5b      	lsrs	r3, r3, #17
 8006ed2:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	0c1b      	lsrs	r3, r3, #16
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	223f      	movs	r2, #63	@ 0x3f
 8006edc:	4013      	ands	r3, r2
 8006ede:	b2da      	uxtb	r2, r3
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	0a1b      	lsrs	r3, r3, #8
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	227f      	movs	r2, #127	@ 0x7f
 8006eec:	4013      	ands	r3, r2
 8006eee:	b2da      	uxtb	r2, r3
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	227f      	movs	r2, #127	@ 0x7f
 8006efa:	4013      	ands	r3, r2
 8006efc:	b2da      	uxtb	r2, r3
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	0d9b      	lsrs	r3, r3, #22
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	2201      	movs	r2, #1
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	0e1b      	lsrs	r3, r3, #24
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	223f      	movs	r2, #63	@ 0x3f
 8006f20:	4013      	ands	r3, r2
 8006f22:	b2d9      	uxtb	r1, r3
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2220      	movs	r2, #32
 8006f28:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8006f2a:	697a      	ldr	r2, [r7, #20]
 8006f2c:	2380      	movs	r3, #128	@ 0x80
 8006f2e:	05db      	lsls	r3, r3, #23
 8006f30:	401a      	ands	r2, r3
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	4a3b      	ldr	r2, [pc, #236]	@ (8007028 <HAL_RTC_GetAlarm+0x188>)
 8006f3a:	401a      	ands	r2, r3
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	615a      	str	r2, [r3, #20]
 8006f40:	e043      	b.n	8006fca <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	2280      	movs	r2, #128	@ 0x80
 8006f46:	0092      	lsls	r2, r2, #2
 8006f48:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f50:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f58:	045b      	lsls	r3, r3, #17
 8006f5a:	0c5b      	lsrs	r3, r3, #17
 8006f5c:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	0c1b      	lsrs	r3, r3, #16
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	223f      	movs	r2, #63	@ 0x3f
 8006f66:	4013      	ands	r3, r2
 8006f68:	b2da      	uxtb	r2, r3
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	0a1b      	lsrs	r3, r3, #8
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	227f      	movs	r2, #127	@ 0x7f
 8006f76:	4013      	ands	r3, r2
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	227f      	movs	r2, #127	@ 0x7f
 8006f84:	4013      	ands	r3, r2
 8006f86:	b2da      	uxtb	r2, r3
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	0d9b      	lsrs	r3, r3, #22
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2201      	movs	r2, #1
 8006f94:	4013      	ands	r3, r2
 8006f96:	b2da      	uxtb	r2, r3
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	0e1b      	lsrs	r3, r3, #24
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	223f      	movs	r2, #63	@ 0x3f
 8006faa:	4013      	ands	r3, r2
 8006fac:	b2d9      	uxtb	r1, r3
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	2380      	movs	r3, #128	@ 0x80
 8006fb8:	05db      	lsls	r3, r3, #23
 8006fba:	401a      	ands	r2, r3
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	4a19      	ldr	r2, [pc, #100]	@ (8007028 <HAL_RTC_GetAlarm+0x188>)
 8006fc4:	401a      	ands	r2, r3
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d125      	bne.n	800701c <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	0018      	movs	r0, r3
 8006fd6:	f000 f93b 	bl	8007250 <RTC_Bcd2ToByte>
 8006fda:	0003      	movs	r3, r0
 8006fdc:	001a      	movs	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	785b      	ldrb	r3, [r3, #1]
 8006fe6:	0018      	movs	r0, r3
 8006fe8:	f000 f932 	bl	8007250 <RTC_Bcd2ToByte>
 8006fec:	0003      	movs	r3, r0
 8006fee:	001a      	movs	r2, r3
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	789b      	ldrb	r3, [r3, #2]
 8006ff8:	0018      	movs	r0, r3
 8006ffa:	f000 f929 	bl	8007250 <RTC_Bcd2ToByte>
 8006ffe:	0003      	movs	r3, r0
 8007000:	001a      	movs	r2, r3
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	2220      	movs	r2, #32
 800700a:	5c9b      	ldrb	r3, [r3, r2]
 800700c:	0018      	movs	r0, r3
 800700e:	f000 f91f 	bl	8007250 <RTC_Bcd2ToByte>
 8007012:	0003      	movs	r3, r0
 8007014:	0019      	movs	r1, r3
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	2220      	movs	r2, #32
 800701a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	0018      	movs	r0, r3
 8007020:	46bd      	mov	sp, r7
 8007022:	b006      	add	sp, #24
 8007024:	bd80      	pop	{r7, pc}
 8007026:	46c0      	nop			@ (mov r8, r8)
 8007028:	80808080 	.word	0x80808080

0800702c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	699a      	ldr	r2, [r3, #24]
 800703a:	2380      	movs	r3, #128	@ 0x80
 800703c:	015b      	lsls	r3, r3, #5
 800703e:	4013      	ands	r3, r2
 8007040:	d011      	beq.n	8007066 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007048:	2201      	movs	r2, #1
 800704a:	4013      	ands	r3, r2
 800704c:	d00b      	beq.n	8007066 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2101      	movs	r1, #1
 800705a:	430a      	orrs	r2, r1
 800705c:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	0018      	movs	r0, r3
 8007062:	f7fb f885 	bl	8002170 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	699a      	ldr	r2, [r3, #24]
 800706c:	2380      	movs	r3, #128	@ 0x80
 800706e:	019b      	lsls	r3, r3, #6
 8007070:	4013      	ands	r3, r2
 8007072:	d011      	beq.n	8007098 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800707a:	2202      	movs	r2, #2
 800707c:	4013      	ands	r3, r2
 800707e:	d00b      	beq.n	8007098 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2102      	movs	r1, #2
 800708c:	430a      	orrs	r2, r1
 800708e:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	0018      	movs	r0, r3
 8007094:	f000 f9a4 	bl	80073e0 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2229      	movs	r2, #41	@ 0x29
 800709c:	2101      	movs	r1, #1
 800709e:	5499      	strb	r1, [r3, r2]
}
 80070a0:	46c0      	nop			@ (mov r8, r8)
 80070a2:	46bd      	mov	sp, r7
 80070a4:	b002      	add	sp, #8
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a0e      	ldr	r2, [pc, #56]	@ (80070f0 <HAL_RTC_WaitForSynchro+0x48>)
 80070b6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80070b8:	f7fc fbc4 	bl	8003844 <HAL_GetTick>
 80070bc:	0003      	movs	r3, r0
 80070be:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80070c0:	e00a      	b.n	80070d8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80070c2:	f7fc fbbf 	bl	8003844 <HAL_GetTick>
 80070c6:	0002      	movs	r2, r0
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	1ad2      	subs	r2, r2, r3
 80070cc:	23fa      	movs	r3, #250	@ 0xfa
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d901      	bls.n	80070d8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80070d4:	2303      	movs	r3, #3
 80070d6:	e006      	b.n	80070e6 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	2220      	movs	r2, #32
 80070e0:	4013      	ands	r3, r2
 80070e2:	d0ee      	beq.n	80070c2 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	0018      	movs	r0, r3
 80070e8:	46bd      	mov	sp, r7
 80070ea:	b004      	add	sp, #16
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	46c0      	nop			@ (mov r8, r8)
 80070f0:	0001005f 	.word	0x0001005f

080070f4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80070fc:	230f      	movs	r3, #15
 80070fe:	18fb      	adds	r3, r7, r3
 8007100:	2200      	movs	r2, #0
 8007102:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	2240      	movs	r2, #64	@ 0x40
 800710c:	4013      	ands	r3, r2
 800710e:	d12c      	bne.n	800716a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68da      	ldr	r2, [r3, #12]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2180      	movs	r1, #128	@ 0x80
 800711c:	430a      	orrs	r2, r1
 800711e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007120:	f7fc fb90 	bl	8003844 <HAL_GetTick>
 8007124:	0003      	movs	r3, r0
 8007126:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007128:	e014      	b.n	8007154 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800712a:	f7fc fb8b 	bl	8003844 <HAL_GetTick>
 800712e:	0002      	movs	r2, r0
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	1ad2      	subs	r2, r2, r3
 8007134:	200f      	movs	r0, #15
 8007136:	183b      	adds	r3, r7, r0
 8007138:	1839      	adds	r1, r7, r0
 800713a:	7809      	ldrb	r1, [r1, #0]
 800713c:	7019      	strb	r1, [r3, #0]
 800713e:	23fa      	movs	r3, #250	@ 0xfa
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	429a      	cmp	r2, r3
 8007144:	d906      	bls.n	8007154 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8007146:	183b      	adds	r3, r7, r0
 8007148:	2203      	movs	r2, #3
 800714a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2229      	movs	r2, #41	@ 0x29
 8007150:	2103      	movs	r1, #3
 8007152:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	2240      	movs	r2, #64	@ 0x40
 800715c:	4013      	ands	r3, r2
 800715e:	d104      	bne.n	800716a <RTC_EnterInitMode+0x76>
 8007160:	230f      	movs	r3, #15
 8007162:	18fb      	adds	r3, r7, r3
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	2b03      	cmp	r3, #3
 8007168:	d1df      	bne.n	800712a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800716a:	230f      	movs	r3, #15
 800716c:	18fb      	adds	r3, r7, r3
 800716e:	781b      	ldrb	r3, [r3, #0]
}
 8007170:	0018      	movs	r0, r3
 8007172:	46bd      	mov	sp, r7
 8007174:	b004      	add	sp, #16
 8007176:	bd80      	pop	{r7, pc}

08007178 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007178:	b590      	push	{r4, r7, lr}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007180:	240f      	movs	r4, #15
 8007182:	193b      	adds	r3, r7, r4
 8007184:	2200      	movs	r2, #0
 8007186:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007188:	4b1c      	ldr	r3, [pc, #112]	@ (80071fc <RTC_ExitInitMode+0x84>)
 800718a:	68da      	ldr	r2, [r3, #12]
 800718c:	4b1b      	ldr	r3, [pc, #108]	@ (80071fc <RTC_ExitInitMode+0x84>)
 800718e:	2180      	movs	r1, #128	@ 0x80
 8007190:	438a      	bics	r2, r1
 8007192:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007194:	4b19      	ldr	r3, [pc, #100]	@ (80071fc <RTC_ExitInitMode+0x84>)
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	2220      	movs	r2, #32
 800719a:	4013      	ands	r3, r2
 800719c:	d10d      	bne.n	80071ba <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	0018      	movs	r0, r3
 80071a2:	f7ff ff81 	bl	80070a8 <HAL_RTC_WaitForSynchro>
 80071a6:	1e03      	subs	r3, r0, #0
 80071a8:	d021      	beq.n	80071ee <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2229      	movs	r2, #41	@ 0x29
 80071ae:	2103      	movs	r1, #3
 80071b0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80071b2:	193b      	adds	r3, r7, r4
 80071b4:	2203      	movs	r2, #3
 80071b6:	701a      	strb	r2, [r3, #0]
 80071b8:	e019      	b.n	80071ee <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80071ba:	4b10      	ldr	r3, [pc, #64]	@ (80071fc <RTC_ExitInitMode+0x84>)
 80071bc:	699a      	ldr	r2, [r3, #24]
 80071be:	4b0f      	ldr	r3, [pc, #60]	@ (80071fc <RTC_ExitInitMode+0x84>)
 80071c0:	2120      	movs	r1, #32
 80071c2:	438a      	bics	r2, r1
 80071c4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	0018      	movs	r0, r3
 80071ca:	f7ff ff6d 	bl	80070a8 <HAL_RTC_WaitForSynchro>
 80071ce:	1e03      	subs	r3, r0, #0
 80071d0:	d007      	beq.n	80071e2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2229      	movs	r2, #41	@ 0x29
 80071d6:	2103      	movs	r1, #3
 80071d8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80071da:	230f      	movs	r3, #15
 80071dc:	18fb      	adds	r3, r7, r3
 80071de:	2203      	movs	r2, #3
 80071e0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80071e2:	4b06      	ldr	r3, [pc, #24]	@ (80071fc <RTC_ExitInitMode+0x84>)
 80071e4:	699a      	ldr	r2, [r3, #24]
 80071e6:	4b05      	ldr	r3, [pc, #20]	@ (80071fc <RTC_ExitInitMode+0x84>)
 80071e8:	2120      	movs	r1, #32
 80071ea:	430a      	orrs	r2, r1
 80071ec:	619a      	str	r2, [r3, #24]
  }

  return status;
 80071ee:	230f      	movs	r3, #15
 80071f0:	18fb      	adds	r3, r7, r3
 80071f2:	781b      	ldrb	r3, [r3, #0]
}
 80071f4:	0018      	movs	r0, r3
 80071f6:	46bd      	mov	sp, r7
 80071f8:	b005      	add	sp, #20
 80071fa:	bd90      	pop	{r4, r7, pc}
 80071fc:	40002800 	.word	0x40002800

08007200 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	0002      	movs	r2, r0
 8007208:	1dfb      	adds	r3, r7, #7
 800720a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8007210:	230b      	movs	r3, #11
 8007212:	18fb      	adds	r3, r7, r3
 8007214:	1dfa      	adds	r2, r7, #7
 8007216:	7812      	ldrb	r2, [r2, #0]
 8007218:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800721a:	e008      	b.n	800722e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	3301      	adds	r3, #1
 8007220:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8007222:	220b      	movs	r2, #11
 8007224:	18bb      	adds	r3, r7, r2
 8007226:	18ba      	adds	r2, r7, r2
 8007228:	7812      	ldrb	r2, [r2, #0]
 800722a:	3a0a      	subs	r2, #10
 800722c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800722e:	210b      	movs	r1, #11
 8007230:	187b      	adds	r3, r7, r1
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	2b09      	cmp	r3, #9
 8007236:	d8f1      	bhi.n	800721c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	b2db      	uxtb	r3, r3
 800723c:	011b      	lsls	r3, r3, #4
 800723e:	b2da      	uxtb	r2, r3
 8007240:	187b      	adds	r3, r7, r1
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	4313      	orrs	r3, r2
 8007246:	b2db      	uxtb	r3, r3
}
 8007248:	0018      	movs	r0, r3
 800724a:	46bd      	mov	sp, r7
 800724c:	b004      	add	sp, #16
 800724e:	bd80      	pop	{r7, pc}

08007250 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	0002      	movs	r2, r0
 8007258:	1dfb      	adds	r3, r7, #7
 800725a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800725c:	1dfb      	adds	r3, r7, #7
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	091b      	lsrs	r3, r3, #4
 8007262:	b2db      	uxtb	r3, r3
 8007264:	001a      	movs	r2, r3
 8007266:	0013      	movs	r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	189b      	adds	r3, r3, r2
 800726c:	005b      	lsls	r3, r3, #1
 800726e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	b2da      	uxtb	r2, r3
 8007274:	1dfb      	adds	r3, r7, #7
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	210f      	movs	r1, #15
 800727a:	400b      	ands	r3, r1
 800727c:	b2db      	uxtb	r3, r3
 800727e:	18d3      	adds	r3, r2, r3
 8007280:	b2db      	uxtb	r3, r3
}
 8007282:	0018      	movs	r0, r3
 8007284:	46bd      	mov	sp, r7
 8007286:	b004      	add	sp, #16
 8007288:	bd80      	pop	{r7, pc}

0800728a <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 800728a:	b580      	push	{r7, lr}
 800728c:	b086      	sub	sp, #24
 800728e:	af00      	add	r7, sp, #0
 8007290:	60f8      	str	r0, [r7, #12]
 8007292:	60b9      	str	r1, [r7, #8]
 8007294:	607a      	str	r2, [r7, #4]
 8007296:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2228      	movs	r2, #40	@ 0x28
 800729c:	5c9b      	ldrb	r3, [r3, r2]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d101      	bne.n	80072a6 <HAL_RTCEx_SetSmoothCalib+0x1c>
 80072a2:	2302      	movs	r3, #2
 80072a4:	e04f      	b.n	8007346 <HAL_RTCEx_SetSmoothCalib+0xbc>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2228      	movs	r2, #40	@ 0x28
 80072aa:	2101      	movs	r1, #1
 80072ac:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2229      	movs	r2, #41	@ 0x29
 80072b2:	2102      	movs	r1, #2
 80072b4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	22ca      	movs	r2, #202	@ 0xca
 80072bc:	625a      	str	r2, [r3, #36]	@ 0x24
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2253      	movs	r2, #83	@ 0x53
 80072c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68da      	ldr	r2, [r3, #12]
 80072cc:	2380      	movs	r3, #128	@ 0x80
 80072ce:	025b      	lsls	r3, r3, #9
 80072d0:	4013      	ands	r3, r2
 80072d2:	d022      	beq.n	800731a <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 80072d4:	f7fc fab6 	bl	8003844 <HAL_GetTick>
 80072d8:	0003      	movs	r3, r0
 80072da:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80072dc:	e016      	b.n	800730c <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80072de:	f7fc fab1 	bl	8003844 <HAL_GetTick>
 80072e2:	0002      	movs	r2, r0
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	1ad2      	subs	r2, r2, r3
 80072e8:	23fa      	movs	r3, #250	@ 0xfa
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d90d      	bls.n	800730c <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	22ff      	movs	r2, #255	@ 0xff
 80072f6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2229      	movs	r2, #41	@ 0x29
 80072fc:	2103      	movs	r1, #3
 80072fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2228      	movs	r2, #40	@ 0x28
 8007304:	2100      	movs	r1, #0
 8007306:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e01c      	b.n	8007346 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68da      	ldr	r2, [r3, #12]
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	025b      	lsls	r3, r3, #9
 8007316:	4013      	ands	r3, r2
 8007318:	d1e1      	bne.n	80072de <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	431a      	orrs	r2, r3
 8007320:	0011      	movs	r1, r2
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	22ff      	movs	r2, #255	@ 0xff
 8007332:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2229      	movs	r2, #41	@ 0x29
 8007338:	2101      	movs	r1, #1
 800733a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2228      	movs	r2, #40	@ 0x28
 8007340:	2100      	movs	r1, #0
 8007342:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	0018      	movs	r0, r3
 8007348:	46bd      	mov	sp, r7
 800734a:	b006      	add	sp, #24
 800734c:	bd80      	pop	{r7, pc}
	...

08007350 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2228      	movs	r2, #40	@ 0x28
 800735e:	5c9b      	ldrb	r3, [r3, r2]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d101      	bne.n	8007368 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8007364:	2302      	movs	r3, #2
 8007366:	e035      	b.n	80073d4 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2228      	movs	r2, #40	@ 0x28
 800736c:	2101      	movs	r1, #1
 800736e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2229      	movs	r2, #41	@ 0x29
 8007374:	2102      	movs	r1, #2
 8007376:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	22ca      	movs	r2, #202	@ 0xca
 800737e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2253      	movs	r2, #83	@ 0x53
 8007386:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	699a      	ldr	r2, [r3, #24]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4912      	ldr	r1, [pc, #72]	@ (80073dc <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8007394:	400a      	ands	r2, r1
 8007396:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6999      	ldr	r1, [r3, #24]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	683a      	ldr	r2, [r7, #0]
 80073a4:	430a      	orrs	r2, r1
 80073a6:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2180      	movs	r1, #128	@ 0x80
 80073b4:	0409      	lsls	r1, r1, #16
 80073b6:	430a      	orrs	r2, r1
 80073b8:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	22ff      	movs	r2, #255	@ 0xff
 80073c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2229      	movs	r2, #41	@ 0x29
 80073c6:	2101      	movs	r1, #1
 80073c8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2228      	movs	r2, #40	@ 0x28
 80073ce:	2100      	movs	r1, #0
 80073d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	0018      	movs	r0, r3
 80073d6:	46bd      	mov	sp, r7
 80073d8:	b002      	add	sp, #8
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	fff7ffff 	.word	0xfff7ffff

080073e0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80073e8:	46c0      	nop			@ (mov r8, r8)
 80073ea:	46bd      	mov	sp, r7
 80073ec:	b002      	add	sp, #8
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	001a      	movs	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	18d3      	adds	r3, r2, r3
 8007408:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	3301      	adds	r3, #1
 800740e:	33ff      	adds	r3, #255	@ 0xff
 8007410:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	693a      	ldr	r2, [r7, #16]
 8007418:	18d3      	adds	r3, r2, r3
 800741a:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	601a      	str	r2, [r3, #0]
}
 8007422:	46c0      	nop			@ (mov r8, r8)
 8007424:	46bd      	mov	sp, r7
 8007426:	b006      	add	sp, #24
 8007428:	bd80      	pop	{r7, pc}

0800742a <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b084      	sub	sp, #16
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
 8007432:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	001a      	movs	r2, r3
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	18d3      	adds	r3, r2, r3
 8007440:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	3301      	adds	r3, #1
 8007446:	33ff      	adds	r3, #255	@ 0xff
 8007448:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	68ba      	ldr	r2, [r7, #8]
 8007450:	18d3      	adds	r3, r2, r3
 8007452:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	681b      	ldr	r3, [r3, #0]
}
 8007458:	0018      	movs	r0, r3
 800745a:	46bd      	mov	sp, r7
 800745c:	b004      	add	sp, #16
 800745e:	bd80      	pop	{r7, pc}

08007460 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d101      	bne.n	8007472 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e0a8      	b.n	80075c4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007476:	2b00      	cmp	r3, #0
 8007478:	d109      	bne.n	800748e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	2382      	movs	r3, #130	@ 0x82
 8007480:	005b      	lsls	r3, r3, #1
 8007482:	429a      	cmp	r2, r3
 8007484:	d009      	beq.n	800749a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	61da      	str	r2, [r3, #28]
 800748c:	e005      	b.n	800749a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	225d      	movs	r2, #93	@ 0x5d
 80074a4:	5c9b      	ldrb	r3, [r3, r2]
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d107      	bne.n	80074bc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	225c      	movs	r2, #92	@ 0x5c
 80074b0:	2100      	movs	r1, #0
 80074b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	0018      	movs	r0, r3
 80074b8:	f7fb ff4c 	bl	8003354 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	225d      	movs	r2, #93	@ 0x5d
 80074c0:	2102      	movs	r1, #2
 80074c2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2140      	movs	r1, #64	@ 0x40
 80074d0:	438a      	bics	r2, r1
 80074d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	68da      	ldr	r2, [r3, #12]
 80074d8:	23e0      	movs	r3, #224	@ 0xe0
 80074da:	00db      	lsls	r3, r3, #3
 80074dc:	429a      	cmp	r2, r3
 80074de:	d902      	bls.n	80074e6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80074e0:	2300      	movs	r3, #0
 80074e2:	60fb      	str	r3, [r7, #12]
 80074e4:	e002      	b.n	80074ec <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80074e6:	2380      	movs	r3, #128	@ 0x80
 80074e8:	015b      	lsls	r3, r3, #5
 80074ea:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68da      	ldr	r2, [r3, #12]
 80074f0:	23f0      	movs	r3, #240	@ 0xf0
 80074f2:	011b      	lsls	r3, r3, #4
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d008      	beq.n	800750a <HAL_SPI_Init+0xaa>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	68da      	ldr	r2, [r3, #12]
 80074fc:	23e0      	movs	r3, #224	@ 0xe0
 80074fe:	00db      	lsls	r3, r3, #3
 8007500:	429a      	cmp	r2, r3
 8007502:	d002      	beq.n	800750a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685a      	ldr	r2, [r3, #4]
 800750e:	2382      	movs	r3, #130	@ 0x82
 8007510:	005b      	lsls	r3, r3, #1
 8007512:	401a      	ands	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6899      	ldr	r1, [r3, #8]
 8007518:	2384      	movs	r3, #132	@ 0x84
 800751a:	021b      	lsls	r3, r3, #8
 800751c:	400b      	ands	r3, r1
 800751e:	431a      	orrs	r2, r3
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	2102      	movs	r1, #2
 8007526:	400b      	ands	r3, r1
 8007528:	431a      	orrs	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	2101      	movs	r1, #1
 8007530:	400b      	ands	r3, r1
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6999      	ldr	r1, [r3, #24]
 8007538:	2380      	movs	r3, #128	@ 0x80
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	400b      	ands	r3, r1
 800753e:	431a      	orrs	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	69db      	ldr	r3, [r3, #28]
 8007544:	2138      	movs	r1, #56	@ 0x38
 8007546:	400b      	ands	r3, r1
 8007548:	431a      	orrs	r2, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a1b      	ldr	r3, [r3, #32]
 800754e:	2180      	movs	r1, #128	@ 0x80
 8007550:	400b      	ands	r3, r1
 8007552:	431a      	orrs	r2, r3
 8007554:	0011      	movs	r1, r2
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800755a:	2380      	movs	r3, #128	@ 0x80
 800755c:	019b      	lsls	r3, r3, #6
 800755e:	401a      	ands	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	430a      	orrs	r2, r1
 8007566:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	0c1b      	lsrs	r3, r3, #16
 800756e:	2204      	movs	r2, #4
 8007570:	401a      	ands	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007576:	2110      	movs	r1, #16
 8007578:	400b      	ands	r3, r1
 800757a:	431a      	orrs	r2, r3
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007580:	2108      	movs	r1, #8
 8007582:	400b      	ands	r3, r1
 8007584:	431a      	orrs	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	68d9      	ldr	r1, [r3, #12]
 800758a:	23f0      	movs	r3, #240	@ 0xf0
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	400b      	ands	r3, r1
 8007590:	431a      	orrs	r2, r3
 8007592:	0011      	movs	r1, r2
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	2380      	movs	r3, #128	@ 0x80
 8007598:	015b      	lsls	r3, r3, #5
 800759a:	401a      	ands	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	430a      	orrs	r2, r1
 80075a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	69da      	ldr	r2, [r3, #28]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4907      	ldr	r1, [pc, #28]	@ (80075cc <HAL_SPI_Init+0x16c>)
 80075b0:	400a      	ands	r2, r1
 80075b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	225d      	movs	r2, #93	@ 0x5d
 80075be:	2101      	movs	r1, #1
 80075c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	0018      	movs	r0, r3
 80075c6:	46bd      	mov	sp, r7
 80075c8:	b004      	add	sp, #16
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	fffff7ff 	.word	0xfffff7ff

080075d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	1dbb      	adds	r3, r7, #6
 80075de:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075e0:	231f      	movs	r3, #31
 80075e2:	18fb      	adds	r3, r7, r3
 80075e4:	2200      	movs	r2, #0
 80075e6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	225c      	movs	r2, #92	@ 0x5c
 80075ec:	5c9b      	ldrb	r3, [r3, r2]
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d101      	bne.n	80075f6 <HAL_SPI_Transmit+0x26>
 80075f2:	2302      	movs	r3, #2
 80075f4:	e147      	b.n	8007886 <HAL_SPI_Transmit+0x2b6>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	225c      	movs	r2, #92	@ 0x5c
 80075fa:	2101      	movs	r1, #1
 80075fc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075fe:	f7fc f921 	bl	8003844 <HAL_GetTick>
 8007602:	0003      	movs	r3, r0
 8007604:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007606:	2316      	movs	r3, #22
 8007608:	18fb      	adds	r3, r7, r3
 800760a:	1dba      	adds	r2, r7, #6
 800760c:	8812      	ldrh	r2, [r2, #0]
 800760e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	225d      	movs	r2, #93	@ 0x5d
 8007614:	5c9b      	ldrb	r3, [r3, r2]
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b01      	cmp	r3, #1
 800761a:	d004      	beq.n	8007626 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800761c:	231f      	movs	r3, #31
 800761e:	18fb      	adds	r3, r7, r3
 8007620:	2202      	movs	r2, #2
 8007622:	701a      	strb	r2, [r3, #0]
    goto error;
 8007624:	e128      	b.n	8007878 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <HAL_SPI_Transmit+0x64>
 800762c:	1dbb      	adds	r3, r7, #6
 800762e:	881b      	ldrh	r3, [r3, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d104      	bne.n	800763e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8007634:	231f      	movs	r3, #31
 8007636:	18fb      	adds	r3, r7, r3
 8007638:	2201      	movs	r2, #1
 800763a:	701a      	strb	r2, [r3, #0]
    goto error;
 800763c:	e11c      	b.n	8007878 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	225d      	movs	r2, #93	@ 0x5d
 8007642:	2103      	movs	r1, #3
 8007644:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2200      	movs	r2, #0
 800764a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	1dba      	adds	r2, r7, #6
 8007656:	8812      	ldrh	r2, [r2, #0]
 8007658:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	1dba      	adds	r2, r7, #6
 800765e:	8812      	ldrh	r2, [r2, #0]
 8007660:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2244      	movs	r2, #68	@ 0x44
 800766c:	2100      	movs	r1, #0
 800766e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2246      	movs	r2, #70	@ 0x46
 8007674:	2100      	movs	r1, #0
 8007676:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	689a      	ldr	r2, [r3, #8]
 8007688:	2380      	movs	r3, #128	@ 0x80
 800768a:	021b      	lsls	r3, r3, #8
 800768c:	429a      	cmp	r2, r3
 800768e:	d110      	bne.n	80076b2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2140      	movs	r1, #64	@ 0x40
 800769c:	438a      	bics	r2, r1
 800769e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2180      	movs	r1, #128	@ 0x80
 80076ac:	01c9      	lsls	r1, r1, #7
 80076ae:	430a      	orrs	r2, r1
 80076b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2240      	movs	r2, #64	@ 0x40
 80076ba:	4013      	ands	r3, r2
 80076bc:	2b40      	cmp	r3, #64	@ 0x40
 80076be:	d007      	beq.n	80076d0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2140      	movs	r1, #64	@ 0x40
 80076cc:	430a      	orrs	r2, r1
 80076ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	68da      	ldr	r2, [r3, #12]
 80076d4:	23e0      	movs	r3, #224	@ 0xe0
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	429a      	cmp	r2, r3
 80076da:	d952      	bls.n	8007782 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d004      	beq.n	80076ee <HAL_SPI_Transmit+0x11e>
 80076e4:	2316      	movs	r3, #22
 80076e6:	18fb      	adds	r3, r7, r3
 80076e8:	881b      	ldrh	r3, [r3, #0]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d143      	bne.n	8007776 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f2:	881a      	ldrh	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fe:	1c9a      	adds	r2, r3, #2
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007708:	b29b      	uxth	r3, r3
 800770a:	3b01      	subs	r3, #1
 800770c:	b29a      	uxth	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007712:	e030      	b.n	8007776 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	2202      	movs	r2, #2
 800771c:	4013      	ands	r3, r2
 800771e:	2b02      	cmp	r3, #2
 8007720:	d112      	bne.n	8007748 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007726:	881a      	ldrh	r2, [r3, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007732:	1c9a      	adds	r2, r3, #2
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800773c:	b29b      	uxth	r3, r3
 800773e:	3b01      	subs	r3, #1
 8007740:	b29a      	uxth	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007746:	e016      	b.n	8007776 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007748:	f7fc f87c 	bl	8003844 <HAL_GetTick>
 800774c:	0002      	movs	r2, r0
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	429a      	cmp	r2, r3
 8007756:	d802      	bhi.n	800775e <HAL_SPI_Transmit+0x18e>
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	3301      	adds	r3, #1
 800775c:	d102      	bne.n	8007764 <HAL_SPI_Transmit+0x194>
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d108      	bne.n	8007776 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8007764:	231f      	movs	r3, #31
 8007766:	18fb      	adds	r3, r7, r3
 8007768:	2203      	movs	r2, #3
 800776a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	225d      	movs	r2, #93	@ 0x5d
 8007770:	2101      	movs	r1, #1
 8007772:	5499      	strb	r1, [r3, r2]
          goto error;
 8007774:	e080      	b.n	8007878 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800777a:	b29b      	uxth	r3, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1c9      	bne.n	8007714 <HAL_SPI_Transmit+0x144>
 8007780:	e053      	b.n	800782a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d004      	beq.n	8007794 <HAL_SPI_Transmit+0x1c4>
 800778a:	2316      	movs	r3, #22
 800778c:	18fb      	adds	r3, r7, r3
 800778e:	881b      	ldrh	r3, [r3, #0]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d145      	bne.n	8007820 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	330c      	adds	r3, #12
 800779e:	7812      	ldrb	r2, [r2, #0]
 80077a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	3b01      	subs	r3, #1
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80077ba:	e031      	b.n	8007820 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	2202      	movs	r2, #2
 80077c4:	4013      	ands	r3, r2
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d113      	bne.n	80077f2 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	330c      	adds	r3, #12
 80077d4:	7812      	ldrb	r2, [r2, #0]
 80077d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	3b01      	subs	r3, #1
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80077f0:	e016      	b.n	8007820 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077f2:	f7fc f827 	bl	8003844 <HAL_GetTick>
 80077f6:	0002      	movs	r2, r0
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d802      	bhi.n	8007808 <HAL_SPI_Transmit+0x238>
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	3301      	adds	r3, #1
 8007806:	d102      	bne.n	800780e <HAL_SPI_Transmit+0x23e>
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d108      	bne.n	8007820 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800780e:	231f      	movs	r3, #31
 8007810:	18fb      	adds	r3, r7, r3
 8007812:	2203      	movs	r2, #3
 8007814:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	225d      	movs	r2, #93	@ 0x5d
 800781a:	2101      	movs	r1, #1
 800781c:	5499      	strb	r1, [r3, r2]
          goto error;
 800781e:	e02b      	b.n	8007878 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007824:	b29b      	uxth	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1c8      	bne.n	80077bc <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	6839      	ldr	r1, [r7, #0]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	0018      	movs	r0, r3
 8007832:	f000 fcef 	bl	8008214 <SPI_EndRxTxTransaction>
 8007836:	1e03      	subs	r3, r0, #0
 8007838:	d002      	beq.n	8007840 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2220      	movs	r2, #32
 800783e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10a      	bne.n	800785e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007848:	2300      	movs	r3, #0
 800784a:	613b      	str	r3, [r7, #16]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	613b      	str	r3, [r7, #16]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	613b      	str	r3, [r7, #16]
 800785c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007862:	2b00      	cmp	r3, #0
 8007864:	d004      	beq.n	8007870 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8007866:	231f      	movs	r3, #31
 8007868:	18fb      	adds	r3, r7, r3
 800786a:	2201      	movs	r2, #1
 800786c:	701a      	strb	r2, [r3, #0]
 800786e:	e003      	b.n	8007878 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	225d      	movs	r2, #93	@ 0x5d
 8007874:	2101      	movs	r1, #1
 8007876:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	225c      	movs	r2, #92	@ 0x5c
 800787c:	2100      	movs	r1, #0
 800787e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007880:	231f      	movs	r3, #31
 8007882:	18fb      	adds	r3, r7, r3
 8007884:	781b      	ldrb	r3, [r3, #0]
}
 8007886:	0018      	movs	r0, r3
 8007888:	46bd      	mov	sp, r7
 800788a:	b008      	add	sp, #32
 800788c:	bd80      	pop	{r7, pc}
	...

08007890 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007890:	b590      	push	{r4, r7, lr}
 8007892:	b089      	sub	sp, #36	@ 0x24
 8007894:	af02      	add	r7, sp, #8
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	1dbb      	adds	r3, r7, #6
 800789e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078a0:	2117      	movs	r1, #23
 80078a2:	187b      	adds	r3, r7, r1
 80078a4:	2200      	movs	r2, #0
 80078a6:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	225d      	movs	r2, #93	@ 0x5d
 80078ac:	5c9b      	ldrb	r3, [r3, r2]
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d003      	beq.n	80078bc <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80078b4:	187b      	adds	r3, r7, r1
 80078b6:	2202      	movs	r2, #2
 80078b8:	701a      	strb	r2, [r3, #0]
    goto error;
 80078ba:	e12b      	b.n	8007b14 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	685a      	ldr	r2, [r3, #4]
 80078c0:	2382      	movs	r3, #130	@ 0x82
 80078c2:	005b      	lsls	r3, r3, #1
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d113      	bne.n	80078f0 <HAL_SPI_Receive+0x60>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d10f      	bne.n	80078f0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	225d      	movs	r2, #93	@ 0x5d
 80078d4:	2104      	movs	r1, #4
 80078d6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80078d8:	1dbb      	adds	r3, r7, #6
 80078da:	881c      	ldrh	r4, [r3, #0]
 80078dc:	68ba      	ldr	r2, [r7, #8]
 80078de:	68b9      	ldr	r1, [r7, #8]
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	9300      	str	r3, [sp, #0]
 80078e6:	0023      	movs	r3, r4
 80078e8:	f000 f924 	bl	8007b34 <HAL_SPI_TransmitReceive>
 80078ec:	0003      	movs	r3, r0
 80078ee:	e118      	b.n	8007b22 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	225c      	movs	r2, #92	@ 0x5c
 80078f4:	5c9b      	ldrb	r3, [r3, r2]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d101      	bne.n	80078fe <HAL_SPI_Receive+0x6e>
 80078fa:	2302      	movs	r3, #2
 80078fc:	e111      	b.n	8007b22 <HAL_SPI_Receive+0x292>
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	225c      	movs	r2, #92	@ 0x5c
 8007902:	2101      	movs	r1, #1
 8007904:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007906:	f7fb ff9d 	bl	8003844 <HAL_GetTick>
 800790a:	0003      	movs	r3, r0
 800790c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d003      	beq.n	800791c <HAL_SPI_Receive+0x8c>
 8007914:	1dbb      	adds	r3, r7, #6
 8007916:	881b      	ldrh	r3, [r3, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d104      	bne.n	8007926 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800791c:	2317      	movs	r3, #23
 800791e:	18fb      	adds	r3, r7, r3
 8007920:	2201      	movs	r2, #1
 8007922:	701a      	strb	r2, [r3, #0]
    goto error;
 8007924:	e0f6      	b.n	8007b14 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	225d      	movs	r2, #93	@ 0x5d
 800792a:	2104      	movs	r1, #4
 800792c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2200      	movs	r2, #0
 8007932:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	68ba      	ldr	r2, [r7, #8]
 8007938:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	1dba      	adds	r2, r7, #6
 800793e:	2144      	movs	r1, #68	@ 0x44
 8007940:	8812      	ldrh	r2, [r2, #0]
 8007942:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	1dba      	adds	r2, r7, #6
 8007948:	2146      	movs	r1, #70	@ 0x46
 800794a:	8812      	ldrh	r2, [r2, #0]
 800794c:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2200      	movs	r2, #0
 8007952:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2200      	movs	r2, #0
 8007958:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	68da      	ldr	r2, [r3, #12]
 8007970:	23e0      	movs	r3, #224	@ 0xe0
 8007972:	00db      	lsls	r3, r3, #3
 8007974:	429a      	cmp	r2, r3
 8007976:	d908      	bls.n	800798a <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685a      	ldr	r2, [r3, #4]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	496a      	ldr	r1, [pc, #424]	@ (8007b2c <HAL_SPI_Receive+0x29c>)
 8007984:	400a      	ands	r2, r1
 8007986:	605a      	str	r2, [r3, #4]
 8007988:	e008      	b.n	800799c <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2180      	movs	r1, #128	@ 0x80
 8007996:	0149      	lsls	r1, r1, #5
 8007998:	430a      	orrs	r2, r1
 800799a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	689a      	ldr	r2, [r3, #8]
 80079a0:	2380      	movs	r3, #128	@ 0x80
 80079a2:	021b      	lsls	r3, r3, #8
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d10f      	bne.n	80079c8 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2140      	movs	r1, #64	@ 0x40
 80079b4:	438a      	bics	r2, r1
 80079b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	495b      	ldr	r1, [pc, #364]	@ (8007b30 <HAL_SPI_Receive+0x2a0>)
 80079c4:	400a      	ands	r2, r1
 80079c6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2240      	movs	r2, #64	@ 0x40
 80079d0:	4013      	ands	r3, r2
 80079d2:	2b40      	cmp	r3, #64	@ 0x40
 80079d4:	d007      	beq.n	80079e6 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2140      	movs	r1, #64	@ 0x40
 80079e2:	430a      	orrs	r2, r1
 80079e4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	68da      	ldr	r2, [r3, #12]
 80079ea:	23e0      	movs	r3, #224	@ 0xe0
 80079ec:	00db      	lsls	r3, r3, #3
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d900      	bls.n	80079f4 <HAL_SPI_Receive+0x164>
 80079f2:	e071      	b.n	8007ad8 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80079f4:	e035      	b.n	8007a62 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2201      	movs	r2, #1
 80079fe:	4013      	ands	r3, r2
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d117      	bne.n	8007a34 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	330c      	adds	r3, #12
 8007a0a:	001a      	movs	r2, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a10:	7812      	ldrb	r2, [r2, #0]
 8007a12:	b2d2      	uxtb	r2, r2
 8007a14:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1a:	1c5a      	adds	r2, r3, #1
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2246      	movs	r2, #70	@ 0x46
 8007a24:	5a9b      	ldrh	r3, [r3, r2]
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	b299      	uxth	r1, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2246      	movs	r2, #70	@ 0x46
 8007a30:	5299      	strh	r1, [r3, r2]
 8007a32:	e016      	b.n	8007a62 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a34:	f7fb ff06 	bl	8003844 <HAL_GetTick>
 8007a38:	0002      	movs	r2, r0
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	683a      	ldr	r2, [r7, #0]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d802      	bhi.n	8007a4a <HAL_SPI_Receive+0x1ba>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	3301      	adds	r3, #1
 8007a48:	d102      	bne.n	8007a50 <HAL_SPI_Receive+0x1c0>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d108      	bne.n	8007a62 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8007a50:	2317      	movs	r3, #23
 8007a52:	18fb      	adds	r3, r7, r3
 8007a54:	2203      	movs	r2, #3
 8007a56:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	225d      	movs	r2, #93	@ 0x5d
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	5499      	strb	r1, [r3, r2]
          goto error;
 8007a60:	e058      	b.n	8007b14 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2246      	movs	r2, #70	@ 0x46
 8007a66:	5a9b      	ldrh	r3, [r3, r2]
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1c3      	bne.n	80079f6 <HAL_SPI_Receive+0x166>
 8007a6e:	e039      	b.n	8007ae4 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	2201      	movs	r2, #1
 8007a78:	4013      	ands	r3, r2
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d115      	bne.n	8007aaa <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68da      	ldr	r2, [r3, #12]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a88:	b292      	uxth	r2, r2
 8007a8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a90:	1c9a      	adds	r2, r3, #2
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2246      	movs	r2, #70	@ 0x46
 8007a9a:	5a9b      	ldrh	r3, [r3, r2]
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	b299      	uxth	r1, r3
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2246      	movs	r2, #70	@ 0x46
 8007aa6:	5299      	strh	r1, [r3, r2]
 8007aa8:	e016      	b.n	8007ad8 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007aaa:	f7fb fecb 	bl	8003844 <HAL_GetTick>
 8007aae:	0002      	movs	r2, r0
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	683a      	ldr	r2, [r7, #0]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d802      	bhi.n	8007ac0 <HAL_SPI_Receive+0x230>
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	3301      	adds	r3, #1
 8007abe:	d102      	bne.n	8007ac6 <HAL_SPI_Receive+0x236>
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d108      	bne.n	8007ad8 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8007ac6:	2317      	movs	r3, #23
 8007ac8:	18fb      	adds	r3, r7, r3
 8007aca:	2203      	movs	r2, #3
 8007acc:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	225d      	movs	r2, #93	@ 0x5d
 8007ad2:	2101      	movs	r1, #1
 8007ad4:	5499      	strb	r1, [r3, r2]
          goto error;
 8007ad6:	e01d      	b.n	8007b14 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2246      	movs	r2, #70	@ 0x46
 8007adc:	5a9b      	ldrh	r3, [r3, r2]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1c5      	bne.n	8007a70 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	6839      	ldr	r1, [r7, #0]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	0018      	movs	r0, r3
 8007aec:	f000 fb34 	bl	8008158 <SPI_EndRxTransaction>
 8007af0:	1e03      	subs	r3, r0, #0
 8007af2:	d002      	beq.n	8007afa <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2220      	movs	r2, #32
 8007af8:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d004      	beq.n	8007b0c <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8007b02:	2317      	movs	r3, #23
 8007b04:	18fb      	adds	r3, r7, r3
 8007b06:	2201      	movs	r2, #1
 8007b08:	701a      	strb	r2, [r3, #0]
 8007b0a:	e003      	b.n	8007b14 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	225d      	movs	r2, #93	@ 0x5d
 8007b10:	2101      	movs	r1, #1
 8007b12:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	225c      	movs	r2, #92	@ 0x5c
 8007b18:	2100      	movs	r1, #0
 8007b1a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007b1c:	2317      	movs	r3, #23
 8007b1e:	18fb      	adds	r3, r7, r3
 8007b20:	781b      	ldrb	r3, [r3, #0]
}
 8007b22:	0018      	movs	r0, r3
 8007b24:	46bd      	mov	sp, r7
 8007b26:	b007      	add	sp, #28
 8007b28:	bd90      	pop	{r4, r7, pc}
 8007b2a:	46c0      	nop			@ (mov r8, r8)
 8007b2c:	ffffefff 	.word	0xffffefff
 8007b30:	ffffbfff 	.word	0xffffbfff

08007b34 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b08a      	sub	sp, #40	@ 0x28
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	001a      	movs	r2, r3
 8007b42:	1cbb      	adds	r3, r7, #2
 8007b44:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b46:	2301      	movs	r3, #1
 8007b48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007b4a:	2323      	movs	r3, #35	@ 0x23
 8007b4c:	18fb      	adds	r3, r7, r3
 8007b4e:	2200      	movs	r2, #0
 8007b50:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	225c      	movs	r2, #92	@ 0x5c
 8007b56:	5c9b      	ldrb	r3, [r3, r2]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d101      	bne.n	8007b60 <HAL_SPI_TransmitReceive+0x2c>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e1c4      	b.n	8007eea <HAL_SPI_TransmitReceive+0x3b6>
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	225c      	movs	r2, #92	@ 0x5c
 8007b64:	2101      	movs	r1, #1
 8007b66:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b68:	f7fb fe6c 	bl	8003844 <HAL_GetTick>
 8007b6c:	0003      	movs	r3, r0
 8007b6e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b70:	201b      	movs	r0, #27
 8007b72:	183b      	adds	r3, r7, r0
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	215d      	movs	r1, #93	@ 0x5d
 8007b78:	5c52      	ldrb	r2, [r2, r1]
 8007b7a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007b82:	2312      	movs	r3, #18
 8007b84:	18fb      	adds	r3, r7, r3
 8007b86:	1cba      	adds	r2, r7, #2
 8007b88:	8812      	ldrh	r2, [r2, #0]
 8007b8a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b8c:	183b      	adds	r3, r7, r0
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d011      	beq.n	8007bb8 <HAL_SPI_TransmitReceive+0x84>
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	2382      	movs	r3, #130	@ 0x82
 8007b98:	005b      	lsls	r3, r3, #1
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d107      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d103      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x7a>
 8007ba6:	183b      	adds	r3, r7, r0
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	2b04      	cmp	r3, #4
 8007bac:	d004      	beq.n	8007bb8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8007bae:	2323      	movs	r3, #35	@ 0x23
 8007bb0:	18fb      	adds	r3, r7, r3
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	701a      	strb	r2, [r3, #0]
    goto error;
 8007bb6:	e191      	b.n	8007edc <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d006      	beq.n	8007bcc <HAL_SPI_TransmitReceive+0x98>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d003      	beq.n	8007bcc <HAL_SPI_TransmitReceive+0x98>
 8007bc4:	1cbb      	adds	r3, r7, #2
 8007bc6:	881b      	ldrh	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d104      	bne.n	8007bd6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8007bcc:	2323      	movs	r3, #35	@ 0x23
 8007bce:	18fb      	adds	r3, r7, r3
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	701a      	strb	r2, [r3, #0]
    goto error;
 8007bd4:	e182      	b.n	8007edc <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	225d      	movs	r2, #93	@ 0x5d
 8007bda:	5c9b      	ldrb	r3, [r3, r2]
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	2b04      	cmp	r3, #4
 8007be0:	d003      	beq.n	8007bea <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	225d      	movs	r2, #93	@ 0x5d
 8007be6:	2105      	movs	r1, #5
 8007be8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	1cba      	adds	r2, r7, #2
 8007bfa:	2146      	movs	r1, #70	@ 0x46
 8007bfc:	8812      	ldrh	r2, [r2, #0]
 8007bfe:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	1cba      	adds	r2, r7, #2
 8007c04:	2144      	movs	r1, #68	@ 0x44
 8007c06:	8812      	ldrh	r2, [r2, #0]
 8007c08:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	1cba      	adds	r2, r7, #2
 8007c14:	8812      	ldrh	r2, [r2, #0]
 8007c16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	1cba      	adds	r2, r7, #2
 8007c1c:	8812      	ldrh	r2, [r2, #0]
 8007c1e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	68da      	ldr	r2, [r3, #12]
 8007c30:	23e0      	movs	r3, #224	@ 0xe0
 8007c32:	00db      	lsls	r3, r3, #3
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d908      	bls.n	8007c4a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	685a      	ldr	r2, [r3, #4]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	49ac      	ldr	r1, [pc, #688]	@ (8007ef4 <HAL_SPI_TransmitReceive+0x3c0>)
 8007c44:	400a      	ands	r2, r1
 8007c46:	605a      	str	r2, [r3, #4]
 8007c48:	e008      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	685a      	ldr	r2, [r3, #4]
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2180      	movs	r1, #128	@ 0x80
 8007c56:	0149      	lsls	r1, r1, #5
 8007c58:	430a      	orrs	r2, r1
 8007c5a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2240      	movs	r2, #64	@ 0x40
 8007c64:	4013      	ands	r3, r2
 8007c66:	2b40      	cmp	r3, #64	@ 0x40
 8007c68:	d007      	beq.n	8007c7a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2140      	movs	r1, #64	@ 0x40
 8007c76:	430a      	orrs	r2, r1
 8007c78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	68da      	ldr	r2, [r3, #12]
 8007c7e:	23e0      	movs	r3, #224	@ 0xe0
 8007c80:	00db      	lsls	r3, r3, #3
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d800      	bhi.n	8007c88 <HAL_SPI_TransmitReceive+0x154>
 8007c86:	e083      	b.n	8007d90 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d005      	beq.n	8007c9c <HAL_SPI_TransmitReceive+0x168>
 8007c90:	2312      	movs	r3, #18
 8007c92:	18fb      	adds	r3, r7, r3
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d000      	beq.n	8007c9c <HAL_SPI_TransmitReceive+0x168>
 8007c9a:	e06d      	b.n	8007d78 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca0:	881a      	ldrh	r2, [r3, #0]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cac:	1c9a      	adds	r2, r3, #2
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cc0:	e05a      	b.n	8007d78 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	4013      	ands	r3, r2
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d11b      	bne.n	8007d08 <HAL_SPI_TransmitReceive+0x1d4>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d016      	beq.n	8007d08 <HAL_SPI_TransmitReceive+0x1d4>
 8007cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d113      	bne.n	8007d08 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce4:	881a      	ldrh	r2, [r3, #0]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf0:	1c9a      	adds	r2, r3, #2
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	3b01      	subs	r3, #1
 8007cfe:	b29a      	uxth	r2, r3
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d04:	2300      	movs	r3, #0
 8007d06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	4013      	ands	r3, r2
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d11c      	bne.n	8007d50 <HAL_SPI_TransmitReceive+0x21c>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2246      	movs	r2, #70	@ 0x46
 8007d1a:	5a9b      	ldrh	r3, [r3, r2]
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68da      	ldr	r2, [r3, #12]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2c:	b292      	uxth	r2, r2
 8007d2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d34:	1c9a      	adds	r2, r3, #2
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2246      	movs	r2, #70	@ 0x46
 8007d3e:	5a9b      	ldrh	r3, [r3, r2]
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	3b01      	subs	r3, #1
 8007d44:	b299      	uxth	r1, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2246      	movs	r2, #70	@ 0x46
 8007d4a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d50:	f7fb fd78 	bl	8003844 <HAL_GetTick>
 8007d54:	0002      	movs	r2, r0
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	1ad3      	subs	r3, r2, r3
 8007d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d80b      	bhi.n	8007d78 <HAL_SPI_TransmitReceive+0x244>
 8007d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d62:	3301      	adds	r3, #1
 8007d64:	d008      	beq.n	8007d78 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8007d66:	2323      	movs	r3, #35	@ 0x23
 8007d68:	18fb      	adds	r3, r7, r3
 8007d6a:	2203      	movs	r2, #3
 8007d6c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	225d      	movs	r2, #93	@ 0x5d
 8007d72:	2101      	movs	r1, #1
 8007d74:	5499      	strb	r1, [r3, r2]
        goto error;
 8007d76:	e0b1      	b.n	8007edc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d19f      	bne.n	8007cc2 <HAL_SPI_TransmitReceive+0x18e>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2246      	movs	r2, #70	@ 0x46
 8007d86:	5a9b      	ldrh	r3, [r3, r2]
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d199      	bne.n	8007cc2 <HAL_SPI_TransmitReceive+0x18e>
 8007d8e:	e089      	b.n	8007ea4 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d005      	beq.n	8007da4 <HAL_SPI_TransmitReceive+0x270>
 8007d98:	2312      	movs	r3, #18
 8007d9a:	18fb      	adds	r3, r7, r3
 8007d9c:	881b      	ldrh	r3, [r3, #0]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d000      	beq.n	8007da4 <HAL_SPI_TransmitReceive+0x270>
 8007da2:	e074      	b.n	8007e8e <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	330c      	adds	r3, #12
 8007dae:	7812      	ldrb	r2, [r2, #0]
 8007db0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db6:	1c5a      	adds	r2, r3, #1
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dca:	e060      	b.n	8007e8e <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d11c      	bne.n	8007e14 <HAL_SPI_TransmitReceive+0x2e0>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d017      	beq.n	8007e14 <HAL_SPI_TransmitReceive+0x2e0>
 8007de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d114      	bne.n	8007e14 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	330c      	adds	r3, #12
 8007df4:	7812      	ldrb	r2, [r2, #0]
 8007df6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e10:	2300      	movs	r3, #0
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d11e      	bne.n	8007e60 <HAL_SPI_TransmitReceive+0x32c>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2246      	movs	r2, #70	@ 0x46
 8007e26:	5a9b      	ldrh	r3, [r3, r2]
 8007e28:	b29b      	uxth	r3, r3
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d018      	beq.n	8007e60 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	330c      	adds	r3, #12
 8007e34:	001a      	movs	r2, r3
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3a:	7812      	ldrb	r2, [r2, #0]
 8007e3c:	b2d2      	uxtb	r2, r2
 8007e3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e44:	1c5a      	adds	r2, r3, #1
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2246      	movs	r2, #70	@ 0x46
 8007e4e:	5a9b      	ldrh	r3, [r3, r2]
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	3b01      	subs	r3, #1
 8007e54:	b299      	uxth	r1, r3
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2246      	movs	r2, #70	@ 0x46
 8007e5a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007e60:	f7fb fcf0 	bl	8003844 <HAL_GetTick>
 8007e64:	0002      	movs	r2, r0
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d802      	bhi.n	8007e76 <HAL_SPI_TransmitReceive+0x342>
 8007e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e72:	3301      	adds	r3, #1
 8007e74:	d102      	bne.n	8007e7c <HAL_SPI_TransmitReceive+0x348>
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d108      	bne.n	8007e8e <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8007e7c:	2323      	movs	r3, #35	@ 0x23
 8007e7e:	18fb      	adds	r3, r7, r3
 8007e80:	2203      	movs	r2, #3
 8007e82:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	225d      	movs	r2, #93	@ 0x5d
 8007e88:	2101      	movs	r1, #1
 8007e8a:	5499      	strb	r1, [r3, r2]
        goto error;
 8007e8c:	e026      	b.n	8007edc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d199      	bne.n	8007dcc <HAL_SPI_TransmitReceive+0x298>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2246      	movs	r2, #70	@ 0x46
 8007e9c:	5a9b      	ldrh	r3, [r3, r2]
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d193      	bne.n	8007dcc <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ea4:	69fa      	ldr	r2, [r7, #28]
 8007ea6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	0018      	movs	r0, r3
 8007eac:	f000 f9b2 	bl	8008214 <SPI_EndRxTxTransaction>
 8007eb0:	1e03      	subs	r3, r0, #0
 8007eb2:	d006      	beq.n	8007ec2 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8007eb4:	2323      	movs	r3, #35	@ 0x23
 8007eb6:	18fb      	adds	r3, r7, r3
 8007eb8:	2201      	movs	r2, #1
 8007eba:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d004      	beq.n	8007ed4 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8007eca:	2323      	movs	r3, #35	@ 0x23
 8007ecc:	18fb      	adds	r3, r7, r3
 8007ece:	2201      	movs	r2, #1
 8007ed0:	701a      	strb	r2, [r3, #0]
 8007ed2:	e003      	b.n	8007edc <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	225d      	movs	r2, #93	@ 0x5d
 8007ed8:	2101      	movs	r1, #1
 8007eda:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	225c      	movs	r2, #92	@ 0x5c
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007ee4:	2323      	movs	r3, #35	@ 0x23
 8007ee6:	18fb      	adds	r3, r7, r3
 8007ee8:	781b      	ldrb	r3, [r3, #0]
}
 8007eea:	0018      	movs	r0, r3
 8007eec:	46bd      	mov	sp, r7
 8007eee:	b00a      	add	sp, #40	@ 0x28
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	46c0      	nop			@ (mov r8, r8)
 8007ef4:	ffffefff 	.word	0xffffefff

08007ef8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b088      	sub	sp, #32
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	603b      	str	r3, [r7, #0]
 8007f04:	1dfb      	adds	r3, r7, #7
 8007f06:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f08:	f7fb fc9c 	bl	8003844 <HAL_GetTick>
 8007f0c:	0002      	movs	r2, r0
 8007f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f10:	1a9b      	subs	r3, r3, r2
 8007f12:	683a      	ldr	r2, [r7, #0]
 8007f14:	18d3      	adds	r3, r2, r3
 8007f16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007f18:	f7fb fc94 	bl	8003844 <HAL_GetTick>
 8007f1c:	0003      	movs	r3, r0
 8007f1e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f20:	4b3a      	ldr	r3, [pc, #232]	@ (800800c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	015b      	lsls	r3, r3, #5
 8007f26:	0d1b      	lsrs	r3, r3, #20
 8007f28:	69fa      	ldr	r2, [r7, #28]
 8007f2a:	4353      	muls	r3, r2
 8007f2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f2e:	e058      	b.n	8007fe2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	3301      	adds	r3, #1
 8007f34:	d055      	beq.n	8007fe2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f36:	f7fb fc85 	bl	8003844 <HAL_GetTick>
 8007f3a:	0002      	movs	r2, r0
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	69fa      	ldr	r2, [r7, #28]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d902      	bls.n	8007f4c <SPI_WaitFlagStateUntilTimeout+0x54>
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d142      	bne.n	8007fd2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	685a      	ldr	r2, [r3, #4]
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	21e0      	movs	r1, #224	@ 0xe0
 8007f58:	438a      	bics	r2, r1
 8007f5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	2382      	movs	r3, #130	@ 0x82
 8007f62:	005b      	lsls	r3, r3, #1
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d113      	bne.n	8007f90 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	689a      	ldr	r2, [r3, #8]
 8007f6c:	2380      	movs	r3, #128	@ 0x80
 8007f6e:	021b      	lsls	r3, r3, #8
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d005      	beq.n	8007f80 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	2380      	movs	r3, #128	@ 0x80
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d107      	bne.n	8007f90 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2140      	movs	r1, #64	@ 0x40
 8007f8c:	438a      	bics	r2, r1
 8007f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f94:	2380      	movs	r3, #128	@ 0x80
 8007f96:	019b      	lsls	r3, r3, #6
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d110      	bne.n	8007fbe <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	491a      	ldr	r1, [pc, #104]	@ (8008010 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007fa8:	400a      	ands	r2, r1
 8007faa:	601a      	str	r2, [r3, #0]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2180      	movs	r1, #128	@ 0x80
 8007fb8:	0189      	lsls	r1, r1, #6
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	225d      	movs	r2, #93	@ 0x5d
 8007fc2:	2101      	movs	r1, #1
 8007fc4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	225c      	movs	r2, #92	@ 0x5c
 8007fca:	2100      	movs	r1, #0
 8007fcc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e017      	b.n	8008002 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d101      	bne.n	8007fdc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	4013      	ands	r3, r2
 8007fec:	68ba      	ldr	r2, [r7, #8]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	425a      	negs	r2, r3
 8007ff2:	4153      	adcs	r3, r2
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	001a      	movs	r2, r3
 8007ff8:	1dfb      	adds	r3, r7, #7
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d197      	bne.n	8007f30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	0018      	movs	r0, r3
 8008004:	46bd      	mov	sp, r7
 8008006:	b008      	add	sp, #32
 8008008:	bd80      	pop	{r7, pc}
 800800a:	46c0      	nop			@ (mov r8, r8)
 800800c:	20000090 	.word	0x20000090
 8008010:	ffffdfff 	.word	0xffffdfff

08008014 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b08a      	sub	sp, #40	@ 0x28
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	60b9      	str	r1, [r7, #8]
 800801e:	607a      	str	r2, [r7, #4]
 8008020:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008022:	2317      	movs	r3, #23
 8008024:	18fb      	adds	r3, r7, r3
 8008026:	2200      	movs	r2, #0
 8008028:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800802a:	f7fb fc0b 	bl	8003844 <HAL_GetTick>
 800802e:	0002      	movs	r2, r0
 8008030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008032:	1a9b      	subs	r3, r3, r2
 8008034:	683a      	ldr	r2, [r7, #0]
 8008036:	18d3      	adds	r3, r2, r3
 8008038:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800803a:	f7fb fc03 	bl	8003844 <HAL_GetTick>
 800803e:	0003      	movs	r3, r0
 8008040:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	330c      	adds	r3, #12
 8008048:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800804a:	4b41      	ldr	r3, [pc, #260]	@ (8008150 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	0013      	movs	r3, r2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	189b      	adds	r3, r3, r2
 8008054:	00da      	lsls	r2, r3, #3
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	0d1b      	lsrs	r3, r3, #20
 800805a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800805c:	4353      	muls	r3, r2
 800805e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008060:	e068      	b.n	8008134 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	23c0      	movs	r3, #192	@ 0xc0
 8008066:	00db      	lsls	r3, r3, #3
 8008068:	429a      	cmp	r2, r3
 800806a:	d10a      	bne.n	8008082 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d107      	bne.n	8008082 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008072:	69fb      	ldr	r3, [r7, #28]
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	b2da      	uxtb	r2, r3
 8008078:	2117      	movs	r1, #23
 800807a:	187b      	adds	r3, r7, r1
 800807c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800807e:	187b      	adds	r3, r7, r1
 8008080:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	3301      	adds	r3, #1
 8008086:	d055      	beq.n	8008134 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008088:	f7fb fbdc 	bl	8003844 <HAL_GetTick>
 800808c:	0002      	movs	r2, r0
 800808e:	6a3b      	ldr	r3, [r7, #32]
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008094:	429a      	cmp	r2, r3
 8008096:	d902      	bls.n	800809e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8008098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809a:	2b00      	cmp	r3, #0
 800809c:	d142      	bne.n	8008124 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	21e0      	movs	r1, #224	@ 0xe0
 80080aa:	438a      	bics	r2, r1
 80080ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	685a      	ldr	r2, [r3, #4]
 80080b2:	2382      	movs	r3, #130	@ 0x82
 80080b4:	005b      	lsls	r3, r3, #1
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d113      	bne.n	80080e2 <SPI_WaitFifoStateUntilTimeout+0xce>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	689a      	ldr	r2, [r3, #8]
 80080be:	2380      	movs	r3, #128	@ 0x80
 80080c0:	021b      	lsls	r3, r3, #8
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d005      	beq.n	80080d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	689a      	ldr	r2, [r3, #8]
 80080ca:	2380      	movs	r3, #128	@ 0x80
 80080cc:	00db      	lsls	r3, r3, #3
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d107      	bne.n	80080e2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	2140      	movs	r1, #64	@ 0x40
 80080de:	438a      	bics	r2, r1
 80080e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80080e6:	2380      	movs	r3, #128	@ 0x80
 80080e8:	019b      	lsls	r3, r3, #6
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d110      	bne.n	8008110 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4916      	ldr	r1, [pc, #88]	@ (8008154 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80080fa:	400a      	ands	r2, r1
 80080fc:	601a      	str	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2180      	movs	r1, #128	@ 0x80
 800810a:	0189      	lsls	r1, r1, #6
 800810c:	430a      	orrs	r2, r1
 800810e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	225d      	movs	r2, #93	@ 0x5d
 8008114:	2101      	movs	r1, #1
 8008116:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	225c      	movs	r2, #92	@ 0x5c
 800811c:	2100      	movs	r1, #0
 800811e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e010      	b.n	8008146 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d101      	bne.n	800812e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800812a:	2300      	movs	r3, #0
 800812c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	3b01      	subs	r3, #1
 8008132:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	68ba      	ldr	r2, [r7, #8]
 800813c:	4013      	ands	r3, r2
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	429a      	cmp	r2, r3
 8008142:	d18e      	bne.n	8008062 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	0018      	movs	r0, r3
 8008148:	46bd      	mov	sp, r7
 800814a:	b00a      	add	sp, #40	@ 0x28
 800814c:	bd80      	pop	{r7, pc}
 800814e:	46c0      	nop			@ (mov r8, r8)
 8008150:	20000090 	.word	0x20000090
 8008154:	ffffdfff 	.word	0xffffdfff

08008158 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af02      	add	r7, sp, #8
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	685a      	ldr	r2, [r3, #4]
 8008168:	2382      	movs	r3, #130	@ 0x82
 800816a:	005b      	lsls	r3, r3, #1
 800816c:	429a      	cmp	r2, r3
 800816e:	d113      	bne.n	8008198 <SPI_EndRxTransaction+0x40>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	2380      	movs	r3, #128	@ 0x80
 8008176:	021b      	lsls	r3, r3, #8
 8008178:	429a      	cmp	r2, r3
 800817a:	d005      	beq.n	8008188 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	689a      	ldr	r2, [r3, #8]
 8008180:	2380      	movs	r3, #128	@ 0x80
 8008182:	00db      	lsls	r3, r3, #3
 8008184:	429a      	cmp	r2, r3
 8008186:	d107      	bne.n	8008198 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2140      	movs	r1, #64	@ 0x40
 8008194:	438a      	bics	r2, r1
 8008196:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008198:	68ba      	ldr	r2, [r7, #8]
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	9300      	str	r3, [sp, #0]
 80081a0:	0013      	movs	r3, r2
 80081a2:	2200      	movs	r2, #0
 80081a4:	2180      	movs	r1, #128	@ 0x80
 80081a6:	f7ff fea7 	bl	8007ef8 <SPI_WaitFlagStateUntilTimeout>
 80081aa:	1e03      	subs	r3, r0, #0
 80081ac:	d007      	beq.n	80081be <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b2:	2220      	movs	r2, #32
 80081b4:	431a      	orrs	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e026      	b.n	800820c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	685a      	ldr	r2, [r3, #4]
 80081c2:	2382      	movs	r3, #130	@ 0x82
 80081c4:	005b      	lsls	r3, r3, #1
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d11f      	bne.n	800820a <SPI_EndRxTransaction+0xb2>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	689a      	ldr	r2, [r3, #8]
 80081ce:	2380      	movs	r3, #128	@ 0x80
 80081d0:	021b      	lsls	r3, r3, #8
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d005      	beq.n	80081e2 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	689a      	ldr	r2, [r3, #8]
 80081da:	2380      	movs	r3, #128	@ 0x80
 80081dc:	00db      	lsls	r3, r3, #3
 80081de:	429a      	cmp	r2, r3
 80081e0:	d113      	bne.n	800820a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081e2:	68ba      	ldr	r2, [r7, #8]
 80081e4:	23c0      	movs	r3, #192	@ 0xc0
 80081e6:	00d9      	lsls	r1, r3, #3
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	0013      	movs	r3, r2
 80081f0:	2200      	movs	r2, #0
 80081f2:	f7ff ff0f 	bl	8008014 <SPI_WaitFifoStateUntilTimeout>
 80081f6:	1e03      	subs	r3, r0, #0
 80081f8:	d007      	beq.n	800820a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081fe:	2220      	movs	r2, #32
 8008200:	431a      	orrs	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008206:	2303      	movs	r3, #3
 8008208:	e000      	b.n	800820c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800820a:	2300      	movs	r3, #0
}
 800820c:	0018      	movs	r0, r3
 800820e:	46bd      	mov	sp, r7
 8008210:	b004      	add	sp, #16
 8008212:	bd80      	pop	{r7, pc}

08008214 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af02      	add	r7, sp, #8
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008220:	68ba      	ldr	r2, [r7, #8]
 8008222:	23c0      	movs	r3, #192	@ 0xc0
 8008224:	0159      	lsls	r1, r3, #5
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	9300      	str	r3, [sp, #0]
 800822c:	0013      	movs	r3, r2
 800822e:	2200      	movs	r2, #0
 8008230:	f7ff fef0 	bl	8008014 <SPI_WaitFifoStateUntilTimeout>
 8008234:	1e03      	subs	r3, r0, #0
 8008236:	d007      	beq.n	8008248 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800823c:	2220      	movs	r2, #32
 800823e:	431a      	orrs	r2, r3
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008244:	2303      	movs	r3, #3
 8008246:	e027      	b.n	8008298 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008248:	68ba      	ldr	r2, [r7, #8]
 800824a:	68f8      	ldr	r0, [r7, #12]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	0013      	movs	r3, r2
 8008252:	2200      	movs	r2, #0
 8008254:	2180      	movs	r1, #128	@ 0x80
 8008256:	f7ff fe4f 	bl	8007ef8 <SPI_WaitFlagStateUntilTimeout>
 800825a:	1e03      	subs	r3, r0, #0
 800825c:	d007      	beq.n	800826e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008262:	2220      	movs	r2, #32
 8008264:	431a      	orrs	r2, r3
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e014      	b.n	8008298 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800826e:	68ba      	ldr	r2, [r7, #8]
 8008270:	23c0      	movs	r3, #192	@ 0xc0
 8008272:	00d9      	lsls	r1, r3, #3
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	9300      	str	r3, [sp, #0]
 800827a:	0013      	movs	r3, r2
 800827c:	2200      	movs	r2, #0
 800827e:	f7ff fec9 	bl	8008014 <SPI_WaitFifoStateUntilTimeout>
 8008282:	1e03      	subs	r3, r0, #0
 8008284:	d007      	beq.n	8008296 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800828a:	2220      	movs	r2, #32
 800828c:	431a      	orrs	r2, r3
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e000      	b.n	8008298 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	0018      	movs	r0, r3
 800829a:	46bd      	mov	sp, r7
 800829c:	b004      	add	sp, #16
 800829e:	bd80      	pop	{r7, pc}

080082a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d101      	bne.n	80082b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e04a      	b.n	8008348 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	223d      	movs	r2, #61	@ 0x3d
 80082b6:	5c9b      	ldrb	r3, [r3, r2]
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d107      	bne.n	80082ce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	223c      	movs	r2, #60	@ 0x3c
 80082c2:	2100      	movs	r1, #0
 80082c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	0018      	movs	r0, r3
 80082ca:	f7fb f91d 	bl	8003508 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	223d      	movs	r2, #61	@ 0x3d
 80082d2:	2102      	movs	r1, #2
 80082d4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	3304      	adds	r3, #4
 80082de:	0019      	movs	r1, r3
 80082e0:	0010      	movs	r0, r2
 80082e2:	f000 fc87 	bl	8008bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2248      	movs	r2, #72	@ 0x48
 80082ea:	2101      	movs	r1, #1
 80082ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	223e      	movs	r2, #62	@ 0x3e
 80082f2:	2101      	movs	r1, #1
 80082f4:	5499      	strb	r1, [r3, r2]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	223f      	movs	r2, #63	@ 0x3f
 80082fa:	2101      	movs	r1, #1
 80082fc:	5499      	strb	r1, [r3, r2]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2240      	movs	r2, #64	@ 0x40
 8008302:	2101      	movs	r1, #1
 8008304:	5499      	strb	r1, [r3, r2]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2241      	movs	r2, #65	@ 0x41
 800830a:	2101      	movs	r1, #1
 800830c:	5499      	strb	r1, [r3, r2]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2242      	movs	r2, #66	@ 0x42
 8008312:	2101      	movs	r1, #1
 8008314:	5499      	strb	r1, [r3, r2]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2243      	movs	r2, #67	@ 0x43
 800831a:	2101      	movs	r1, #1
 800831c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2244      	movs	r2, #68	@ 0x44
 8008322:	2101      	movs	r1, #1
 8008324:	5499      	strb	r1, [r3, r2]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2245      	movs	r2, #69	@ 0x45
 800832a:	2101      	movs	r1, #1
 800832c:	5499      	strb	r1, [r3, r2]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2246      	movs	r2, #70	@ 0x46
 8008332:	2101      	movs	r1, #1
 8008334:	5499      	strb	r1, [r3, r2]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2247      	movs	r2, #71	@ 0x47
 800833a:	2101      	movs	r1, #1
 800833c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	223d      	movs	r2, #61	@ 0x3d
 8008342:	2101      	movs	r1, #1
 8008344:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	0018      	movs	r0, r3
 800834a:	46bd      	mov	sp, r7
 800834c:	b002      	add	sp, #8
 800834e:	bd80      	pop	{r7, pc}

08008350 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	223d      	movs	r2, #61	@ 0x3d
 800835c:	5c9b      	ldrb	r3, [r3, r2]
 800835e:	b2db      	uxtb	r3, r3
 8008360:	2b01      	cmp	r3, #1
 8008362:	d001      	beq.n	8008368 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	e035      	b.n	80083d4 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	223d      	movs	r2, #61	@ 0x3d
 800836c:	2102      	movs	r1, #2
 800836e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a19      	ldr	r2, [pc, #100]	@ (80083dc <HAL_TIM_Base_Start+0x8c>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d00a      	beq.n	8008390 <HAL_TIM_Base_Start+0x40>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	2380      	movs	r3, #128	@ 0x80
 8008380:	05db      	lsls	r3, r3, #23
 8008382:	429a      	cmp	r2, r3
 8008384:	d004      	beq.n	8008390 <HAL_TIM_Base_Start+0x40>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a15      	ldr	r2, [pc, #84]	@ (80083e0 <HAL_TIM_Base_Start+0x90>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d116      	bne.n	80083be <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	4a13      	ldr	r2, [pc, #76]	@ (80083e4 <HAL_TIM_Base_Start+0x94>)
 8008398:	4013      	ands	r3, r2
 800839a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2b06      	cmp	r3, #6
 80083a0:	d016      	beq.n	80083d0 <HAL_TIM_Base_Start+0x80>
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	2380      	movs	r3, #128	@ 0x80
 80083a6:	025b      	lsls	r3, r3, #9
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d011      	beq.n	80083d0 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2101      	movs	r1, #1
 80083b8:	430a      	orrs	r2, r1
 80083ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083bc:	e008      	b.n	80083d0 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2101      	movs	r1, #1
 80083ca:	430a      	orrs	r2, r1
 80083cc:	601a      	str	r2, [r3, #0]
 80083ce:	e000      	b.n	80083d2 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083d0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	0018      	movs	r0, r3
 80083d6:	46bd      	mov	sp, r7
 80083d8:	b004      	add	sp, #16
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	40012c00 	.word	0x40012c00
 80083e0:	40000400 	.word	0x40000400
 80083e4:	00010007 	.word	0x00010007

080083e8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6a1b      	ldr	r3, [r3, #32]
 80083f6:	4a0d      	ldr	r2, [pc, #52]	@ (800842c <HAL_TIM_Base_Stop+0x44>)
 80083f8:	4013      	ands	r3, r2
 80083fa:	d10d      	bne.n	8008418 <HAL_TIM_Base_Stop+0x30>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	6a1b      	ldr	r3, [r3, #32]
 8008402:	4a0b      	ldr	r2, [pc, #44]	@ (8008430 <HAL_TIM_Base_Stop+0x48>)
 8008404:	4013      	ands	r3, r2
 8008406:	d107      	bne.n	8008418 <HAL_TIM_Base_Stop+0x30>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2101      	movs	r1, #1
 8008414:	438a      	bics	r2, r1
 8008416:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	223d      	movs	r2, #61	@ 0x3d
 800841c:	2101      	movs	r1, #1
 800841e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	0018      	movs	r0, r3
 8008424:	46bd      	mov	sp, r7
 8008426:	b002      	add	sp, #8
 8008428:	bd80      	pop	{r7, pc}
 800842a:	46c0      	nop			@ (mov r8, r8)
 800842c:	00001111 	.word	0x00001111
 8008430:	00000444 	.word	0x00000444

08008434 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	223d      	movs	r2, #61	@ 0x3d
 8008440:	5c9b      	ldrb	r3, [r3, r2]
 8008442:	b2db      	uxtb	r3, r3
 8008444:	2b01      	cmp	r3, #1
 8008446:	d001      	beq.n	800844c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e03d      	b.n	80084c8 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	223d      	movs	r2, #61	@ 0x3d
 8008450:	2102      	movs	r1, #2
 8008452:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	68da      	ldr	r2, [r3, #12]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2101      	movs	r1, #1
 8008460:	430a      	orrs	r2, r1
 8008462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a19      	ldr	r2, [pc, #100]	@ (80084d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d00a      	beq.n	8008484 <HAL_TIM_Base_Start_IT+0x50>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	2380      	movs	r3, #128	@ 0x80
 8008474:	05db      	lsls	r3, r3, #23
 8008476:	429a      	cmp	r2, r3
 8008478:	d004      	beq.n	8008484 <HAL_TIM_Base_Start_IT+0x50>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a15      	ldr	r2, [pc, #84]	@ (80084d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d116      	bne.n	80084b2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	4a13      	ldr	r2, [pc, #76]	@ (80084d8 <HAL_TIM_Base_Start_IT+0xa4>)
 800848c:	4013      	ands	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2b06      	cmp	r3, #6
 8008494:	d016      	beq.n	80084c4 <HAL_TIM_Base_Start_IT+0x90>
 8008496:	68fa      	ldr	r2, [r7, #12]
 8008498:	2380      	movs	r3, #128	@ 0x80
 800849a:	025b      	lsls	r3, r3, #9
 800849c:	429a      	cmp	r2, r3
 800849e:	d011      	beq.n	80084c4 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2101      	movs	r1, #1
 80084ac:	430a      	orrs	r2, r1
 80084ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084b0:	e008      	b.n	80084c4 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2101      	movs	r1, #1
 80084be:	430a      	orrs	r2, r1
 80084c0:	601a      	str	r2, [r3, #0]
 80084c2:	e000      	b.n	80084c6 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80084c6:	2300      	movs	r3, #0
}
 80084c8:	0018      	movs	r0, r3
 80084ca:	46bd      	mov	sp, r7
 80084cc:	b004      	add	sp, #16
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	40012c00 	.word	0x40012c00
 80084d4:	40000400 	.word	0x40000400
 80084d8:	00010007 	.word	0x00010007

080084dc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	68da      	ldr	r2, [r3, #12]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	2101      	movs	r1, #1
 80084f0:	438a      	bics	r2, r1
 80084f2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	4a0d      	ldr	r2, [pc, #52]	@ (8008530 <HAL_TIM_Base_Stop_IT+0x54>)
 80084fc:	4013      	ands	r3, r2
 80084fe:	d10d      	bne.n	800851c <HAL_TIM_Base_Stop_IT+0x40>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	6a1b      	ldr	r3, [r3, #32]
 8008506:	4a0b      	ldr	r2, [pc, #44]	@ (8008534 <HAL_TIM_Base_Stop_IT+0x58>)
 8008508:	4013      	ands	r3, r2
 800850a:	d107      	bne.n	800851c <HAL_TIM_Base_Stop_IT+0x40>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2101      	movs	r1, #1
 8008518:	438a      	bics	r2, r1
 800851a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	223d      	movs	r2, #61	@ 0x3d
 8008520:	2101      	movs	r1, #1
 8008522:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	0018      	movs	r0, r3
 8008528:	46bd      	mov	sp, r7
 800852a:	b002      	add	sp, #8
 800852c:	bd80      	pop	{r7, pc}
 800852e:	46c0      	nop			@ (mov r8, r8)
 8008530:	00001111 	.word	0x00001111
 8008534:	00000444 	.word	0x00000444

08008538 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d101      	bne.n	800854a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e04a      	b.n	80085e0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	223d      	movs	r2, #61	@ 0x3d
 800854e:	5c9b      	ldrb	r3, [r3, r2]
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	d107      	bne.n	8008566 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	223c      	movs	r2, #60	@ 0x3c
 800855a:	2100      	movs	r1, #0
 800855c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	0018      	movs	r0, r3
 8008562:	f7fa ffb5 	bl	80034d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	223d      	movs	r2, #61	@ 0x3d
 800856a:	2102      	movs	r1, #2
 800856c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	3304      	adds	r3, #4
 8008576:	0019      	movs	r1, r3
 8008578:	0010      	movs	r0, r2
 800857a:	f000 fb3b 	bl	8008bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2248      	movs	r2, #72	@ 0x48
 8008582:	2101      	movs	r1, #1
 8008584:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	223e      	movs	r2, #62	@ 0x3e
 800858a:	2101      	movs	r1, #1
 800858c:	5499      	strb	r1, [r3, r2]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	223f      	movs	r2, #63	@ 0x3f
 8008592:	2101      	movs	r1, #1
 8008594:	5499      	strb	r1, [r3, r2]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2240      	movs	r2, #64	@ 0x40
 800859a:	2101      	movs	r1, #1
 800859c:	5499      	strb	r1, [r3, r2]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2241      	movs	r2, #65	@ 0x41
 80085a2:	2101      	movs	r1, #1
 80085a4:	5499      	strb	r1, [r3, r2]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2242      	movs	r2, #66	@ 0x42
 80085aa:	2101      	movs	r1, #1
 80085ac:	5499      	strb	r1, [r3, r2]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2243      	movs	r2, #67	@ 0x43
 80085b2:	2101      	movs	r1, #1
 80085b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2244      	movs	r2, #68	@ 0x44
 80085ba:	2101      	movs	r1, #1
 80085bc:	5499      	strb	r1, [r3, r2]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2245      	movs	r2, #69	@ 0x45
 80085c2:	2101      	movs	r1, #1
 80085c4:	5499      	strb	r1, [r3, r2]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2246      	movs	r2, #70	@ 0x46
 80085ca:	2101      	movs	r1, #1
 80085cc:	5499      	strb	r1, [r3, r2]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2247      	movs	r2, #71	@ 0x47
 80085d2:	2101      	movs	r1, #1
 80085d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	223d      	movs	r2, #61	@ 0x3d
 80085da:	2101      	movs	r1, #1
 80085dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	0018      	movs	r0, r3
 80085e2:	46bd      	mov	sp, r7
 80085e4:	b002      	add	sp, #8
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d108      	bne.n	800860a <HAL_TIM_PWM_Start+0x22>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	223e      	movs	r2, #62	@ 0x3e
 80085fc:	5c9b      	ldrb	r3, [r3, r2]
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	3b01      	subs	r3, #1
 8008602:	1e5a      	subs	r2, r3, #1
 8008604:	4193      	sbcs	r3, r2
 8008606:	b2db      	uxtb	r3, r3
 8008608:	e037      	b.n	800867a <HAL_TIM_PWM_Start+0x92>
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	2b04      	cmp	r3, #4
 800860e:	d108      	bne.n	8008622 <HAL_TIM_PWM_Start+0x3a>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	223f      	movs	r2, #63	@ 0x3f
 8008614:	5c9b      	ldrb	r3, [r3, r2]
 8008616:	b2db      	uxtb	r3, r3
 8008618:	3b01      	subs	r3, #1
 800861a:	1e5a      	subs	r2, r3, #1
 800861c:	4193      	sbcs	r3, r2
 800861e:	b2db      	uxtb	r3, r3
 8008620:	e02b      	b.n	800867a <HAL_TIM_PWM_Start+0x92>
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2b08      	cmp	r3, #8
 8008626:	d108      	bne.n	800863a <HAL_TIM_PWM_Start+0x52>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2240      	movs	r2, #64	@ 0x40
 800862c:	5c9b      	ldrb	r3, [r3, r2]
 800862e:	b2db      	uxtb	r3, r3
 8008630:	3b01      	subs	r3, #1
 8008632:	1e5a      	subs	r2, r3, #1
 8008634:	4193      	sbcs	r3, r2
 8008636:	b2db      	uxtb	r3, r3
 8008638:	e01f      	b.n	800867a <HAL_TIM_PWM_Start+0x92>
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b0c      	cmp	r3, #12
 800863e:	d108      	bne.n	8008652 <HAL_TIM_PWM_Start+0x6a>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2241      	movs	r2, #65	@ 0x41
 8008644:	5c9b      	ldrb	r3, [r3, r2]
 8008646:	b2db      	uxtb	r3, r3
 8008648:	3b01      	subs	r3, #1
 800864a:	1e5a      	subs	r2, r3, #1
 800864c:	4193      	sbcs	r3, r2
 800864e:	b2db      	uxtb	r3, r3
 8008650:	e013      	b.n	800867a <HAL_TIM_PWM_Start+0x92>
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	2b10      	cmp	r3, #16
 8008656:	d108      	bne.n	800866a <HAL_TIM_PWM_Start+0x82>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2242      	movs	r2, #66	@ 0x42
 800865c:	5c9b      	ldrb	r3, [r3, r2]
 800865e:	b2db      	uxtb	r3, r3
 8008660:	3b01      	subs	r3, #1
 8008662:	1e5a      	subs	r2, r3, #1
 8008664:	4193      	sbcs	r3, r2
 8008666:	b2db      	uxtb	r3, r3
 8008668:	e007      	b.n	800867a <HAL_TIM_PWM_Start+0x92>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2243      	movs	r2, #67	@ 0x43
 800866e:	5c9b      	ldrb	r3, [r3, r2]
 8008670:	b2db      	uxtb	r3, r3
 8008672:	3b01      	subs	r3, #1
 8008674:	1e5a      	subs	r2, r3, #1
 8008676:	4193      	sbcs	r3, r2
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d001      	beq.n	8008682 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	e081      	b.n	8008786 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d104      	bne.n	8008692 <HAL_TIM_PWM_Start+0xaa>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	223e      	movs	r2, #62	@ 0x3e
 800868c:	2102      	movs	r1, #2
 800868e:	5499      	strb	r1, [r3, r2]
 8008690:	e023      	b.n	80086da <HAL_TIM_PWM_Start+0xf2>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	2b04      	cmp	r3, #4
 8008696:	d104      	bne.n	80086a2 <HAL_TIM_PWM_Start+0xba>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	223f      	movs	r2, #63	@ 0x3f
 800869c:	2102      	movs	r1, #2
 800869e:	5499      	strb	r1, [r3, r2]
 80086a0:	e01b      	b.n	80086da <HAL_TIM_PWM_Start+0xf2>
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b08      	cmp	r3, #8
 80086a6:	d104      	bne.n	80086b2 <HAL_TIM_PWM_Start+0xca>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2240      	movs	r2, #64	@ 0x40
 80086ac:	2102      	movs	r1, #2
 80086ae:	5499      	strb	r1, [r3, r2]
 80086b0:	e013      	b.n	80086da <HAL_TIM_PWM_Start+0xf2>
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	2b0c      	cmp	r3, #12
 80086b6:	d104      	bne.n	80086c2 <HAL_TIM_PWM_Start+0xda>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2241      	movs	r2, #65	@ 0x41
 80086bc:	2102      	movs	r1, #2
 80086be:	5499      	strb	r1, [r3, r2]
 80086c0:	e00b      	b.n	80086da <HAL_TIM_PWM_Start+0xf2>
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	2b10      	cmp	r3, #16
 80086c6:	d104      	bne.n	80086d2 <HAL_TIM_PWM_Start+0xea>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2242      	movs	r2, #66	@ 0x42
 80086cc:	2102      	movs	r1, #2
 80086ce:	5499      	strb	r1, [r3, r2]
 80086d0:	e003      	b.n	80086da <HAL_TIM_PWM_Start+0xf2>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2243      	movs	r2, #67	@ 0x43
 80086d6:	2102      	movs	r1, #2
 80086d8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	6839      	ldr	r1, [r7, #0]
 80086e0:	2201      	movs	r2, #1
 80086e2:	0018      	movs	r0, r3
 80086e4:	f000 fda6 	bl	8009234 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a28      	ldr	r2, [pc, #160]	@ (8008790 <HAL_TIM_PWM_Start+0x1a8>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d009      	beq.n	8008706 <HAL_TIM_PWM_Start+0x11e>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a27      	ldr	r2, [pc, #156]	@ (8008794 <HAL_TIM_PWM_Start+0x1ac>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d004      	beq.n	8008706 <HAL_TIM_PWM_Start+0x11e>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a25      	ldr	r2, [pc, #148]	@ (8008798 <HAL_TIM_PWM_Start+0x1b0>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d101      	bne.n	800870a <HAL_TIM_PWM_Start+0x122>
 8008706:	2301      	movs	r3, #1
 8008708:	e000      	b.n	800870c <HAL_TIM_PWM_Start+0x124>
 800870a:	2300      	movs	r3, #0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d008      	beq.n	8008722 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	2180      	movs	r1, #128	@ 0x80
 800871c:	0209      	lsls	r1, r1, #8
 800871e:	430a      	orrs	r2, r1
 8008720:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a1a      	ldr	r2, [pc, #104]	@ (8008790 <HAL_TIM_PWM_Start+0x1a8>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d00a      	beq.n	8008742 <HAL_TIM_PWM_Start+0x15a>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	2380      	movs	r3, #128	@ 0x80
 8008732:	05db      	lsls	r3, r3, #23
 8008734:	429a      	cmp	r2, r3
 8008736:	d004      	beq.n	8008742 <HAL_TIM_PWM_Start+0x15a>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a17      	ldr	r2, [pc, #92]	@ (800879c <HAL_TIM_PWM_Start+0x1b4>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d116      	bne.n	8008770 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	4a15      	ldr	r2, [pc, #84]	@ (80087a0 <HAL_TIM_PWM_Start+0x1b8>)
 800874a:	4013      	ands	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2b06      	cmp	r3, #6
 8008752:	d016      	beq.n	8008782 <HAL_TIM_PWM_Start+0x19a>
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	2380      	movs	r3, #128	@ 0x80
 8008758:	025b      	lsls	r3, r3, #9
 800875a:	429a      	cmp	r2, r3
 800875c:	d011      	beq.n	8008782 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2101      	movs	r1, #1
 800876a:	430a      	orrs	r2, r1
 800876c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800876e:	e008      	b.n	8008782 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2101      	movs	r1, #1
 800877c:	430a      	orrs	r2, r1
 800877e:	601a      	str	r2, [r3, #0]
 8008780:	e000      	b.n	8008784 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008782:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8008784:	2300      	movs	r3, #0
}
 8008786:	0018      	movs	r0, r3
 8008788:	46bd      	mov	sp, r7
 800878a:	b004      	add	sp, #16
 800878c:	bd80      	pop	{r7, pc}
 800878e:	46c0      	nop			@ (mov r8, r8)
 8008790:	40012c00 	.word	0x40012c00
 8008794:	40014400 	.word	0x40014400
 8008798:	40014800 	.word	0x40014800
 800879c:	40000400 	.word	0x40000400
 80087a0:	00010007 	.word	0x00010007

080087a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	2202      	movs	r2, #2
 80087c0:	4013      	ands	r3, r2
 80087c2:	d021      	beq.n	8008808 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2202      	movs	r2, #2
 80087c8:	4013      	ands	r3, r2
 80087ca:	d01d      	beq.n	8008808 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	2203      	movs	r2, #3
 80087d2:	4252      	negs	r2, r2
 80087d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	699b      	ldr	r3, [r3, #24]
 80087e2:	2203      	movs	r2, #3
 80087e4:	4013      	ands	r3, r2
 80087e6:	d004      	beq.n	80087f2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	0018      	movs	r0, r3
 80087ec:	f000 f9ea 	bl	8008bc4 <HAL_TIM_IC_CaptureCallback>
 80087f0:	e007      	b.n	8008802 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	0018      	movs	r0, r3
 80087f6:	f000 f9dd 	bl	8008bb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	0018      	movs	r0, r3
 80087fe:	f000 f9e9 	bl	8008bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2204      	movs	r2, #4
 800880c:	4013      	ands	r3, r2
 800880e:	d022      	beq.n	8008856 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2204      	movs	r2, #4
 8008814:	4013      	ands	r3, r2
 8008816:	d01e      	beq.n	8008856 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2205      	movs	r2, #5
 800881e:	4252      	negs	r2, r2
 8008820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2202      	movs	r2, #2
 8008826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	699a      	ldr	r2, [r3, #24]
 800882e:	23c0      	movs	r3, #192	@ 0xc0
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4013      	ands	r3, r2
 8008834:	d004      	beq.n	8008840 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	0018      	movs	r0, r3
 800883a:	f000 f9c3 	bl	8008bc4 <HAL_TIM_IC_CaptureCallback>
 800883e:	e007      	b.n	8008850 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	0018      	movs	r0, r3
 8008844:	f000 f9b6 	bl	8008bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	0018      	movs	r0, r3
 800884c:	f000 f9c2 	bl	8008bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	2208      	movs	r2, #8
 800885a:	4013      	ands	r3, r2
 800885c:	d021      	beq.n	80088a2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2208      	movs	r2, #8
 8008862:	4013      	ands	r3, r2
 8008864:	d01d      	beq.n	80088a2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2209      	movs	r2, #9
 800886c:	4252      	negs	r2, r2
 800886e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2204      	movs	r2, #4
 8008874:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	69db      	ldr	r3, [r3, #28]
 800887c:	2203      	movs	r2, #3
 800887e:	4013      	ands	r3, r2
 8008880:	d004      	beq.n	800888c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	0018      	movs	r0, r3
 8008886:	f000 f99d 	bl	8008bc4 <HAL_TIM_IC_CaptureCallback>
 800888a:	e007      	b.n	800889c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	0018      	movs	r0, r3
 8008890:	f000 f990 	bl	8008bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	0018      	movs	r0, r3
 8008898:	f000 f99c 	bl	8008bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	2210      	movs	r2, #16
 80088a6:	4013      	ands	r3, r2
 80088a8:	d022      	beq.n	80088f0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2210      	movs	r2, #16
 80088ae:	4013      	ands	r3, r2
 80088b0:	d01e      	beq.n	80088f0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2211      	movs	r2, #17
 80088b8:	4252      	negs	r2, r2
 80088ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2208      	movs	r2, #8
 80088c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	69da      	ldr	r2, [r3, #28]
 80088c8:	23c0      	movs	r3, #192	@ 0xc0
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	4013      	ands	r3, r2
 80088ce:	d004      	beq.n	80088da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	0018      	movs	r0, r3
 80088d4:	f000 f976 	bl	8008bc4 <HAL_TIM_IC_CaptureCallback>
 80088d8:	e007      	b.n	80088ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	0018      	movs	r0, r3
 80088de:	f000 f969 	bl	8008bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	0018      	movs	r0, r3
 80088e6:	f000 f975 	bl	8008bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	2201      	movs	r2, #1
 80088f4:	4013      	ands	r3, r2
 80088f6:	d00c      	beq.n	8008912 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2201      	movs	r2, #1
 80088fc:	4013      	ands	r3, r2
 80088fe:	d008      	beq.n	8008912 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2202      	movs	r2, #2
 8008906:	4252      	negs	r2, r2
 8008908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	0018      	movs	r0, r3
 800890e:	f7f9 fd9f 	bl	8002450 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	2280      	movs	r2, #128	@ 0x80
 8008916:	4013      	ands	r3, r2
 8008918:	d104      	bne.n	8008924 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	2380      	movs	r3, #128	@ 0x80
 800891e:	019b      	lsls	r3, r3, #6
 8008920:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008922:	d00b      	beq.n	800893c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2280      	movs	r2, #128	@ 0x80
 8008928:	4013      	ands	r3, r2
 800892a:	d007      	beq.n	800893c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a1e      	ldr	r2, [pc, #120]	@ (80089ac <HAL_TIM_IRQHandler+0x208>)
 8008932:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	0018      	movs	r0, r3
 8008938:	f000 fd10 	bl	800935c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	2380      	movs	r3, #128	@ 0x80
 8008940:	005b      	lsls	r3, r3, #1
 8008942:	4013      	ands	r3, r2
 8008944:	d00b      	beq.n	800895e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2280      	movs	r2, #128	@ 0x80
 800894a:	4013      	ands	r3, r2
 800894c:	d007      	beq.n	800895e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a17      	ldr	r2, [pc, #92]	@ (80089b0 <HAL_TIM_IRQHandler+0x20c>)
 8008954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	0018      	movs	r0, r3
 800895a:	f000 fd07 	bl	800936c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	2240      	movs	r2, #64	@ 0x40
 8008962:	4013      	ands	r3, r2
 8008964:	d00c      	beq.n	8008980 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2240      	movs	r2, #64	@ 0x40
 800896a:	4013      	ands	r3, r2
 800896c:	d008      	beq.n	8008980 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2241      	movs	r2, #65	@ 0x41
 8008974:	4252      	negs	r2, r2
 8008976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	0018      	movs	r0, r3
 800897c:	f000 f932 	bl	8008be4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	2220      	movs	r2, #32
 8008984:	4013      	ands	r3, r2
 8008986:	d00c      	beq.n	80089a2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2220      	movs	r2, #32
 800898c:	4013      	ands	r3, r2
 800898e:	d008      	beq.n	80089a2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2221      	movs	r2, #33	@ 0x21
 8008996:	4252      	negs	r2, r2
 8008998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	0018      	movs	r0, r3
 800899e:	f000 fcd5 	bl	800934c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089a2:	46c0      	nop			@ (mov r8, r8)
 80089a4:	46bd      	mov	sp, r7
 80089a6:	b004      	add	sp, #16
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	46c0      	nop			@ (mov r8, r8)
 80089ac:	ffffdf7f 	.word	0xffffdf7f
 80089b0:	fffffeff 	.word	0xfffffeff

080089b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089c0:	2317      	movs	r3, #23
 80089c2:	18fb      	adds	r3, r7, r3
 80089c4:	2200      	movs	r2, #0
 80089c6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	223c      	movs	r2, #60	@ 0x3c
 80089cc:	5c9b      	ldrb	r3, [r3, r2]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d101      	bne.n	80089d6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80089d2:	2302      	movs	r3, #2
 80089d4:	e0e5      	b.n	8008ba2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	223c      	movs	r2, #60	@ 0x3c
 80089da:	2101      	movs	r1, #1
 80089dc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2b14      	cmp	r3, #20
 80089e2:	d900      	bls.n	80089e6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80089e4:	e0d1      	b.n	8008b8a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	009a      	lsls	r2, r3, #2
 80089ea:	4b70      	ldr	r3, [pc, #448]	@ (8008bac <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80089ec:	18d3      	adds	r3, r2, r3
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	0011      	movs	r1, r2
 80089fa:	0018      	movs	r0, r3
 80089fc:	f000 f97e 	bl	8008cfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	699a      	ldr	r2, [r3, #24]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2108      	movs	r1, #8
 8008a0c:	430a      	orrs	r2, r1
 8008a0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	699a      	ldr	r2, [r3, #24]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2104      	movs	r1, #4
 8008a1c:	438a      	bics	r2, r1
 8008a1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6999      	ldr	r1, [r3, #24]
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	691a      	ldr	r2, [r3, #16]
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	430a      	orrs	r2, r1
 8008a30:	619a      	str	r2, [r3, #24]
      break;
 8008a32:	e0af      	b.n	8008b94 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68ba      	ldr	r2, [r7, #8]
 8008a3a:	0011      	movs	r1, r2
 8008a3c:	0018      	movs	r0, r3
 8008a3e:	f000 f9dd 	bl	8008dfc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	699a      	ldr	r2, [r3, #24]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2180      	movs	r1, #128	@ 0x80
 8008a4e:	0109      	lsls	r1, r1, #4
 8008a50:	430a      	orrs	r2, r1
 8008a52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	699a      	ldr	r2, [r3, #24]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4954      	ldr	r1, [pc, #336]	@ (8008bb0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008a60:	400a      	ands	r2, r1
 8008a62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	6999      	ldr	r1, [r3, #24]
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	021a      	lsls	r2, r3, #8
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	430a      	orrs	r2, r1
 8008a76:	619a      	str	r2, [r3, #24]
      break;
 8008a78:	e08c      	b.n	8008b94 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68ba      	ldr	r2, [r7, #8]
 8008a80:	0011      	movs	r1, r2
 8008a82:	0018      	movs	r0, r3
 8008a84:	f000 fa38 	bl	8008ef8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	69da      	ldr	r2, [r3, #28]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2108      	movs	r1, #8
 8008a94:	430a      	orrs	r2, r1
 8008a96:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	69da      	ldr	r2, [r3, #28]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2104      	movs	r1, #4
 8008aa4:	438a      	bics	r2, r1
 8008aa6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	69d9      	ldr	r1, [r3, #28]
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	691a      	ldr	r2, [r3, #16]
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	430a      	orrs	r2, r1
 8008ab8:	61da      	str	r2, [r3, #28]
      break;
 8008aba:	e06b      	b.n	8008b94 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	0011      	movs	r1, r2
 8008ac4:	0018      	movs	r0, r3
 8008ac6:	f000 fa99 	bl	8008ffc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	69da      	ldr	r2, [r3, #28]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2180      	movs	r1, #128	@ 0x80
 8008ad6:	0109      	lsls	r1, r1, #4
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	69da      	ldr	r2, [r3, #28]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4932      	ldr	r1, [pc, #200]	@ (8008bb0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008ae8:	400a      	ands	r2, r1
 8008aea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	69d9      	ldr	r1, [r3, #28]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	021a      	lsls	r2, r3, #8
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	61da      	str	r2, [r3, #28]
      break;
 8008b00:	e048      	b.n	8008b94 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	68ba      	ldr	r2, [r7, #8]
 8008b08:	0011      	movs	r1, r2
 8008b0a:	0018      	movs	r0, r3
 8008b0c:	f000 fada 	bl	80090c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2108      	movs	r1, #8
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2104      	movs	r1, #4
 8008b2c:	438a      	bics	r2, r1
 8008b2e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	691a      	ldr	r2, [r3, #16]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008b42:	e027      	b.n	8008b94 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	0011      	movs	r1, r2
 8008b4c:	0018      	movs	r0, r3
 8008b4e:	f000 fb13 	bl	8009178 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2180      	movs	r1, #128	@ 0x80
 8008b5e:	0109      	lsls	r1, r1, #4
 8008b60:	430a      	orrs	r2, r1
 8008b62:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4910      	ldr	r1, [pc, #64]	@ (8008bb0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008b70:	400a      	ands	r2, r1
 8008b72:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	021a      	lsls	r2, r3, #8
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	430a      	orrs	r2, r1
 8008b86:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008b88:	e004      	b.n	8008b94 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8008b8a:	2317      	movs	r3, #23
 8008b8c:	18fb      	adds	r3, r7, r3
 8008b8e:	2201      	movs	r2, #1
 8008b90:	701a      	strb	r2, [r3, #0]
      break;
 8008b92:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	223c      	movs	r2, #60	@ 0x3c
 8008b98:	2100      	movs	r1, #0
 8008b9a:	5499      	strb	r1, [r3, r2]

  return status;
 8008b9c:	2317      	movs	r3, #23
 8008b9e:	18fb      	adds	r3, r7, r3
 8008ba0:	781b      	ldrb	r3, [r3, #0]
}
 8008ba2:	0018      	movs	r0, r3
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	b006      	add	sp, #24
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	46c0      	nop			@ (mov r8, r8)
 8008bac:	080094a0 	.word	0x080094a0
 8008bb0:	fffffbff 	.word	0xfffffbff

08008bb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bbc:	46c0      	nop			@ (mov r8, r8)
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	b002      	add	sp, #8
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008bcc:	46c0      	nop			@ (mov r8, r8)
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	b002      	add	sp, #8
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008bdc:	46c0      	nop			@ (mov r8, r8)
 8008bde:	46bd      	mov	sp, r7
 8008be0:	b002      	add	sp, #8
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008bec:	46c0      	nop			@ (mov r8, r8)
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	b002      	add	sp, #8
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	4a37      	ldr	r2, [pc, #220]	@ (8008ce4 <TIM_Base_SetConfig+0xf0>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d008      	beq.n	8008c1e <TIM_Base_SetConfig+0x2a>
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	2380      	movs	r3, #128	@ 0x80
 8008c10:	05db      	lsls	r3, r3, #23
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d003      	beq.n	8008c1e <TIM_Base_SetConfig+0x2a>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a33      	ldr	r2, [pc, #204]	@ (8008ce8 <TIM_Base_SetConfig+0xf4>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d108      	bne.n	8008c30 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2270      	movs	r2, #112	@ 0x70
 8008c22:	4393      	bics	r3, r2
 8008c24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	4a2c      	ldr	r2, [pc, #176]	@ (8008ce4 <TIM_Base_SetConfig+0xf0>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d014      	beq.n	8008c62 <TIM_Base_SetConfig+0x6e>
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	2380      	movs	r3, #128	@ 0x80
 8008c3c:	05db      	lsls	r3, r3, #23
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d00f      	beq.n	8008c62 <TIM_Base_SetConfig+0x6e>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a28      	ldr	r2, [pc, #160]	@ (8008ce8 <TIM_Base_SetConfig+0xf4>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d00b      	beq.n	8008c62 <TIM_Base_SetConfig+0x6e>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a27      	ldr	r2, [pc, #156]	@ (8008cec <TIM_Base_SetConfig+0xf8>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d007      	beq.n	8008c62 <TIM_Base_SetConfig+0x6e>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a26      	ldr	r2, [pc, #152]	@ (8008cf0 <TIM_Base_SetConfig+0xfc>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d003      	beq.n	8008c62 <TIM_Base_SetConfig+0x6e>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a25      	ldr	r2, [pc, #148]	@ (8008cf4 <TIM_Base_SetConfig+0x100>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d108      	bne.n	8008c74 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	4a24      	ldr	r2, [pc, #144]	@ (8008cf8 <TIM_Base_SetConfig+0x104>)
 8008c66:	4013      	ands	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	68db      	ldr	r3, [r3, #12]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	4313      	orrs	r3, r2
 8008c72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	2280      	movs	r2, #128	@ 0x80
 8008c78:	4393      	bics	r3, r2
 8008c7a:	001a      	movs	r2, r3
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	695b      	ldr	r3, [r3, #20]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	689a      	ldr	r2, [r3, #8]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a11      	ldr	r2, [pc, #68]	@ (8008ce4 <TIM_Base_SetConfig+0xf0>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d007      	beq.n	8008cb2 <TIM_Base_SetConfig+0xbe>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a12      	ldr	r2, [pc, #72]	@ (8008cf0 <TIM_Base_SetConfig+0xfc>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d003      	beq.n	8008cb2 <TIM_Base_SetConfig+0xbe>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a11      	ldr	r2, [pc, #68]	@ (8008cf4 <TIM_Base_SetConfig+0x100>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d103      	bne.n	8008cba <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	691a      	ldr	r2, [r3, #16]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d106      	bne.n	8008cda <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	4393      	bics	r3, r2
 8008cd4:	001a      	movs	r2, r3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	611a      	str	r2, [r3, #16]
  }
}
 8008cda:	46c0      	nop			@ (mov r8, r8)
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	b004      	add	sp, #16
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	46c0      	nop			@ (mov r8, r8)
 8008ce4:	40012c00 	.word	0x40012c00
 8008ce8:	40000400 	.word	0x40000400
 8008cec:	40002000 	.word	0x40002000
 8008cf0:	40014400 	.word	0x40014400
 8008cf4:	40014800 	.word	0x40014800
 8008cf8:	fffffcff 	.word	0xfffffcff

08008cfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b086      	sub	sp, #24
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
 8008d0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a1b      	ldr	r3, [r3, #32]
 8008d10:	2201      	movs	r2, #1
 8008d12:	4393      	bics	r3, r2
 8008d14:	001a      	movs	r2, r3
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	699b      	ldr	r3, [r3, #24]
 8008d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	4a2e      	ldr	r2, [pc, #184]	@ (8008de4 <TIM_OC1_SetConfig+0xe8>)
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2203      	movs	r2, #3
 8008d32:	4393      	bics	r3, r2
 8008d34:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	68fa      	ldr	r2, [r7, #12]
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	2202      	movs	r2, #2
 8008d44:	4393      	bics	r3, r2
 8008d46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	697a      	ldr	r2, [r7, #20]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a24      	ldr	r2, [pc, #144]	@ (8008de8 <TIM_OC1_SetConfig+0xec>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d007      	beq.n	8008d6a <TIM_OC1_SetConfig+0x6e>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a23      	ldr	r2, [pc, #140]	@ (8008dec <TIM_OC1_SetConfig+0xf0>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d003      	beq.n	8008d6a <TIM_OC1_SetConfig+0x6e>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a22      	ldr	r2, [pc, #136]	@ (8008df0 <TIM_OC1_SetConfig+0xf4>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d10c      	bne.n	8008d84 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	2208      	movs	r2, #8
 8008d6e:	4393      	bics	r3, r2
 8008d70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	2204      	movs	r2, #4
 8008d80:	4393      	bics	r3, r2
 8008d82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a18      	ldr	r2, [pc, #96]	@ (8008de8 <TIM_OC1_SetConfig+0xec>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d007      	beq.n	8008d9c <TIM_OC1_SetConfig+0xa0>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a17      	ldr	r2, [pc, #92]	@ (8008dec <TIM_OC1_SetConfig+0xf0>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d003      	beq.n	8008d9c <TIM_OC1_SetConfig+0xa0>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a16      	ldr	r2, [pc, #88]	@ (8008df0 <TIM_OC1_SetConfig+0xf4>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d111      	bne.n	8008dc0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	4a15      	ldr	r2, [pc, #84]	@ (8008df4 <TIM_OC1_SetConfig+0xf8>)
 8008da0:	4013      	ands	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	4a14      	ldr	r2, [pc, #80]	@ (8008df8 <TIM_OC1_SetConfig+0xfc>)
 8008da8:	4013      	ands	r3, r2
 8008daa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	695b      	ldr	r3, [r3, #20]
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	699b      	ldr	r3, [r3, #24]
 8008dba:	693a      	ldr	r2, [r7, #16]
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	693a      	ldr	r2, [r7, #16]
 8008dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	68fa      	ldr	r2, [r7, #12]
 8008dca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	685a      	ldr	r2, [r3, #4]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	621a      	str	r2, [r3, #32]
}
 8008dda:	46c0      	nop			@ (mov r8, r8)
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	b006      	add	sp, #24
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	46c0      	nop			@ (mov r8, r8)
 8008de4:	fffeff8f 	.word	0xfffeff8f
 8008de8:	40012c00 	.word	0x40012c00
 8008dec:	40014400 	.word	0x40014400
 8008df0:	40014800 	.word	0x40014800
 8008df4:	fffffeff 	.word	0xfffffeff
 8008df8:	fffffdff 	.word	0xfffffdff

08008dfc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b086      	sub	sp, #24
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6a1b      	ldr	r3, [r3, #32]
 8008e10:	2210      	movs	r2, #16
 8008e12:	4393      	bics	r3, r2
 8008e14:	001a      	movs	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	4a2c      	ldr	r2, [pc, #176]	@ (8008edc <TIM_OC2_SetConfig+0xe0>)
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	4a2b      	ldr	r2, [pc, #172]	@ (8008ee0 <TIM_OC2_SetConfig+0xe4>)
 8008e32:	4013      	ands	r3, r2
 8008e34:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	021b      	lsls	r3, r3, #8
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	2220      	movs	r2, #32
 8008e46:	4393      	bics	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	697a      	ldr	r2, [r7, #20]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a22      	ldr	r2, [pc, #136]	@ (8008ee4 <TIM_OC2_SetConfig+0xe8>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d10d      	bne.n	8008e7a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	2280      	movs	r2, #128	@ 0x80
 8008e62:	4393      	bics	r3, r2
 8008e64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	011b      	lsls	r3, r3, #4
 8008e6c:	697a      	ldr	r2, [r7, #20]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	2240      	movs	r2, #64	@ 0x40
 8008e76:	4393      	bics	r3, r2
 8008e78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a19      	ldr	r2, [pc, #100]	@ (8008ee4 <TIM_OC2_SetConfig+0xe8>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d007      	beq.n	8008e92 <TIM_OC2_SetConfig+0x96>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a18      	ldr	r2, [pc, #96]	@ (8008ee8 <TIM_OC2_SetConfig+0xec>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d003      	beq.n	8008e92 <TIM_OC2_SetConfig+0x96>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a17      	ldr	r2, [pc, #92]	@ (8008eec <TIM_OC2_SetConfig+0xf0>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d113      	bne.n	8008eba <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	4a16      	ldr	r2, [pc, #88]	@ (8008ef0 <TIM_OC2_SetConfig+0xf4>)
 8008e96:	4013      	ands	r3, r2
 8008e98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	4a15      	ldr	r2, [pc, #84]	@ (8008ef4 <TIM_OC2_SetConfig+0xf8>)
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	695b      	ldr	r3, [r3, #20]
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	693a      	ldr	r2, [r7, #16]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	699b      	ldr	r3, [r3, #24]
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	693a      	ldr	r2, [r7, #16]
 8008ebe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	68fa      	ldr	r2, [r7, #12]
 8008ec4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	685a      	ldr	r2, [r3, #4]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	697a      	ldr	r2, [r7, #20]
 8008ed2:	621a      	str	r2, [r3, #32]
}
 8008ed4:	46c0      	nop			@ (mov r8, r8)
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	b006      	add	sp, #24
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	feff8fff 	.word	0xfeff8fff
 8008ee0:	fffffcff 	.word	0xfffffcff
 8008ee4:	40012c00 	.word	0x40012c00
 8008ee8:	40014400 	.word	0x40014400
 8008eec:	40014800 	.word	0x40014800
 8008ef0:	fffffbff 	.word	0xfffffbff
 8008ef4:	fffff7ff 	.word	0xfffff7ff

08008ef8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b086      	sub	sp, #24
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a1b      	ldr	r3, [r3, #32]
 8008f06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6a1b      	ldr	r3, [r3, #32]
 8008f0c:	4a31      	ldr	r2, [pc, #196]	@ (8008fd4 <TIM_OC3_SetConfig+0xdc>)
 8008f0e:	401a      	ands	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	69db      	ldr	r3, [r3, #28]
 8008f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	4a2d      	ldr	r2, [pc, #180]	@ (8008fd8 <TIM_OC3_SetConfig+0xe0>)
 8008f24:	4013      	ands	r3, r2
 8008f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2203      	movs	r2, #3
 8008f2c:	4393      	bics	r3, r2
 8008f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	68fa      	ldr	r2, [r7, #12]
 8008f36:	4313      	orrs	r3, r2
 8008f38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	4a27      	ldr	r2, [pc, #156]	@ (8008fdc <TIM_OC3_SetConfig+0xe4>)
 8008f3e:	4013      	ands	r3, r2
 8008f40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	021b      	lsls	r3, r3, #8
 8008f48:	697a      	ldr	r2, [r7, #20]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a23      	ldr	r2, [pc, #140]	@ (8008fe0 <TIM_OC3_SetConfig+0xe8>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d10d      	bne.n	8008f72 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	4a22      	ldr	r2, [pc, #136]	@ (8008fe4 <TIM_OC3_SetConfig+0xec>)
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	021b      	lsls	r3, r3, #8
 8008f64:	697a      	ldr	r2, [r7, #20]
 8008f66:	4313      	orrs	r3, r2
 8008f68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	4a1e      	ldr	r2, [pc, #120]	@ (8008fe8 <TIM_OC3_SetConfig+0xf0>)
 8008f6e:	4013      	ands	r3, r2
 8008f70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a1a      	ldr	r2, [pc, #104]	@ (8008fe0 <TIM_OC3_SetConfig+0xe8>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d007      	beq.n	8008f8a <TIM_OC3_SetConfig+0x92>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8008fec <TIM_OC3_SetConfig+0xf4>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d003      	beq.n	8008f8a <TIM_OC3_SetConfig+0x92>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	4a1a      	ldr	r2, [pc, #104]	@ (8008ff0 <TIM_OC3_SetConfig+0xf8>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d113      	bne.n	8008fb2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	4a19      	ldr	r2, [pc, #100]	@ (8008ff4 <TIM_OC3_SetConfig+0xfc>)
 8008f8e:	4013      	ands	r3, r2
 8008f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	4a18      	ldr	r2, [pc, #96]	@ (8008ff8 <TIM_OC3_SetConfig+0x100>)
 8008f96:	4013      	ands	r3, r2
 8008f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	695b      	ldr	r3, [r3, #20]
 8008f9e:	011b      	lsls	r3, r3, #4
 8008fa0:	693a      	ldr	r2, [r7, #16]
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	011b      	lsls	r3, r3, #4
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	685a      	ldr	r2, [r3, #4]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	697a      	ldr	r2, [r7, #20]
 8008fca:	621a      	str	r2, [r3, #32]
}
 8008fcc:	46c0      	nop			@ (mov r8, r8)
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	b006      	add	sp, #24
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	fffffeff 	.word	0xfffffeff
 8008fd8:	fffeff8f 	.word	0xfffeff8f
 8008fdc:	fffffdff 	.word	0xfffffdff
 8008fe0:	40012c00 	.word	0x40012c00
 8008fe4:	fffff7ff 	.word	0xfffff7ff
 8008fe8:	fffffbff 	.word	0xfffffbff
 8008fec:	40014400 	.word	0x40014400
 8008ff0:	40014800 	.word	0x40014800
 8008ff4:	ffffefff 	.word	0xffffefff
 8008ff8:	ffffdfff 	.word	0xffffdfff

08008ffc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b086      	sub	sp, #24
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a1b      	ldr	r3, [r3, #32]
 800900a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6a1b      	ldr	r3, [r3, #32]
 8009010:	4a24      	ldr	r2, [pc, #144]	@ (80090a4 <TIM_OC4_SetConfig+0xa8>)
 8009012:	401a      	ands	r2, r3
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	69db      	ldr	r3, [r3, #28]
 8009022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	4a20      	ldr	r2, [pc, #128]	@ (80090a8 <TIM_OC4_SetConfig+0xac>)
 8009028:	4013      	ands	r3, r2
 800902a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	4a1f      	ldr	r2, [pc, #124]	@ (80090ac <TIM_OC4_SetConfig+0xb0>)
 8009030:	4013      	ands	r3, r2
 8009032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	021b      	lsls	r3, r3, #8
 800903a:	68fa      	ldr	r2, [r7, #12]
 800903c:	4313      	orrs	r3, r2
 800903e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	4a1b      	ldr	r2, [pc, #108]	@ (80090b0 <TIM_OC4_SetConfig+0xb4>)
 8009044:	4013      	ands	r3, r2
 8009046:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	031b      	lsls	r3, r3, #12
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	4313      	orrs	r3, r2
 8009052:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	4a17      	ldr	r2, [pc, #92]	@ (80090b4 <TIM_OC4_SetConfig+0xb8>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d007      	beq.n	800906c <TIM_OC4_SetConfig+0x70>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	4a16      	ldr	r2, [pc, #88]	@ (80090b8 <TIM_OC4_SetConfig+0xbc>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d003      	beq.n	800906c <TIM_OC4_SetConfig+0x70>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	4a15      	ldr	r2, [pc, #84]	@ (80090bc <TIM_OC4_SetConfig+0xc0>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d109      	bne.n	8009080 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	4a14      	ldr	r2, [pc, #80]	@ (80090c0 <TIM_OC4_SetConfig+0xc4>)
 8009070:	4013      	ands	r3, r2
 8009072:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	695b      	ldr	r3, [r3, #20]
 8009078:	019b      	lsls	r3, r3, #6
 800907a:	697a      	ldr	r2, [r7, #20]
 800907c:	4313      	orrs	r3, r2
 800907e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	697a      	ldr	r2, [r7, #20]
 8009084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68fa      	ldr	r2, [r7, #12]
 800908a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	621a      	str	r2, [r3, #32]
}
 800909a:	46c0      	nop			@ (mov r8, r8)
 800909c:	46bd      	mov	sp, r7
 800909e:	b006      	add	sp, #24
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	46c0      	nop			@ (mov r8, r8)
 80090a4:	ffffefff 	.word	0xffffefff
 80090a8:	feff8fff 	.word	0xfeff8fff
 80090ac:	fffffcff 	.word	0xfffffcff
 80090b0:	ffffdfff 	.word	0xffffdfff
 80090b4:	40012c00 	.word	0x40012c00
 80090b8:	40014400 	.word	0x40014400
 80090bc:	40014800 	.word	0x40014800
 80090c0:	ffffbfff 	.word	0xffffbfff

080090c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6a1b      	ldr	r3, [r3, #32]
 80090d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a1b      	ldr	r3, [r3, #32]
 80090d8:	4a21      	ldr	r2, [pc, #132]	@ (8009160 <TIM_OC5_SetConfig+0x9c>)
 80090da:	401a      	ands	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	4a1d      	ldr	r2, [pc, #116]	@ (8009164 <TIM_OC5_SetConfig+0xa0>)
 80090f0:	4013      	ands	r3, r2
 80090f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68fa      	ldr	r2, [r7, #12]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	4a19      	ldr	r2, [pc, #100]	@ (8009168 <TIM_OC5_SetConfig+0xa4>)
 8009102:	4013      	ands	r3, r2
 8009104:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	041b      	lsls	r3, r3, #16
 800910c:	693a      	ldr	r2, [r7, #16]
 800910e:	4313      	orrs	r3, r2
 8009110:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a15      	ldr	r2, [pc, #84]	@ (800916c <TIM_OC5_SetConfig+0xa8>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d007      	beq.n	800912a <TIM_OC5_SetConfig+0x66>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a14      	ldr	r2, [pc, #80]	@ (8009170 <TIM_OC5_SetConfig+0xac>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d003      	beq.n	800912a <TIM_OC5_SetConfig+0x66>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a13      	ldr	r2, [pc, #76]	@ (8009174 <TIM_OC5_SetConfig+0xb0>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d109      	bne.n	800913e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	4a0c      	ldr	r2, [pc, #48]	@ (8009160 <TIM_OC5_SetConfig+0x9c>)
 800912e:	4013      	ands	r3, r2
 8009130:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	695b      	ldr	r3, [r3, #20]
 8009136:	021b      	lsls	r3, r3, #8
 8009138:	697a      	ldr	r2, [r7, #20]
 800913a:	4313      	orrs	r3, r2
 800913c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	697a      	ldr	r2, [r7, #20]
 8009142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	693a      	ldr	r2, [r7, #16]
 8009156:	621a      	str	r2, [r3, #32]
}
 8009158:	46c0      	nop			@ (mov r8, r8)
 800915a:	46bd      	mov	sp, r7
 800915c:	b006      	add	sp, #24
 800915e:	bd80      	pop	{r7, pc}
 8009160:	fffeffff 	.word	0xfffeffff
 8009164:	fffeff8f 	.word	0xfffeff8f
 8009168:	fffdffff 	.word	0xfffdffff
 800916c:	40012c00 	.word	0x40012c00
 8009170:	40014400 	.word	0x40014400
 8009174:	40014800 	.word	0x40014800

08009178 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a1b      	ldr	r3, [r3, #32]
 8009186:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a1b      	ldr	r3, [r3, #32]
 800918c:	4a22      	ldr	r2, [pc, #136]	@ (8009218 <TIM_OC6_SetConfig+0xa0>)
 800918e:	401a      	ands	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800919e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	4a1e      	ldr	r2, [pc, #120]	@ (800921c <TIM_OC6_SetConfig+0xa4>)
 80091a4:	4013      	ands	r3, r2
 80091a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	021b      	lsls	r3, r3, #8
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	4a1a      	ldr	r2, [pc, #104]	@ (8009220 <TIM_OC6_SetConfig+0xa8>)
 80091b8:	4013      	ands	r3, r2
 80091ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	051b      	lsls	r3, r3, #20
 80091c2:	693a      	ldr	r2, [r7, #16]
 80091c4:	4313      	orrs	r3, r2
 80091c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	4a16      	ldr	r2, [pc, #88]	@ (8009224 <TIM_OC6_SetConfig+0xac>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d007      	beq.n	80091e0 <TIM_OC6_SetConfig+0x68>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	4a15      	ldr	r2, [pc, #84]	@ (8009228 <TIM_OC6_SetConfig+0xb0>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d003      	beq.n	80091e0 <TIM_OC6_SetConfig+0x68>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4a14      	ldr	r2, [pc, #80]	@ (800922c <TIM_OC6_SetConfig+0xb4>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d109      	bne.n	80091f4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	4a13      	ldr	r2, [pc, #76]	@ (8009230 <TIM_OC6_SetConfig+0xb8>)
 80091e4:	4013      	ands	r3, r2
 80091e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	695b      	ldr	r3, [r3, #20]
 80091ec:	029b      	lsls	r3, r3, #10
 80091ee:	697a      	ldr	r2, [r7, #20]
 80091f0:	4313      	orrs	r3, r2
 80091f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	697a      	ldr	r2, [r7, #20]
 80091f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	685a      	ldr	r2, [r3, #4]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	693a      	ldr	r2, [r7, #16]
 800920c:	621a      	str	r2, [r3, #32]
}
 800920e:	46c0      	nop			@ (mov r8, r8)
 8009210:	46bd      	mov	sp, r7
 8009212:	b006      	add	sp, #24
 8009214:	bd80      	pop	{r7, pc}
 8009216:	46c0      	nop			@ (mov r8, r8)
 8009218:	ffefffff 	.word	0xffefffff
 800921c:	feff8fff 	.word	0xfeff8fff
 8009220:	ffdfffff 	.word	0xffdfffff
 8009224:	40012c00 	.word	0x40012c00
 8009228:	40014400 	.word	0x40014400
 800922c:	40014800 	.word	0x40014800
 8009230:	fffbffff 	.word	0xfffbffff

08009234 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b086      	sub	sp, #24
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	221f      	movs	r2, #31
 8009244:	4013      	ands	r3, r2
 8009246:	2201      	movs	r2, #1
 8009248:	409a      	lsls	r2, r3
 800924a:	0013      	movs	r3, r2
 800924c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6a1b      	ldr	r3, [r3, #32]
 8009252:	697a      	ldr	r2, [r7, #20]
 8009254:	43d2      	mvns	r2, r2
 8009256:	401a      	ands	r2, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6a1a      	ldr	r2, [r3, #32]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	211f      	movs	r1, #31
 8009264:	400b      	ands	r3, r1
 8009266:	6879      	ldr	r1, [r7, #4]
 8009268:	4099      	lsls	r1, r3
 800926a:	000b      	movs	r3, r1
 800926c:	431a      	orrs	r2, r3
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	621a      	str	r2, [r3, #32]
}
 8009272:	46c0      	nop			@ (mov r8, r8)
 8009274:	46bd      	mov	sp, r7
 8009276:	b006      	add	sp, #24
 8009278:	bd80      	pop	{r7, pc}
	...

0800927c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	223c      	movs	r2, #60	@ 0x3c
 800928a:	5c9b      	ldrb	r3, [r3, r2]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d101      	bne.n	8009294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009290:	2302      	movs	r3, #2
 8009292:	e050      	b.n	8009336 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	223c      	movs	r2, #60	@ 0x3c
 8009298:	2101      	movs	r1, #1
 800929a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	223d      	movs	r2, #61	@ 0x3d
 80092a0:	2102      	movs	r1, #2
 80092a2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a21      	ldr	r2, [pc, #132]	@ (8009340 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d108      	bne.n	80092d0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	4a20      	ldr	r2, [pc, #128]	@ (8009344 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80092c2:	4013      	ands	r3, r2
 80092c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2270      	movs	r2, #112	@ 0x70
 80092d4:	4393      	bics	r3, r2
 80092d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	4313      	orrs	r3, r2
 80092e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a14      	ldr	r2, [pc, #80]	@ (8009340 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d00a      	beq.n	800930a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	2380      	movs	r3, #128	@ 0x80
 80092fa:	05db      	lsls	r3, r3, #23
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d004      	beq.n	800930a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a10      	ldr	r2, [pc, #64]	@ (8009348 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d10c      	bne.n	8009324 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	2280      	movs	r2, #128	@ 0x80
 800930e:	4393      	bics	r3, r2
 8009310:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	68ba      	ldr	r2, [r7, #8]
 8009318:	4313      	orrs	r3, r2
 800931a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68ba      	ldr	r2, [r7, #8]
 8009322:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	223d      	movs	r2, #61	@ 0x3d
 8009328:	2101      	movs	r1, #1
 800932a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	223c      	movs	r2, #60	@ 0x3c
 8009330:	2100      	movs	r1, #0
 8009332:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009334:	2300      	movs	r3, #0
}
 8009336:	0018      	movs	r0, r3
 8009338:	46bd      	mov	sp, r7
 800933a:	b004      	add	sp, #16
 800933c:	bd80      	pop	{r7, pc}
 800933e:	46c0      	nop			@ (mov r8, r8)
 8009340:	40012c00 	.word	0x40012c00
 8009344:	ff0fffff 	.word	0xff0fffff
 8009348:	40000400 	.word	0x40000400

0800934c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009354:	46c0      	nop			@ (mov r8, r8)
 8009356:	46bd      	mov	sp, r7
 8009358:	b002      	add	sp, #8
 800935a:	bd80      	pop	{r7, pc}

0800935c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009364:	46c0      	nop			@ (mov r8, r8)
 8009366:	46bd      	mov	sp, r7
 8009368:	b002      	add	sp, #8
 800936a:	bd80      	pop	{r7, pc}

0800936c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b082      	sub	sp, #8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009374:	46c0      	nop			@ (mov r8, r8)
 8009376:	46bd      	mov	sp, r7
 8009378:	b002      	add	sp, #8
 800937a:	bd80      	pop	{r7, pc}

0800937c <memset>:
 800937c:	0003      	movs	r3, r0
 800937e:	1882      	adds	r2, r0, r2
 8009380:	4293      	cmp	r3, r2
 8009382:	d100      	bne.n	8009386 <memset+0xa>
 8009384:	4770      	bx	lr
 8009386:	7019      	strb	r1, [r3, #0]
 8009388:	3301      	adds	r3, #1
 800938a:	e7f9      	b.n	8009380 <memset+0x4>

0800938c <__libc_init_array>:
 800938c:	b570      	push	{r4, r5, r6, lr}
 800938e:	2600      	movs	r6, #0
 8009390:	4c0c      	ldr	r4, [pc, #48]	@ (80093c4 <__libc_init_array+0x38>)
 8009392:	4d0d      	ldr	r5, [pc, #52]	@ (80093c8 <__libc_init_array+0x3c>)
 8009394:	1b64      	subs	r4, r4, r5
 8009396:	10a4      	asrs	r4, r4, #2
 8009398:	42a6      	cmp	r6, r4
 800939a:	d109      	bne.n	80093b0 <__libc_init_array+0x24>
 800939c:	2600      	movs	r6, #0
 800939e:	f000 f823 	bl	80093e8 <_init>
 80093a2:	4c0a      	ldr	r4, [pc, #40]	@ (80093cc <__libc_init_array+0x40>)
 80093a4:	4d0a      	ldr	r5, [pc, #40]	@ (80093d0 <__libc_init_array+0x44>)
 80093a6:	1b64      	subs	r4, r4, r5
 80093a8:	10a4      	asrs	r4, r4, #2
 80093aa:	42a6      	cmp	r6, r4
 80093ac:	d105      	bne.n	80093ba <__libc_init_array+0x2e>
 80093ae:	bd70      	pop	{r4, r5, r6, pc}
 80093b0:	00b3      	lsls	r3, r6, #2
 80093b2:	58eb      	ldr	r3, [r5, r3]
 80093b4:	4798      	blx	r3
 80093b6:	3601      	adds	r6, #1
 80093b8:	e7ee      	b.n	8009398 <__libc_init_array+0xc>
 80093ba:	00b3      	lsls	r3, r6, #2
 80093bc:	58eb      	ldr	r3, [r5, r3]
 80093be:	4798      	blx	r3
 80093c0:	3601      	adds	r6, #1
 80093c2:	e7f2      	b.n	80093aa <__libc_init_array+0x1e>
 80093c4:	080094f4 	.word	0x080094f4
 80093c8:	080094f4 	.word	0x080094f4
 80093cc:	080094f8 	.word	0x080094f8
 80093d0:	080094f4 	.word	0x080094f4

080093d4 <memcpy>:
 80093d4:	2300      	movs	r3, #0
 80093d6:	b510      	push	{r4, lr}
 80093d8:	429a      	cmp	r2, r3
 80093da:	d100      	bne.n	80093de <memcpy+0xa>
 80093dc:	bd10      	pop	{r4, pc}
 80093de:	5ccc      	ldrb	r4, [r1, r3]
 80093e0:	54c4      	strb	r4, [r0, r3]
 80093e2:	3301      	adds	r3, #1
 80093e4:	e7f8      	b.n	80093d8 <memcpy+0x4>
	...

080093e8 <_init>:
 80093e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ea:	46c0      	nop			@ (mov r8, r8)
 80093ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ee:	bc08      	pop	{r3}
 80093f0:	469e      	mov	lr, r3
 80093f2:	4770      	bx	lr

080093f4 <_fini>:
 80093f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f6:	46c0      	nop			@ (mov r8, r8)
 80093f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093fa:	bc08      	pop	{r3}
 80093fc:	469e      	mov	lr, r3
 80093fe:	4770      	bx	lr
