/******************** (C) COPYRIGHT 2011 STMicroelectronics ********************
* File Name          : lis3dh_driver.h
* Author             : MSH Application Team
* Author             : Fabio Tota
* Version            : $Revision:$
* Date               : $Date:$
* Description        : Descriptor Header for lis3dh_driver.c driver file
*
* HISTORY:
* Date        | Modification                                | Author
* 24/06/2011  | Initial Revision                            | Fabio Tota

********************************************************************************
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* THIS SOFTWARE IS SPECIFICALLY DESIGNED FOR EXCLUSIVE USE WITH ST PARTS.
*
*******************************************************************************/

/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __LIS3DH_DRIVER__H
#define __LIS3DH_DRIVER__H

/* Includes ------------------------------------------------------------------*/
#include "Config.h"

/* Exported types ------------------------------------------------------------*/

//these could change accordingly with the architecture
typedef unsigned char u8_t;
typedef unsigned short int u16_t;
typedef signed char i8_t;
typedef short int i16_t;
typedef u8_t IntPinConf_t;
typedef u8_t Axis_t;
typedef u8_t Int1Conf_t;


typedef enum {
  MEMS_SUCCESS                  =		0x01,
  MEMS_ERROR			=		0x00	
} status_t;

typedef enum {
  MEMS_ENABLE			=		0x01,
  MEMS_DISABLE			=		0x00	
} State_t;

typedef enum {  
  ODR_1Hz		        =		0x01,		
  ODR_10Hz                      =		0x02,
  ODR_25Hz		        =		0x03,
  ODR_50Hz		        =		0x04,
  ODR_100Hz		        =		0x05,	
  ODR_200Hz		        =		0x06,
  ODR_400Hz		        =		0x07,
  ODR_1620Hz_LP		        =		0x08,
  ODR_1344Hz_NP_5367HZ_LP       =		0x09	
} ODR_t;

typedef enum {
  POWER_DOWN                    =		0x00,
  LOW_POWER 			=		0x01,
  NORMAL			=		0x02
} Mode_t;

typedef enum {
  HPM_NORMAL_MODE_RES           =               0x00,
  HPM_REF_SIGNAL                =               0x01,
  HPM_NORMAL_MODE               =               0x02,
  HPM_AUTORESET_INT             =               0x03
} HPFMode_t;

typedef enum {
  HPFCF_0                       =               0x00,
  HPFCF_1                       =               0x01,
  HPFCF_2                       = 		0x02,
  HPFCF_3                       =               0x03
} HPFCutOffFreq_t;

typedef struct {
  i16_t AXIS_X;
  i16_t AXIS_Y;
  i16_t AXIS_Z;
} AccAxesRaw_t;

typedef struct {
  u16_t AUX_1;
  u16_t AUX_2;
  u16_t AUX_3;
} Aux123Raw_t;

typedef enum {
  FULLSCALE_2                   =               0x00,
  FULLSCALE_4                   =               0x01,
  FULLSCALE_8                   =               0x02,
  FULLSCALE_16                  =               0x03
} Fullscale_t;

typedef enum {
  BLE_LSB			=		0x00,
  BLE_MSB			=		0x01
} Endianess_t;

typedef enum {
  SELF_TEST_DISABLE             =               0x00,
  SELF_TEST_0                   =               0x01,
  SELF_TEST_1                   =               0x02
} SelfTest_t;

typedef enum {
  FIFO_BYPASS_MODE              =               0x00,
  FIFO_MODE                     =               0x01,
  FIFO_STREAM_MODE              =               0x02,
  FIFO_TRIGGER_MODE             =               0x03,
  FIFO_DISABLE                  =               0x04
} FifoMode_t;

typedef enum {
  TRIG_INT1                     =		0x00,
  TRIG_INT2 			=		0x01
} TrigInt_t;

typedef enum {
  SPI_4_WIRE                    =               0x00,
  SPI_3_WIRE                    =               0x01
} SPIMode_t;

typedef enum {
  X_ENABLE                      =               0x01,
  X_DISABLE                     =               0x00,
  Y_ENABLE                      =               0x02,
  Y_DISABLE                     =               0x00,
  Z_ENABLE                      =               0x04,
  Z_DISABLE                     =               0x00    
} AXISenable_t;

typedef enum {
  INT1_6D_4D_DISABLE            =               0x00,
  INT1_6D_ENABLE                =               0x01,
  INT1_4D_ENABLE                =               0x02 
} INT_6D_4D_t;

typedef enum {
  UP_SX                         =               0x44,
  UP_DX                         =               0x42,
  DW_SX                         =               0x41,
  DW_DX                         =               0x48,
  TOP                           =               0x60,
  BOTTOM                        =               0x50
} POSITION_6D_t;

typedef enum {
  INT_MODE_OR                   =               0x00,
  INT_MODE_6D_MOVEMENT          =               0x01,
  INT_MODE_AND                  =               0x02,
  INT_MODE_6D_POSITION          =               0x03  
} Int1Mode_t;


//interrupt click response [b7-b0]
//  b7 = sign   b6 = double-single  b5, b4, b3 = don't care  
//  b2 = z      b1 = y     b0 = x
typedef enum {
DCLICK_Z_P                      =               0x44,
DCLICK_Z_N                      =               0xC4,
SCLICK_Z_P                      =               0x04,
SCLICK_Z_N                      =               0x84,
DCLICK_Y_P                      =               0x42,
DCLICK_Y_N                      =               0xC2,
SCLICK_Y_P                      =               0x02,
SCLICK_Y_N                      =               0x82,
DCLICK_X_P                      =               0x41,
DCLICK_X_N                      =               0xC1,
SCLICK_X_P                      =               0x01,
SCLICK_X_N                      =               0x81,
NO_CLICK                        =               0x00
} Click_Responce;


/* Exported constants --------------------------------------------------------*/
// ACC LIS3DH�������궨��
#define ACCWriteAddress			0x32	// ��I2C�����еĵ�ַ
#define ACCReadAddress			0x33

#define MEMS_SET                0x01
#define MEMS_RESET              0x00


//Register Definition
#define WHO_AM_I				0x0F  // device identification register

// CONTROL REGISTER 1
#define CTRL_REG1				0x20
#define ODR_BIT				        BIT(4)
#define LPEN					BIT(3)
#define ZEN					BIT(2)
#define YEN					BIT(1)
#define XEN					BIT(0)

//CONTROL REGISTER 2
#define CTRL_REG2				0x21
#define HPM     				BIT(6)
#define HPCF					BIT(4)
#define FDS					BIT(3)
#define HPCLICK					BIT(2)
#define HPIS2					BIT(1)
#define HPIS1					BIT(0)

//CONTROL REGISTER 3
#define CTRL_REG3				0x22
#define I1_CLICK				BIT(7)
#define I1_AOI1					BIT(6)
#define I1_AOI2				        BIT(5)
#define I1_DRDY1				BIT(4)
#define I1_DRDY2				BIT(3)
#define I1_WTM					BIT(2)
#define I1_ORUN					BIT(1)

//CONTROL REGISTER 6
#define CTRL_REG6				0x25
#define I2_CLICK				BIT(7)
#define I2_INT1					BIT(6)
#define I2_BOOT         			BIT(4)
#define H_LACTIVE				BIT(1)

//TEMPERATURE CONFIG REGISTER
#define TEMP_CFG_REG				0x1F
#define ADC_PD				        BIT(7)
#define TEMP_EN					BIT(6)

//CONTROL REGISTER 4
#define CTRL_REG4				0x23
#define BDU					BIT(7)
#define BLE					BIT(6)
#define FS					BIT(4)
#define HR					BIT(3)
#define ST       				BIT(1)
#define SIM					BIT(0)

//CONTROL REGISTER 5
#define CTRL_REG5				0x24
#define BOOT                                    BIT(7)
#define FIFO_EN                                 BIT(6)
#define LIR_INT1                                BIT(3)
#define D4D_INT1                                BIT(2)

//REFERENCE/DATA_CAPTURE
#define REFERENCE_REG		                0x26
#define REF		                	BIT(0)

//STATUS_REG_AXIES
#define STATUS_REG				0x27
#define ZYXOR                                   BIT(7)
#define ZOR                                     BIT(6)
#define YOR                                     BIT(5)
#define XOR                                     BIT(4)
#define ZYXDA                                   BIT(3)
#define ZDA                                     BIT(2)
#define YDA                                     BIT(1)
#define XDA                                     BIT(0)

//STATUS_REG_AUX
#define STATUS_AUX				0x07

//INTERRUPT 1 CONFIGURATION
#define INT1_CFG				0x30
#define ANDOR                                   BIT(7)
#define INT_6D                                  BIT(6)
#define ZHIE                                    BIT(5)
#define ZLIE                                    BIT(4)
#define YHIE                                    BIT(3)
#define YLIE                                    BIT(2)
#define XHIE                                    BIT(1)
#define XLIE                                    BIT(0)

//FIFO CONTROL REGISTER
#define FIFO_CTRL_REG                           0x2E
#define FM                                      BIT(6)
#define TR                                      BIT(5)
#define FTH                                     BIT(0)

//CONTROL REG3 bit mask
#define CLICK_ON_PIN_INT1_ENABLE                0x80
#define CLICK_ON_PIN_INT1_DISABLE               0x00
#define I1_INT1_ON_PIN_INT1_ENABLE              0x40
#define I1_INT1_ON_PIN_INT1_DISABLE             0x00
#define I1_INT2_ON_PIN_INT1_ENABLE              0x20
#define I1_INT2_ON_PIN_INT1_DISABLE             0x00
#define I1_DRDY1_ON_INT1_ENABLE                 0x10
#define I1_DRDY1_ON_INT1_DISABLE                0x00
#define I1_DRDY2_ON_INT1_ENABLE                 0x08
#define I1_DRDY2_ON_INT1_DISABLE                0x00
#define WTM_ON_INT1_ENABLE                      0x04
#define WTM_ON_INT1_DISABLE                     0x00
#define INT1_OVERRUN_ENABLE                     0x02
#define INT1_OVERRUN_DISABLE                    0x00

//CONTROL REG6 bit mask
#define CLICK_ON_PIN_INT2_ENABLE                0x80
#define CLICK_ON_PIN_INT2_DISABLE               0x00
#define I2_INT1_ON_PIN_INT2_ENABLE              0x40
#define I2_INT1_ON_PIN_INT2_DISABLE             0x00
#define I2_INT2_ON_PIN_INT2_ENABLE              0x20
#define I2_INT2_ON_PIN_INT2_DISABLE             0x00
#define I2_BOOT_ON_INT2_ENABLE                  0x10
#define I2_BOOT_ON_INT2_DISABLE                 0x00
#define INT_ACTIVE_HIGH                         0x00
#define INT_ACTIVE_LOW                          0x02

//INT1_CFG bit mask
#define INT1_AND                                0x80
#define INT1_OR                                 0x00
#define INT1_ZHIE_ENABLE                        0x20
#define INT1_ZHIE_DISABLE                       0x00
#define INT1_ZLIE_ENABLE                        0x10
#define INT1_ZLIE_DISABLE                       0x00
#define INT1_YHIE_ENABLE                        0x08
#define INT1_YHIE_DISABLE                       0x00
#define INT1_YLIE_ENABLE                        0x04
#define INT1_YLIE_DISABLE                       0x00
#define INT1_XHIE_ENABLE                        0x02
#define INT1_XHIE_DISABLE                       0x00
#define INT1_XLIE_ENABLE                        0x01
#define INT1_XLIE_DISABLE                       0x00

//INT1_SRC bit mask
#define INT1_SRC_IA                             0x40
#define INT1_SRC_ZH                             0x20
#define INT1_SRC_ZL                             0x10
#define INT1_SRC_YH                             0x08
#define INT1_SRC_YL                             0x04
#define INT1_SRC_XH                             0x02
#define INT1_SRC_XL                             0x01

//INT1 REGISTERS
#define INT1_THS                                0x32
#define INT1_DURATION                           0x33

//INTERRUPT 1 SOURCE REGISTER
#define INT1_SRC				0x31

//FIFO Source Register bit Mask
#define FIFO_SRC_WTM                            0x80
#define FIFO_SRC_OVRUN                          0x40
#define FIFO_SRC_EMPTY                          0x20
  
//INTERRUPT CLICK REGISTER
#define CLICK_CFG				0x38
//INTERRUPT CLICK CONFIGURATION bit mask
#define ZD_ENABLE                               0x20
#define ZD_DISABLE                              0x00
#define ZS_ENABLE                               0x10
#define ZS_DISABLE                              0x00
#define YD_ENABLE                               0x08
#define YD_DISABLE                              0x00
#define YS_ENABLE                               0x04
#define YS_DISABLE                              0x00
#define XD_ENABLE                               0x02
#define XD_DISABLE                              0x00
#define XS_ENABLE                               0x01
#define XS_DISABLE                              0x00

//INTERRUPT CLICK SOURCE REGISTER
#define CLICK_SRC                               0x39
//INTERRUPT CLICK SOURCE REGISTER bit mask
#define IA                                      0x40
#define DCLICK                                  0x20
#define SCLICK                                  0x10
#define CLICK_SIGN                              0x08
#define CLICK_Z                                 0x04
#define CLICK_Y                                 0x02
#define CLICK_X                                 0x01

//Click-click Register
#define CLICK_THS                               0x3A
#define TIME_LIMIT                              0x3B
#define TIME_LATENCY                            0x3C
#define TIME_WINDOW                             0x3D

//OUTPUT REGISTER
#define OUT_X_L					0x28
#define OUT_X_H					0x29
#define OUT_Y_L					0x2A
#define OUT_Y_H					0x2B
#define OUT_Z_L					0x2C
#define OUT_Z_H					0x2D
#define ACC_XOUT_L				OUT_X_L
#define ACC_XOUT_H				OUT_X_H
#define ACC_YOUT_L				OUT_Y_L
#define ACC_YOUT_H				OUT_Y_H
#define ACC_ZOUT_L				OUT_Z_L
#define ACC_ZOUT_H				OUT_Z_H

//AUX REGISTER
#define OUT_1_L					0x08
#define OUT_1_H					0x09
#define OUT_2_L					0x0A
#define OUT_2_H					0x0B
#define OUT_3_L					0x0C
#define OUT_3_H					0x0D

//STATUS REGISTER bit mask
#define STATUS_REG_ZYXOR                        0x80    // 1	:	new data set has over written the previous one
							// 0	:	no overrun has occurred (default)	
#define STATUS_REG_ZOR                          0x40    // 0	:	no overrun has occurred (default)
							// 1	:	new Z-axis data has over written the previous one
#define STATUS_REG_YOR                          0x20    // 0	:	no overrun has occurred (default)
							// 1	:	new Y-axis data has over written the previous one
#define STATUS_REG_XOR                          0x10    // 0	:	no overrun has occurred (default)
							// 1	:	new X-axis data has over written the previous one
#define STATUS_REG_ZYXDA                        0x08    // 0	:	a new set of data is not yet avvious one
                                                        // 1	:	a new set of data is available 
#define STATUS_REG_ZDA                          0x04    // 0	:	a new data for the Z-Axis is not availvious one
                                                        // 1	:	a new data for the Z-Axis is available
#define STATUS_REG_YDA                          0x02    // 0	:	a new data for the Y-Axis is not available
                                                        // 1	:	a new data for the Y-Axis is available
#define STATUS_REG_XDA                          0x01    // 0	:	a new data for the X-Axis is not available

#define DATAREADY_BIT                           STATUS_REG_ZYXDA


//STATUS AUX REGISTER bit mask
#define STATUS_AUX_321OR                        0x80
#define STATUS_AUX_3OR                          0x40
#define STATUS_AUX_2OR                          0x20
#define STATUS_AUX_1OR                          0x10
#define STATUS_AUX_321DA                        0x08
#define STATUS_AUX_3DA                          0x04
#define STATUS_AUX_2DA                          0x02
#define STATUS_AUX_1DA                          0x01

#define I_AM_LIS3DH			        0x33

//FIFO REGISTERS
#define FIFO_CTRL_REG			        0x2E
#define FIFO_SRC_REG			        0x2F


/* Exported macro ------------------------------------------------------------*/
#define ValBit(VAR,Place)         (VAR & (1<<Place))
#define BIT(x) ( (x) )

/* Exported functions --------------------------------------------------------*/
//Sensor Configuration Functions
status_t SetODR(ODR_t ov);
status_t SetMode(Mode_t md);
status_t SetAxis(Axis_t axis);
status_t SetFullScale(Fullscale_t fs);
status_t SetBDU(State_t bdu);
status_t SetBLE(Endianess_t ble);
status_t SetSelfTest(SelfTest_t st);
status_t SetTemperature(State_t state);
status_t SetADCAux(State_t state);

//Filtering Functions
status_t HPFClickEnable(State_t hpfe);
status_t HPFAOI1Enable(State_t hpfe);
status_t HPFAOI2Enable(State_t hpfe);
status_t SetHPFMode(HPFMode_t hpf);
status_t SetHPFCutOFF(HPFCutOffFreq_t hpf);
status_t SetFilterDataSel(State_t state);

//Interrupt Functions
status_t SetInt1Pin(IntPinConf_t pinConf);
status_t SetInt2Pin(IntPinConf_t pinConf);
status_t Int1LatchEnable(State_t latch);
status_t ResetInt1Latch(void);
status_t SetIntConfiguration(Int1Conf_t ic);
status_t SetInt1Threshold(u8_t ths);
status_t SetInt1Duration(Int1Conf_t id);
status_t SetIntMode(Int1Mode_t ic);
status_t SetClickCFG(u8_t status);
status_t SetInt6D4DConfiguration(INT_6D_4D_t ic);
status_t GetInt1Src(u8_t* val);
status_t GetInt1SrcBit(u8_t statusBIT);

//FIFO Functions
status_t FIFOModeEnable(FifoMode_t fm);
status_t SetWaterMark(u8_t wtm);
status_t SetTriggerInt(TrigInt_t tr);
status_t GetFifoSourceReg(u8_t* val);
status_t GetFifoSourceBit(u8_t statusBIT);
status_t GetFifoSourceFSS(u8_t* val);

//Other Reading Functions
status_t GetSatusReg(u8_t* val);
status_t GetSatusBit(u8_t statusBIT);
status_t GetSatusAUXBit(u8_t statusBIT);
status_t GetSatusAUX(u8_t* val);
status_t GetAccAxesRaw(AccAxesRaw_t* buff);
status_t GetAuxRaw(Aux123Raw_t* buff);
status_t GetClickResponce(u8_t* val);
status_t GetTempRaw(i8_t* val);
status_t GetWHO_AM_I(u8_t* val);
status_t Get6DPosition(u8_t* val);

//Generic
// i.e. u8_t ReadReg(u8_t Reg, u8_t* Data);
// i.e. u8_t WriteReg(u8_t Reg, u8_t Data);
extern void WriteI2C(u8,u8,u8); 
extern u8 ReadI2C(u8,u8);

#endif /* __LIS3DH_H */

/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
