#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001db795d3fa0 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v000001db79682550_0 .var "CLK", 0 0;
v000001db79680890_0 .var "INSTRUCTION", 31 0;
v000001db79680930_0 .net "PC", 31 0, v000001db79682230_0;  1 drivers
v000001db79680b10_0 .var "RESET", 0 0;
S_000001db796272e0 .scope module, "mycpu" "cpu" 2 15, 3 5 0, S_000001db795d3fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001db796815b0_0 .net "ALUIN2", 7 0, v000001db7967e7f0_0;  1 drivers
v000001db79682190_0 .var "ALUOP", 2 0;
v000001db796818d0_0 .net "ALURESULT", 7 0, v000001db7967ed90_0;  1 drivers
v000001db796822d0_0 .var "BRANCH", 0 0;
v000001db79681dd0_0 .net "CLK", 0 0, v000001db79682550_0;  1 drivers
v000001db79681150_0 .var "IMMEDIATE", 7 0;
v000001db79681330_0 .net "INSTRUCTION", 31 0, v000001db79680890_0;  1 drivers
v000001db79681fb0_0 .var "JIMMEDIATE", 7 0;
v000001db79681970_0 .var "JUMP", 0 0;
v000001db79681510_0 .net "MUX1_OUT", 7 0, v000001db7967e110_0;  1 drivers
v000001db79681ab0_0 .var "MUX1_SWITCH", 0 0;
v000001db79680d90_0 .var "MUX2_SWITCH", 0 0;
v000001db796825f0_0 .var "OPCODE", 7 0;
v000001db79681bf0_0 .net "OUT", 0 0, v000001db7967fd30_0;  1 drivers
v000001db79680a70_0 .net "PC", 31 0, v000001db79682230_0;  alias, 1 drivers
v000001db79681470_0 .net "PC_OUT", 31 0, v000001db79681010_0;  1 drivers
v000001db79682050_0 .net "PC_reg", 31 0, v000001db796813d0_0;  1 drivers
v000001db79681d30_0 .var "READREG1", 2 0;
v000001db796809d0_0 .var "READREG2", 2 0;
v000001db79681e70_0 .net "REGOUT1", 7 0, v000001db7967eed0_0;  1 drivers
v000001db796816f0_0 .net "REGOUT2", 7 0, v000001db7967f970_0;  1 drivers
v000001db79682370_0 .net "RESET", 0 0, v000001db79680b10_0;  1 drivers
v000001db79682690_0 .net "TWOS_OUT", 7 0, v000001db7967ec50_0;  1 drivers
v000001db79681790_0 .var "WRITEENABLE", 0 0;
v000001db79681f10_0 .var "WRITEREG", 2 0;
v000001db79682730_0 .net "ZERO", 0 0, v000001db7967e6b0_0;  1 drivers
v000001db79682410_0 .net "ex_JIMMEDIATE", 31 0, L_000001db79686220;  1 drivers
v000001db796824b0_0 .net "target", 31 0, L_000001db796860e0;  1 drivers
E_000001db7961fb20 .event anyedge, v000001db79681330_0;
S_000001db79627470 .scope module, "ALU" "alu" 3 26, 4 2 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001db7967f150_0 .net "DATA1", 7 0, v000001db7967eed0_0;  alias, 1 drivers
v000001db7967f290_0 .net "DATA2", 7 0, v000001db7967e7f0_0;  alias, 1 drivers
v000001db7967ed90_0 .var "RESULT", 7 0;
v000001db7967f330_0 .net "SELECT", 2 0, v000001db79682190_0;  1 drivers
v000001db7967e6b0_0 .var "ZERO", 0 0;
v000001db7967e070_0 .net "addOut", 7 0, v000001db79617330_0;  1 drivers
v000001db7967eb10_0 .net "andOut", 7 0, v000001db7967e430_0;  1 drivers
v000001db7967f3d0_0 .net "fOut", 7 0, v000001db7967e390_0;  1 drivers
v000001db7967ecf0_0 .net "orOut", 7 0, v000001db7967fab0_0;  1 drivers
E_000001db7961fb60 .event anyedge, v000001db79617330_0;
E_000001db7961fbe0/0 .event anyedge, v000001db7967fab0_0, v000001db7967e430_0, v000001db79617330_0, v000001db7967e390_0;
E_000001db7961fbe0/1 .event anyedge, v000001db7967f330_0;
E_000001db7961fbe0 .event/or E_000001db7961fbe0/0, E_000001db7961fbe0/1;
S_000001db795fe400 .scope module, "add_1" "add_1" 4 13, 4 35 0, S_000001db79627470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addOut";
v000001db79616c50_0 .net "DATA1", 7 0, v000001db7967eed0_0;  alias, 1 drivers
v000001db79617010_0 .net "DATA2", 7 0, v000001db7967e7f0_0;  alias, 1 drivers
v000001db79617330_0 .var "addOut", 7 0;
E_000001db7961f3e0 .event anyedge, v000001db79617010_0, v000001db79616c50_0;
S_000001db795fe590 .scope module, "and_1" "and_1" 4 11, 4 45 0, S_000001db79627470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andOut";
v000001db79617510_0 .net "DATA1", 7 0, v000001db7967eed0_0;  alias, 1 drivers
v000001db7967f790_0 .net "DATA2", 7 0, v000001db7967e7f0_0;  alias, 1 drivers
v000001db7967e430_0 .var "andOut", 7 0;
S_000001db795da380 .scope module, "forward_1" "forward_1" 4 12, 4 65 0, S_000001db79627470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "fOut";
v000001db7967e9d0_0 .net "DATA1", 7 0, v000001db7967eed0_0;  alias, 1 drivers
v000001db7967f1f0_0 .net "DATA2", 7 0, v000001db7967e7f0_0;  alias, 1 drivers
v000001db7967e390_0 .var "fOut", 7 0;
S_000001db795da510 .scope module, "or_1" "or_1" 4 14, 4 55 0, S_000001db79627470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orOut";
v000001db7967f5b0_0 .net "DATA1", 7 0, v000001db7967eed0_0;  alias, 1 drivers
v000001db7967fbf0_0 .net "DATA2", 7 0, v000001db7967e7f0_0;  alias, 1 drivers
v000001db7967fab0_0 .var "orOut", 7 0;
S_000001db795fbef0 .scope module, "COMP" "twos_Comp" 3 27, 3 179 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
v000001db7967ea70_0 .net "IN", 7 0, v000001db7967f970_0;  alias, 1 drivers
v000001db7967ec50_0 .var "OUT", 7 0;
E_000001db79620560 .event anyedge, v000001db7967ea70_0;
S_000001db795fc080 .scope module, "REGITSERS" "reg_file" 3 24, 5 1 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v000001db7967ebb0_0 .net "CLK", 0 0, v000001db79682550_0;  alias, 1 drivers
v000001db7967f0b0_0 .net "IN", 7 0, v000001db7967ed90_0;  alias, 1 drivers
v000001db7967ee30_0 .net "INADDRESS", 2 0, v000001db79681f10_0;  1 drivers
v000001db7967eed0_0 .var "OUT1", 7 0;
v000001db7967fc90_0 .net "OUT1ADDRESS", 2 0, v000001db79681d30_0;  1 drivers
v000001db7967f970_0 .var "OUT2", 7 0;
v000001db7967e890_0 .net "OUT2ADDRESS", 2 0, v000001db796809d0_0;  1 drivers
v000001db7967f8d0_0 .net "RESET", 0 0, v000001db79680b10_0;  alias, 1 drivers
v000001db7967f650_0 .net "WRITE", 0 0, v000001db79681790_0;  1 drivers
v000001db7967f470_0 .var/i "i", 31 0;
v000001db7967e1b0 .array "registers", 0 7, 7 0;
E_000001db796203e0 .event posedge, v000001db7967ebb0_0;
E_000001db796201a0 .event anyedge, v000001db7967e890_0, v000001db7967fc90_0;
S_000001db795fa9e0 .scope module, "add" "BJ_adder" 3 30, 3 191 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_reg";
    .port_info 1 /INPUT 32 "ex_JIMMEDIATE";
    .port_info 2 /OUTPUT 32 "target";
v000001db7967f6f0_0 .net "PC_reg", 31 0, v000001db796813d0_0;  alias, 1 drivers
v000001db7967f510_0 .net *"_ivl_0", 31 0, L_000001db79687080;  1 drivers
v000001db7967e930_0 .net *"_ivl_2", 29 0, L_000001db79686720;  1 drivers
L_000001db79690088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001db7967fdd0_0 .net *"_ivl_4", 1 0, L_000001db79690088;  1 drivers
v000001db7967f010_0 .net "ex_JIMMEDIATE", 31 0, L_000001db79686220;  alias, 1 drivers
v000001db7967e250_0 .net "target", 31 0, L_000001db796860e0;  alias, 1 drivers
L_000001db79686720 .part L_000001db79686220, 0, 30;
L_000001db79687080 .concat [ 2 30 0 0], L_000001db79690088, L_000001db79686720;
L_000001db796860e0 .delay 32 (2,2,2) L_000001db796860e0/d;
L_000001db796860e0/d .arith/sum 32, v000001db796813d0_0, L_000001db79687080;
S_000001db795fab70 .scope module, "flow" "flow_Control" 3 31, 3 211 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "JUMP";
    .port_info 1 /INPUT 1 "BRANCH";
    .port_info 2 /INPUT 1 "ZERO";
    .port_info 3 /OUTPUT 1 "OUT";
v000001db7967fb50_0 .net "BRANCH", 0 0, v000001db796822d0_0;  1 drivers
v000001db7967ef70_0 .net "JUMP", 0 0, v000001db79681970_0;  1 drivers
v000001db7967fd30_0 .var "OUT", 0 0;
v000001db7967fe70_0 .net "ZERO", 0 0, v000001db7967e6b0_0;  alias, 1 drivers
E_000001db79620a60 .event anyedge, v000001db7967e6b0_0, v000001db7967fb50_0, v000001db7967ef70_0;
S_000001db795dbe90 .scope module, "mux1" "mux" 3 28, 3 153 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SWITCH";
v000001db7967e610_0 .net "IN1", 7 0, v000001db7967f970_0;  alias, 1 drivers
v000001db7967f830_0 .net "IN2", 7 0, v000001db7967ec50_0;  alias, 1 drivers
v000001db7967e110_0 .var "OUT", 7 0;
v000001db7967fa10_0 .net "SWITCH", 0 0, v000001db79681ab0_0;  1 drivers
E_000001db796209e0 .event anyedge, v000001db7967ec50_0, v000001db7967ea70_0, v000001db7967fa10_0;
S_000001db795dc020 .scope module, "mux2" "mux" 3 25, 3 153 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SWITCH";
v000001db7967ff10_0 .net "IN1", 7 0, v000001db79681150_0;  1 drivers
v000001db7967e2f0_0 .net "IN2", 7 0, v000001db7967e110_0;  alias, 1 drivers
v000001db7967e7f0_0 .var "OUT", 7 0;
v000001db7967e4d0_0 .net "SWITCH", 0 0, v000001db79680d90_0;  1 drivers
E_000001db79620aa0 .event anyedge, v000001db7967e110_0, v000001db7967ff10_0, v000001db7967e4d0_0;
S_000001db796037a0 .scope module, "mux3" "mux2" 3 32, 3 166 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SWITCH";
v000001db7967e570_0 .net "IN1", 31 0, L_000001db796860e0;  alias, 1 drivers
v000001db79681a10_0 .net "IN2", 31 0, v000001db796813d0_0;  alias, 1 drivers
v000001db79681010_0 .var "OUT", 31 0;
v000001db79681650_0 .net "SWITCH", 0 0, v000001db7967fd30_0;  alias, 1 drivers
E_000001db79620960 .event anyedge, v000001db7967f6f0_0, v000001db7967e250_0, v000001db7967fd30_0;
S_000001db79603930 .scope module, "my_adder" "PC_adder" 3 34, 3 248 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_reg";
v000001db796820f0_0 .net "PC", 31 0, v000001db79682230_0;  alias, 1 drivers
v000001db796813d0_0 .var "PC_reg", 31 0;
E_000001db79620120 .event anyedge, v000001db796820f0_0;
S_000001db795e8d70 .scope module, "mypc" "PC" 3 33, 3 227 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "PC_OUT";
v000001db796811f0_0 .net "CLK", 0 0, v000001db79682550_0;  alias, 1 drivers
v000001db79682230_0 .var "PC", 31 0;
v000001db79681c90_0 .net "PC_OUT", 31 0, v000001db79681010_0;  alias, 1 drivers
v000001db79680cf0_0 .net "RESET", 0 0, v000001db79680b10_0;  alias, 1 drivers
S_000001db796836b0 .scope module, "signextend" "SignExtender" 3 29, 3 201 0, S_000001db796272e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "extend";
    .port_info 1 /OUTPUT 32 "extended";
v000001db79680ed0_0 .net *"_ivl_1", 0 0, L_000001db79680f70;  1 drivers
v000001db79681830_0 .net *"_ivl_2", 23 0, L_000001db796810b0;  1 drivers
v000001db79681b50_0 .net "extend", 7 0, v000001db79681fb0_0;  1 drivers
v000001db79681290_0 .net "extended", 31 0, L_000001db79686220;  alias, 1 drivers
L_000001db79680f70 .part v000001db79681fb0_0, 7, 1;
LS_000001db796810b0_0_0 .concat [ 1 1 1 1], L_000001db79680f70, L_000001db79680f70, L_000001db79680f70, L_000001db79680f70;
LS_000001db796810b0_0_4 .concat [ 1 1 1 1], L_000001db79680f70, L_000001db79680f70, L_000001db79680f70, L_000001db79680f70;
LS_000001db796810b0_0_8 .concat [ 1 1 1 1], L_000001db79680f70, L_000001db79680f70, L_000001db79680f70, L_000001db79680f70;
LS_000001db796810b0_0_12 .concat [ 1 1 1 1], L_000001db79680f70, L_000001db79680f70, L_000001db79680f70, L_000001db79680f70;
LS_000001db796810b0_0_16 .concat [ 1 1 1 1], L_000001db79680f70, L_000001db79680f70, L_000001db79680f70, L_000001db79680f70;
LS_000001db796810b0_0_20 .concat [ 1 1 1 1], L_000001db79680f70, L_000001db79680f70, L_000001db79680f70, L_000001db79680f70;
LS_000001db796810b0_1_0 .concat [ 4 4 4 4], LS_000001db796810b0_0_0, LS_000001db796810b0_0_4, LS_000001db796810b0_0_8, LS_000001db796810b0_0_12;
LS_000001db796810b0_1_4 .concat [ 4 4 0 0], LS_000001db796810b0_0_16, LS_000001db796810b0_0_20;
L_000001db796810b0 .concat [ 16 8 0 0], LS_000001db796810b0_1_0, LS_000001db796810b0_1_4;
L_000001db79686220 .concat [ 8 24 0 0], v000001db79681fb0_0, L_000001db796810b0;
S_000001db795d45e0 .scope module, "beq" "beq" 4 75;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 1 "ZERO";
o000001db7962a0f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001db79680bb0_0 .net "DATA1", 7 0, o000001db7962a0f8;  0 drivers
o000001db7962a128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001db79680c50_0 .net "DATA2", 7 0, o000001db7962a128;  0 drivers
v000001db79680e30_0 .var "ZERO", 0 0;
E_000001db79620ca0 .event anyedge, v000001db79680c50_0, v000001db79680bb0_0;
    .scope S_000001db795fc080;
T_0 ;
    %wait E_000001db796201a0;
    %delay 2, 0;
    %load/vec4 v000001db7967fc90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001db7967e1b0, 4;
    %store/vec4 v000001db7967eed0_0, 0, 8;
    %load/vec4 v000001db7967e890_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001db7967e1b0, 4;
    %store/vec4 v000001db7967f970_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001db795fc080;
T_1 ;
    %wait E_000001db796203e0;
    %vpi_call 5 21 "$display", "%d %d %d %d %d %d %d %d", &A<v000001db7967e1b0, 0>, &A<v000001db7967e1b0, 1>, &A<v000001db7967e1b0, 2>, &A<v000001db7967e1b0, 3>, &A<v000001db7967e1b0, 4>, &A<v000001db7967e1b0, 5>, &A<v000001db7967e1b0, 6>, &A<v000001db7967e1b0, 7> {0 0 0};
    %load/vec4 v000001db7967f8d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db7967f470_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001db7967f470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001db7967f470_0;
    %store/vec4a v000001db7967e1b0, 4, 0;
    %load/vec4 v000001db7967f470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db7967f470_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v000001db7967f650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %delay 1, 0;
    %load/vec4 v000001db7967f0b0_0;
    %load/vec4 v000001db7967ee30_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001db7967e1b0, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001db795dc020;
T_2 ;
    %wait E_000001db79620aa0;
    %load/vec4 v000001db7967e4d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001db7967ff10_0;
    %store/vec4 v000001db7967e7f0_0, 0, 8;
T_2.0 ;
    %load/vec4 v000001db7967e4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001db7967e2f0_0;
    %store/vec4 v000001db7967e7f0_0, 0, 8;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001db795fe590;
T_3 ;
    %wait E_000001db7961f3e0;
    %delay 1, 0;
    %load/vec4 v000001db79617510_0;
    %load/vec4 v000001db7967f790_0;
    %and;
    %store/vec4 v000001db7967e430_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001db795da380;
T_4 ;
    %wait E_000001db7961f3e0;
    %delay 1, 0;
    %load/vec4 v000001db7967f1f0_0;
    %store/vec4 v000001db7967e390_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001db795fe400;
T_5 ;
    %wait E_000001db7961f3e0;
    %delay 2, 0;
    %load/vec4 v000001db79616c50_0;
    %load/vec4 v000001db79617010_0;
    %add;
    %store/vec4 v000001db79617330_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001db795da510;
T_6 ;
    %wait E_000001db7961f3e0;
    %delay 1, 0;
    %load/vec4 v000001db7967f5b0_0;
    %load/vec4 v000001db7967fbf0_0;
    %or;
    %store/vec4 v000001db7967fab0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001db79627470;
T_7 ;
    %wait E_000001db7961fbe0;
    %load/vec4 v000001db7967f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001db7967f3d0_0;
    %store/vec4 v000001db7967ed90_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001db7967e070_0;
    %store/vec4 v000001db7967ed90_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001db7967eb10_0;
    %store/vec4 v000001db7967ed90_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001db7967ecf0_0;
    %store/vec4 v000001db7967ed90_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001db79627470;
T_8 ;
    %wait E_000001db7961fb60;
    %load/vec4 v000001db7967e070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db7967e6b0_0, 0, 1;
T_8.0 ;
    %load/vec4 v000001db7967e070_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db7967e6b0_0, 0, 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001db795fbef0;
T_9 ;
    %wait E_000001db79620560;
    %delay 1, 0;
    %load/vec4 v000001db7967ea70_0;
    %muli 255, 0, 8;
    %store/vec4 v000001db7967ec50_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001db795dbe90;
T_10 ;
    %wait E_000001db796209e0;
    %load/vec4 v000001db7967fa10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001db7967e610_0;
    %store/vec4 v000001db7967e110_0, 0, 8;
T_10.0 ;
    %load/vec4 v000001db7967fa10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001db7967f830_0;
    %store/vec4 v000001db7967e110_0, 0, 8;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001db795fab70;
T_11 ;
    %wait E_000001db79620a60;
    %load/vec4 v000001db7967ef70_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001db7967fe70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_11.3, 4;
    %load/vec4 v000001db7967fb50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db7967fd30_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db7967fd30_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001db796037a0;
T_12 ;
    %wait E_000001db79620960;
    %load/vec4 v000001db79681650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000001db79681a10_0;
    %store/vec4 v000001db79681010_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001db79681650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v000001db7967e570_0;
    %store/vec4 v000001db79681010_0, 0, 32;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001db795e8d70;
T_13 ;
    %wait E_000001db796203e0;
    %load/vec4 v000001db79680cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db79682230_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001db795e8d70;
T_14 ;
    %wait E_000001db796203e0;
    %delay 1, 0;
    %load/vec4 v000001db79681c90_0;
    %store/vec4 v000001db79682230_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_000001db79603930;
T_15 ;
    %wait E_000001db79620120;
    %delay 1, 0;
    %load/vec4 v000001db796820f0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001db796813d0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001db796272e0;
T_16 ;
    %wait E_000001db7961fb20;
    %load/vec4 v000001db79681330_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001db796825f0_0, 0, 8;
    %load/vec4 v000001db79681330_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001db79681150_0, 0, 8;
    %load/vec4 v000001db79681330_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000001db79681d30_0, 0, 3;
    %load/vec4 v000001db79681330_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000001db796809d0_0, 0, 3;
    %load/vec4 v000001db79681330_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000001db79681f10_0, 0, 3;
    %load/vec4 v000001db79681330_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001db79681fb0_0, 0, 8;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.0 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_16.2, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.2 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_16.4, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.4 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_16.6, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.6 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_16.8, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.8 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_16.10, 4;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.10 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_16.12, 4;
    %delay 1, 0;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.12 ;
    %load/vec4 v000001db796825f0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_16.14, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001db79682190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79681ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79681970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db796822d0_0, 0, 1;
T_16.14 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001db795d3fa0;
T_17 ;
    %wait E_000001db79620120;
    %delay 2, 0;
    %load/vec4 v000001db79680930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 131077, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 100729346, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 16777220, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 117507074, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v000001db79680890_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001db795d3fa0;
T_18 ;
    %vpi_call 2 45 "$dumpfile", "cpu_wavedata1.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001db796272e0 {0 0 0};
    %vpi_call 2 49 "$display", "  0   1   2   3   4   5   6   7" {0 0 0};
    %vpi_call 2 50 "$display", "===============================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79680b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79682550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680b10_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79680b10_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001db795d3fa0;
T_19 ;
    %delay 4, 0;
    %load/vec4 v000001db79682550_0;
    %inv;
    %store/vec4 v000001db79682550_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000001db795d45e0;
T_20 ;
    %wait E_000001db79620ca0;
    %load/vec4 v000001db79680bb0_0;
    %load/vec4 v000001db79680c50_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db79680e30_0, 0, 1;
    %load/vec4 v000001db79680bb0_0;
    %load/vec4 v000001db79680c50_0;
    %cmp/ne;
    %jmp/0xz  T_20.2, 4;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db79680e30_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./pc.v";
    "./alu.v";
    "./regfile.v";
