BEGIN:VCALENDAR
CALSCALE:GREGORIAN
VERSION:2.0
METHOD:PUBLISH
PRODID:explore_courses
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTEND;TZID=America/Los_Angeles:20180402T132000
LAST-MODIFIED:20180401T174156
UID:explore_coursesd081cb00-dcc5-42d5-afdf-29e33003171d
DTSTAMP:20180401T174156
LOCATION:Huang Engineering Center 18
DESCRIPTION:Looks a little more deeply at how digital circuits operate, what makes a gate digital, and how to &quot;cheat&quot; to improve performance or power. To aid this analysis we create a number of different models for MOS transistors and choose the simplest one that can explain our the circuit's operation, using both hand and computer analysis. We explore static, dynamic, pulse-mode, and current mode logic, and show how they are are used in SRAM design. Topics include sizing for min delay, noise and noise margins, power dissipation. The class uses memory design (SRAM) as a motivating example. DRAM and EEPROM design issues are also covered.  Formerly EE 313.  Prerequisites: EE 101B, EE 108. Recommended: EE 271.
STATUS:CONFIRMED
SEQUENCE:0
SUMMARY:EE213 LEC
DTSTART;TZID=America/Los_Angeles:20180402T113000
CREATED:20180401T174156
RRULE:FREQ=WEEKLY;INTERVAL=1;UNTIL=20180606T132000;BYDAY=MO,WE
END:VEVENT
END:VCALENDAR