,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/mdtanvirarafin/caravel_user_project/openlane/risc_spm,RISC_SPM,risc_spm,flow completed,0h31m1s0ms,0h12m14s0ms,10324.444444444445,2.25,5162.222222222223,5.28,8290.73,11615,0,0,0,0,0,0,0,41,0,0,-1,1638801,124982,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,1285077167.0,0.0,20.95,19.34,12.34,13.03,-1,4487,6567,383,2463,0,0,0,6217,3,0,24,41,930,29,0,2321,2103,2094,16,1086,31337,0,32423,10.0,100.0,100.0,AREA 0,5,50,1,153.6,153.18,0.15,0.3,sky130_fd_sc_hd,4,4
