
*** Running vivado
    with args -log alchitry_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Apr 13 03:54:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 491.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc:5]
Finished Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1189.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.109 ; gain = 902.949
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1189.109 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1223.785 ; gain = 34.676

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.590 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1617.590 ; gain = 0.000
Phase 1 Initialization | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1617.590 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1617.590 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1617.590 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 14b328aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1617.590 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 165 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c4fa0e97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1617.590 ; gain = 0.000
Retarget | Checksum: 1c4fa0e97
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 19 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f9c7785b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1617.590 ; gain = 0.000
Constant propagation | Checksum: f9c7785b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.590 ; gain = 0.000
Phase 5 Sweep | Checksum: 1e36065de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1617.590 ; gain = 0.000
Sweep | Checksum: 1e36065de
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e36065de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1617.590 ; gain = 0.000
BUFG optimization | Checksum: 1e36065de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e36065de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1617.590 ; gain = 0.000
Shift Register Optimization | Checksum: 1e36065de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e36065de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1617.590 ; gain = 0.000
Post Processing Netlist | Checksum: 1e36065de
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1617.590 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1617.590 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1617.590 ; gain = 0.000
Phase 9 Finalization | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1617.590 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              19  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1617.590 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1686.551 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1686.551 ; gain = 68.961

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1686.551 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cc6d94e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1686.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1194fd7ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1686.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14346c64f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22cc1443b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22cc1443b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22cc1443b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e06488b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16a896baf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16a896baf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c9288004

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1a558601b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 64 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 44, two critical 20, total 64, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 70 nets or LUTs. Breaked 64 LUTs, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           64  |              6  |                    70  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |              6  |                    70  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26349af69

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 285705536

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 2 Global Placement | Checksum: 285705536

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22fd7c137

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dfa5bb14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e383b7ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22bebb474

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b6143e98

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 29d9f1fd5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 30f5fd5e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 256f7d9b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 263c52be4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 263c52be4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27ba04d9d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.501 | TNS=-98.561 |
Phase 1 Physical Synthesis Initialization | Checksum: 243b86579

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 262741397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27ba04d9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.984. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f1e6175e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f1e6175e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f1e6175e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f1e6175e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f1e6175e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e5159482

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000
Ending Placer Task | Checksum: 1c2031c3e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.551 ; gain = 0.000
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1686.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1686.551 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-32.017 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa026ae1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-32.017 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1aa026ae1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-32.017 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[1]_rep_0.  Re-placed instance sm/D_states_q_reg[1]_rep
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[1]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.936 | TNS=-33.779 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_rep__0_n_0.  Re-placed instance sm/D_states_q_reg[5]_rep__0
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.930 | TNS=-33.795 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[1]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_states_q[7]_i_31_n_0.  Re-placed instance sm/D_states_q[7]_i_31
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.927 | TNS=-32.997 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[2]_rep__0_0.  Re-placed instance sm/D_states_q_reg[2]_rep__0
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[2]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.916 | TNS=-33.054 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_rep_n_0.  Re-placed instance sm/D_states_q_reg[5]_rep
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-33.143 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram2/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram2/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net brams/bram2/ram_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display/override_address[2].  Re-placed instance display/ram_reg_i_45
INFO: [Physopt 32-735] Processed net display/override_address[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-32.631 |
INFO: [Physopt 32-663] Processed net display/override_address[6].  Re-placed instance display/ram_reg_i_29
INFO: [Physopt 32-735] Processed net display/override_address[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.892 | TNS=-32.274 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.889 | TNS=-32.169 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_rep_n_0.  Re-placed instance sm/D_states_q_reg[5]_rep
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.887 | TNS=-32.176 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.886 | TNS=-31.819 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-31.089 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[2]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[2]_i_19_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[2]_i_19_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.870 | TNS=-31.171 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[7]_i_30_n_0.  Re-placed instance sm/D_states_q[7]_i_30
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-30.982 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_17_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.843 | TNS=-30.184 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram1/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram1/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net brams/bram1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/ADDRARDADDR[0]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_13__0_comp.
INFO: [Physopt 32-735] Processed net sm/brams/override_address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.841 | TNS=-29.774 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/M_alum_out[0]. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.823 | TNS=-25.235 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_17_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-24.731 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[7]_i_32_n_0.  Re-placed instance sm/D_states_q[7]_i_32_comp
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.795 | TNS=-24.647 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_17_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.759 | TNS=-23.891 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_17_comp_2.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.755 | TNS=-23.807 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/M_alum_out[4].  Re-placed instance sm/D_states_q[7]_i_65
INFO: [Physopt 32-735] Processed net sm/M_alum_out[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.721 | TNS=-23.340 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.718 | TNS=-23.308 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q_reg[3][12][9]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_4_comp.
INFO: [Physopt 32-735] Processed net display/override_address[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.717 | TNS=-22.755 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_31_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_31_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.715 | TNS=-22.723 |
INFO: [Physopt 32-710] Processed net sm/ADDRARDADDR[9]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_4__0_comp.
INFO: [Physopt 32-735] Processed net display/override_address[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.713 | TNS=-22.146 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[1].  Re-placed instance sm/D_states_q[7]_i_61
INFO: [Physopt 32-735] Processed net sm/M_alum_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.704 | TNS=-21.606 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.666 | TNS=-20.899 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[10].  Re-placed instance sm/D_states_q[7]_i_58
INFO: [Physopt 32-735] Processed net sm/M_alum_out[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.656 | TNS=-20.763 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q_reg[3][12][3]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_10_comp.
INFO: [Physopt 32-735] Processed net display/override_address[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.649 | TNS=-20.108 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[7]_i_30_n_0.  Re-placed instance sm/D_states_q[7]_i_30_comp_1
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.646 | TNS=-20.084 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_31_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_31_comp_2.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.645 | TNS=-19.712 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_30_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_30_comp_2.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.644 | TNS=-19.502 |
INFO: [Physopt 32-710] Processed net sm/ADDRARDADDR[3]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_10__0_comp.
INFO: [Physopt 32-735] Processed net display/override_address[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.635 | TNS=-18.961 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.634 | TNS=-18.939 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.622 | TNS=-18.330 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.611 | TNS=-18.266 |
INFO: [Physopt 32-663] Processed net display/override_address[8].  Re-placed instance display/ram_reg_i_21
INFO: [Physopt 32-735] Processed net display/override_address[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-18.036 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_22_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_22_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.605 | TNS=-17.995 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[1].  Re-placed instance sm/D_states_q[7]_i_61_comp
INFO: [Physopt 32-735] Processed net sm/M_alum_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.600 | TNS=-17.491 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[0].  Re-placed instance sm/D_states_q_reg[0]
INFO: [Physopt 32-735] Processed net sm/D_states_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.599 | TNS=-17.030 |
INFO: [Physopt 32-702] Processed net sm/alum/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_35_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_35_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][2]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-16.916 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[3]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[3]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.581 | TNS=-16.427 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_30_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_30_comp_3.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.580 | TNS=-16.238 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[6]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.572 | TNS=-15.734 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_44_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_44_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-15.704 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.559 | TNS=-15.473 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.554 | TNS=-15.165 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_34_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_34_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][7]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.552 | TNS=-15.153 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_34_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_34_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][7]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-15.009 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[6].  Re-placed instance sm/D_states_q[7]_i_62
INFO: [Physopt 32-735] Processed net sm/M_alum_out[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-14.463 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.525 | TNS=-14.061 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_34_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_34_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][2]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.522 | TNS=-14.031 |
INFO: [Physopt 32-702] Processed net sm/M_alum_out[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_registers_q[7][10]_i_4_n_0.  Re-placed instance sm/D_registers_q[7][10]_i_4
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][10]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.521 | TNS=-14.442 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_31_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_31_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.520 | TNS=-14.211 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net L_reg/D_registers_q_reg[7][2]_0.  Re-placed instance L_reg/ram_reg_i_47
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q_reg[7][2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.510 | TNS=-13.870 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_32_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_32_comp_1.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.510 | TNS=-13.681 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_23_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_23_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-13.639 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_32_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_32_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][10]_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-13.597 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_42_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_42_comp.
INFO: [Physopt 32-735] Processed net sm/ram_reg_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-13.303 |
INFO: [Physopt 32-663] Processed net sm/M_sm_rd1[4].  Re-placed instance sm/D_registers_q[7][4]_i_5
INFO: [Physopt 32-735] Processed net sm/M_sm_rd1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-12.853 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_30_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_30_comp_4.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-12.748 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.485 | TNS=-12.714 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[6]_i_35_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_35_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][2]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.484 | TNS=-12.689 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][2]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-11.241 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/M_alum_b[7].  Re-placed instance sm/ram_reg_i_149
INFO: [Physopt 32-735] Processed net sm/M_alum_b[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.475 | TNS=-11.156 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net sm/M_alum_b[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-10.892 |
INFO: [Physopt 32-702] Processed net sm/M_sm_rd1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_rep__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[2]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[1]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.450 | TNS=-10.874 |
INFO: [Physopt 32-702] Processed net sm/alum/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net sm/M_alum_b[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.436 | TNS=-10.790 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_rep_n_0.  Re-placed instance sm/D_states_q_reg[5]_rep
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-9.448 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_rd1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[4]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_rep__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-9.448 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1d967bc2d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1686.551 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-9.448 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[2]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[1]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[2]_rep__0_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[2]_rep__0_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.372 | TNS=-9.325 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/M_alum_out[4].  Re-placed instance sm/D_states_q[7]_i_65_comp
INFO: [Physopt 32-735] Processed net sm/M_alum_out[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.371 | TNS=-9.309 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[2]_rep_n_0.  Re-placed instance sm/D_states_q_reg[2]_rep
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[2]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-9.022 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_32_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_32_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-9.016 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][2]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-8.580 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_rd1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[4]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[1]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_rd1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[4]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-8.580 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1d967bc2d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1686.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.363 | TNS=-8.580 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.621  |         23.437  |            0  |              0  |                    74  |           0  |           2  |  00:00:04  |
|  Total          |          0.621  |         23.437  |            0  |              0  |                    74  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 28c852c0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
422 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1686.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1686.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1686.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fc643336 ConstDB: 0 ShapeSum: 5ff0a85d RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 99441f60 | NumContArr: f3a50615 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3123b1aaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1773.871 ; gain = 87.320

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3123b1aaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1773.871 ; gain = 87.320

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3123b1aaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1773.871 ; gain = 87.320
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f4a2c85f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.277 ; gain = 116.727
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.186 | TNS=-1.995 | WHS=-0.135 | THS=-5.602 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1941
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1941
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29a12b575

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.277 ; gain = 116.727

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29a12b575

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.277 ; gain = 116.727

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26438000d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.277 ; gain = 116.727
Phase 4 Initial Routing | Checksum: 26438000d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.277 ; gain = 116.727
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| clk_0              | clk_0             | sm/D_states_q_reg[3]_rep__0/D |
| clk_0              | clk_0             | sm/D_states_q_reg[2]_rep__1/D |
| clk_0              | clk_0             | sm/D_states_q_reg[2]/D        |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1030
 Number of Nodes with overlaps = 483
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.698 | TNS=-77.748| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1b8fa305d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1835.105 ; gain = 148.555

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.460 | TNS=-63.523| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 246187dd9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.082 | TNS=-69.703| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 227bcc8f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
Phase 5 Rip-up And Reroute | Checksum: 227bcc8f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a793020a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.380 | TNS=-56.658| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 263e554a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 263e554a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
Phase 6 Delay and Skew Optimization | Checksum: 263e554a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.359 | TNS=-54.538| WHS=0.105  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 296bdbcdf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
Phase 7 Post Hold Fix | Checksum: 296bdbcdf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.979192 %
  Global Horizontal Routing Utilization  = 1.08967 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 296bdbcdf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 296bdbcdf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29a5331cd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29a5331cd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.359 | TNS=-54.538| WHS=0.105  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 29a5331cd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
Total Elapsed time in route_design: 16.04 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 17e6ba8e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17e6ba8e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
439 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.141 ; gain = 148.590
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
456 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1874.199 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1874.199 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.199 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1874.199 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1874.199 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1874.199 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1874.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13001632 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
471 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.730 ; gain = 495.531
INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 03:55:52 2025...
