Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/USER/Desktop/S0454012/Project1/Pro1_Pro1_sch_tb_isim_beh.exe -prj C:/Users/USER/Desktop/S0454012/Project1/Pro1_Pro1_sch_tb_beh.prj work.Pro1_Pro1_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/USER/Desktop/S0454012/Project1/one_bit_compare_noless.vf" into library work
Analyzing Verilog file "C:/Users/USER/Desktop/S0454012/Project1/fourbit_compare_new.vf" into library work
Analyzing Verilog file "C:/Users/USER/Desktop/S0454012/Project1/Fa.vf" into library work
Analyzing Verilog file "C:/Users/USER/Desktop/S0454012/Project1/Pro1.vf" into library work
Analyzing Verilog file "C:/Users/USER/Desktop/S0454012/Project1/testproject1.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module M2_1_HXILINX_Pro1
Compiling module AND2
Compiling module GND
Compiling module NAND2
Compiling module NOR2
Compiling module one_bit_compare_noless_MUSER_Pro...
Compiling module AND3
Compiling module AND4
Compiling module OR4
Compiling module fourbit_compare_new_MUSER_Pro1
Compiling module INV
Compiling module XOR2
Compiling module OR2
Compiling module Fa_MUSER_Pro1
Compiling module Pro1
Compiling module Pro1_Pro1_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Users/USER/Desktop/S0454012/Project1/Pro1_Pro1_sch_tb_isim_beh.exe
Fuse Memory Usage: 27788 KB
Fuse CPU Usage: 467 ms
