###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:54 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Setup Check with Pin sb_wide/out_3_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.244
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[5] ^ |              | 0.108 |       |   0.060 |    0.059 | 
     | sb_wide                    | in_2_4[5] ^         | sb_unq1      |       |       |   0.084 |    0.083 | 
     | sb_wide/U121               |                     | AOI22D0BWP40 | 0.109 | 0.024 |   0.084 |    0.083 | 
     | sb_wide/U121               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.091 | 0.067 |   0.151 |    0.150 | 
     | sb_wide/U123               |                     | ND2D1BWP40   | 0.091 | 0.000 |   0.151 |    0.150 | 
     | sb_wide/U123               | A1 v -> ZN ^        | ND2D1BWP40   | 0.103 | 0.093 |   0.244 |    0.242 | 
     | sb_wide/out_3_4_id1_reg_5_ |                     | DFQD2BWP40   | 0.103 | 0.000 |   0.244 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.095 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.083 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.029 | 
     | sb_wide/out_3_4_id1_reg_5_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.030 |   -0.028 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin sb_wide/out_1_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.245
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[3] ^ |              | 0.106 |       |   0.059 |    0.058 | 
     | sb_wide                    | in_2_4[3] ^         | sb_unq1      |       |       |   0.095 |    0.094 | 
     | sb_wide/U1232              |                     | AOI22D0BWP40 | 0.108 | 0.036 |   0.095 |    0.094 | 
     | sb_wide/U1232              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.078 | 0.069 |   0.164 |    0.162 | 
     | sb_wide/U1233              |                     | ND2D0BWP40   | 0.078 | 0.000 |   0.164 |    0.162 | 
     | sb_wide/U1233              | A2 v -> ZN ^        | ND2D0BWP40   | 0.102 | 0.081 |   0.245 |    0.244 | 
     | sb_wide/out_1_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.102 | 0.000 |   0.245 |    0.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.095 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.083 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.028 | 
     | sb_wide/out_1_4_id1_reg_3_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.028 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_9_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[9]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.245
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.061
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[9] ^ |              | 0.111 |       |   0.061 |    0.061 | 
     | sb_wide                    | in_2_4[9] ^         | sb_unq1      |       |       |   0.097 |    0.097 | 
     | sb_wide/U169               |                     | AOI22D0BWP40 | 0.112 | 0.036 |   0.097 |    0.097 | 
     | sb_wide/U169               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.092 | 0.069 |   0.166 |    0.166 | 
     | sb_wide/U171               |                     | ND2D0BWP40   | 0.092 | 0.000 |   0.166 |    0.166 | 
     | sb_wide/U171               | A1 v -> ZN ^        | ND2D0BWP40   | 0.088 | 0.080 |   0.245 |    0.245 | 
     | sb_wide/out_3_4_id1_reg_9_ |                     | DFQD2BWP40   | 0.088 | 0.000 |   0.245 |    0.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.097 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.084 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.030 | 
     | sb_wide/out_3_4_id1_reg_9_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.030 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_12_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[12]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.244
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[12] ^ |              | 0.108 |       |   0.060 |    0.060 | 
     | sb_wide                     | in_2_4[12] ^         | sb_unq1      |       |       |   0.088 |    0.088 | 
     | sb_wide/U1408               |                      | AOI22D0BWP40 | 0.110 | 0.029 |   0.088 |    0.088 | 
     | sb_wide/U1408               | B2 ^ -> ZN v         | AOI22D0BWP40 | 0.089 | 0.069 |   0.157 |    0.158 | 
     | sb_wide/U1409               |                      | ND2D0BWP40   | 0.089 | 0.000 |   0.158 |    0.158 | 
     | sb_wide/U1409               | A2 v -> ZN ^         | ND2D0BWP40   | 0.100 | 0.086 |   0.244 |    0.244 | 
     | sb_wide/out_1_4_id1_reg_12_ |                      | DFQD2BWP40   | 0.100 | 0.000 |   0.244 |    0.244 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.097 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.084 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.029 | 
     | sb_wide/out_1_4_id1_reg_12_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.029 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_wide/out_1_3_id1_reg_4_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_4_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[4]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.037
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.237
- Arrival Time                  0.235
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[4] ^ |              | 0.108 |       |   0.062 |    0.063 | 
     | sb_wide                    | in_2_3[4] ^         | sb_unq1      |       |       |   0.074 |    0.076 | 
     | sb_wide/U1236              |                     | AOI22D0BWP40 | 0.109 | 0.012 |   0.074 |    0.076 | 
     | sb_wide/U1236              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.090 | 0.082 |   0.156 |    0.157 | 
     | sb_wide/U1237              |                     | ND2D1BWP40   | 0.090 | 0.000 |   0.156 |    0.158 | 
     | sb_wide/U1237              | A2 v -> ZN ^        | ND2D1BWP40   | 0.087 | 0.079 |   0.235 |    0.237 | 
     | sb_wide/out_1_3_id1_reg_4_ |                     | DFQD2BWP40   | 0.087 | 0.000 |   0.235 |    0.237 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.140 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.139 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.101 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.034 | 0.005 |  -0.094 |   -0.096 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.060 | 0.053 |  -0.041 |   -0.043 | 
     | sb_wide/out_1_3_id1_reg_4_             |             | DFQD2BWP40   | 0.060 | 0.001 |  -0.041 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[6]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.248
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T1[6] v |              | 0.044 |       |   0.035 |    0.036 | 
     | sb_wide                    | in_1_1[6] v         | sb_unq1      |       |       |   0.045 |    0.047 | 
     | sb_wide/U273               |                     | AOI22D0BWP40 | 0.044 | 0.011 |   0.045 |    0.047 | 
     | sb_wide/U273               | A1 v -> ZN ^        | AOI22D0BWP40 | 0.155 | 0.121 |   0.166 |    0.168 | 
     | sb_wide/U274               |                     | CKND2D2BWP40 | 0.155 | 0.000 |   0.166 |    0.168 | 
     | sb_wide/U274               | A2 ^ -> ZN v        | CKND2D2BWP40 | 0.071 | 0.081 |   0.248 |    0.249 | 
     | sb_wide/out_0_1_id1_reg_6_ |                     | DFQD0BWP40   | 0.071 | 0.001 |   0.248 |    0.250 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.098 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.089 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.034 | 
     | sb_wide/out_0_1_id1_reg_6_             |             | DFQD0BWP40   | 0.052 | 0.000 |  -0.032 |   -0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.127 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.126 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.060 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.048 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.038 | 
     | sb_wide/out_1_4_id1_reg_15_            |               | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.038 | 
     | sb_wide/out_1_4_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.026 | 0.132 |   0.169 |    0.171 | 
     | sb_wide/U1433                          |               | AO22D4BWP40      | 0.026 | 0.000 |   0.169 |    0.171 | 
     | sb_wide/U1433                          | A1 ^ -> Z ^   | AO22D4BWP40      | 0.216 | 0.160 |   0.329 |    0.331 | 
     | sb_wide                                | out_1_4[15] ^ | sb_unq1          |       |       |   0.348 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.220 | 0.019 |   0.348 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.239
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[3] ^ |              | 0.080 |       |   0.050 |    0.052 | 
     | sb_wide                    | in_1_4[3] ^         | sb_unq1      |       |       |   0.065 |    0.067 | 
     | sb_wide/U1331              |                     | AOI22D0BWP40 | 0.080 | 0.015 |   0.065 |    0.067 | 
     | sb_wide/U1331              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.083 | 0.065 |   0.130 |    0.132 | 
     | sb_wide/U1332              |                     | ND2D2BWP40   | 0.083 | 0.000 |   0.130 |    0.132 | 
     | sb_wide/U1332              | A2 v -> ZN ^        | ND2D2BWP40   | 0.100 | 0.108 |   0.238 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.100 | 0.001 |   0.239 |    0.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.098 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.091 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.035 | 
     | sb_wide/out_2_4_id1_reg_3_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[8]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.239
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[8] ^ |              | 0.083 |       |   0.051 |    0.054 | 
     | sb_wide                    | in_1_4[8] ^         | sb_unq1      |       |       |   0.068 |    0.071 | 
     | sb_wide/U1362              |                     | AOI22D0BWP40 | 0.083 | 0.017 |   0.068 |    0.071 | 
     | sb_wide/U1362              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.082 | 0.065 |   0.133 |    0.136 | 
     | sb_wide/U1363              |                     | CKND2D2BWP40 | 0.082 | 0.000 |   0.133 |    0.136 | 
     | sb_wide/U1363              | A2 v -> ZN ^        | CKND2D2BWP40 | 0.098 | 0.104 |   0.237 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_8_ |                     | DFQD2BWP40   | 0.098 | 0.001 |   0.239 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.100 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.092 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.036 | 
     | sb_wide/out_2_4_id1_reg_8_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_wide/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[0]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.241
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.055
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[0] ^ |              | 0.094 |       |   0.055 |    0.059 | 
     | sb_wide                    | in_2_3[0] ^         | sb_unq1      |       |       |   0.077 |    0.080 | 
     | sb_wide/U249               |                     | AOI22D1BWP40 | 0.095 | 0.021 |   0.077 |    0.080 | 
     | sb_wide/U249               | B2 ^ -> ZN v        | AOI22D1BWP40 | 0.113 | 0.058 |   0.135 |    0.138 | 
     | sb_wide/U251               |                     | CKND2D2BWP40 | 0.113 | 0.000 |   0.135 |    0.139 | 
     | sb_wide/U251               | A1 v -> ZN ^        | CKND2D2BWP40 | 0.085 | 0.105 |   0.240 |    0.243 | 
     | sb_wide/out_3_3_id1_reg_0_ |                     | DFQD2BWP40   | 0.085 | 0.001 |   0.241 |    0.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.100 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.088 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.048 | 0.053 |  -0.031 |   -0.035 | 
     | sb_wide/out_3_3_id1_reg_0_             |             | DFQD2BWP40   | 0.048 | 0.001 |  -0.031 |   -0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[0]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.049
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.234
- Arrival Time                  0.230
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time            0.057
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[0] ^ |              | 0.102 |       |   0.057 |    0.061 | 
     | sb_wide                    | in_2_4[0] ^         | sb_unq1      |       |       |   0.074 |    0.078 | 
     | sb_wide/U614               |                     | AOI22D0BWP40 | 0.104 | 0.017 |   0.074 |    0.078 | 
     | sb_wide/U614               | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.066 | 0.058 |   0.133 |    0.137 | 
     | sb_wide/U615               |                     | ND2D0BWP40   | 0.066 | 0.000 |   0.133 |    0.137 | 
     | sb_wide/U615               | A2 v -> ZN ^        | ND2D0BWP40   | 0.119 | 0.097 |   0.229 |    0.233 | 
     | sb_wide/out_0_4_id1_reg_0_ |                     | DFQD2BWP40   | 0.119 | 0.000 |   0.230 |    0.234 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.100 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.088 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.037 | 
     | sb_wide/out_0_4_id1_reg_0_             |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.906
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.125 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.123 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.063 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.058 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.058 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.035 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.037 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.208 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.208 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.234 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.234 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.265 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.266 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.326 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.327 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.378 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.378 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.589 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.591 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.733 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.735 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.843 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.843 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.912 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.912 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.066 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.066 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.395 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.395 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.450 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.450 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.498 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.498 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.557 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.557 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.609 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.609 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.672 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.673 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.723 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.723 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.768 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.768 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.809 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.810 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.887 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.887 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.931 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.931 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.016 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.016 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.082 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.082 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.122 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.122 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.167 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.167 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.205 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.205 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.253 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.345 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.345 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.469 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.469 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.524 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.524 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.609 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.609 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.669 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.669 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.731 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.731 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.830 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.830 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.882 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.882 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.922 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.922 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.962 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.962 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    2.999 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    2.999 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.041 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.041 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.079 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.079 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.115 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.115 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.152 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.152 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.190 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.190 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.229 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.229 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.267 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.267 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.312 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.312 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.354 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.354 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.389 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.389 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.474 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.474 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.533 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.533 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.594 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.596 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.596 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.646 | 
     | sb_1b/U50                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.649 | 
     | sb_1b/U50                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.063 | 0.039 |   3.684 |    3.688 | 
     | sb_1b/U125                                         |              | AOI22D2BWP40     | 0.063 | 0.000 |   3.684 |    3.688 | 
     | sb_1b/U125                                         | A2 v -> ZN ^ | AOI22D2BWP40     | 0.098 | 0.085 |   3.769 |    3.773 | 
     | sb_1b/U126                                         |              | MUX2D4BWP40      | 0.098 | 0.000 |   3.769 |    3.773 | 
     | sb_1b/U126                                         | I0 ^ -> Z ^  | MUX2D4BWP40      | 0.112 | 0.130 |   3.898 |    3.903 | 
     | sb_1b                                              | out_2_0[0] ^ | sb_unq2          |       |       |   3.906 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.113 | 0.007 |   3.906 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.022
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.261
- Arrival Time                  0.256
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[10] v |              | 0.041 |       |   0.033 |    0.038 | 
     | sb_wide                     | in_1_1[10] v         | sb_unq1      |       |       |   0.042 |    0.046 | 
     | sb_wide/U1010               |                      | AOI22D1BWP40 | 0.042 | 0.009 |   0.042 |    0.046 | 
     | sb_wide/U1010               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.125 | 0.133 |   0.175 |    0.179 | 
     | sb_wide/U1011               |                      | CKND2D1BWP40 | 0.125 | 0.000 |   0.175 |    0.179 | 
     | sb_wide/U1011               | A2 ^ -> ZN v         | CKND2D1BWP40 | 0.075 | 0.081 |   0.256 |    0.261 | 
     | sb_wide/out_3_1_id1_reg_10_ |                      | DFQD2BWP40   | 0.075 | 0.000 |   0.256 |    0.261 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.101 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.092 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.037 | 
     | sb_wide/out_3_1_id1_reg_10_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.047
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.236
- Arrival Time                  0.231
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[3] ^ |              | 0.106 |       |   0.059 |    0.064 | 
     | sb_wide                    | in_2_4[3] ^         | sb_unq1      |       |       |   0.095 |    0.100 | 
     | sb_wide/U80                |                     | AOI22D0BWP40 | 0.108 | 0.036 |   0.095 |    0.100 | 
     | sb_wide/U80                | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.064 | 0.057 |   0.152 |    0.157 | 
     | sb_wide/U81                |                     | ND2D0BWP40   | 0.064 | 0.000 |   0.152 |    0.157 | 
     | sb_wide/U81                | A2 v -> ZN ^        | ND2D0BWP40   | 0.109 | 0.079 |   0.231 |    0.236 | 
     | sb_wide/out_0_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.109 | 0.000 |   0.231 |    0.236 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.101 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.089 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.038 | 
     | sb_wide/out_0_4_id1_reg_3_             |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[2]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.229
- Arrival Time                  0.224
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.045
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T2[2] ^ |              | 0.072 |       |   0.045 |    0.050 | 
     | sb_wide                    | in_0_2[2] ^         | sb_unq1      |       |       |   0.058 |    0.063 | 
     | sb_wide/U759               |                     | AOI22D0BWP40 | 0.073 | 0.013 |   0.058 |    0.063 | 
     | sb_wide/U759               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.120 | 0.067 |   0.125 |    0.130 | 
     | sb_wide/U760               |                     | ND2D1BWP40   | 0.120 | 0.000 |   0.125 |    0.130 | 
     | sb_wide/U760               | A2 v -> ZN ^        | ND2D1BWP40   | 0.102 | 0.099 |   0.224 |    0.229 | 
     | sb_wide/out_2_2_id1_reg_2_ |                     | DFQD2BWP40   | 0.102 | 0.000 |   0.224 |    0.229 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.104 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.100 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.048 | 
     | sb_wide/out_2_2_id1_reg_2_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[12]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.252
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[12] v |              | 0.040 |       |   0.033 |    0.038 | 
     | sb_wide                     | in_1_1[12] v         | sb_unq1      |       |       |   0.036 |    0.041 | 
     | sb_wide/U572                |                      | AOI22D1BWP40 | 0.041 | 0.003 |   0.036 |    0.041 | 
     | sb_wide/U572                | B2 v -> ZN ^         | AOI22D1BWP40 | 0.113 | 0.121 |   0.157 |    0.162 | 
     | sb_wide/U573                |                      | ND2D1BWP40   | 0.113 | 0.000 |   0.157 |    0.162 | 
     | sb_wide/U573                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.087 | 0.094 |   0.252 |    0.256 | 
     | sb_wide/out_3_1_id1_reg_12_ |                      | DFQD2BWP40   | 0.087 | 0.000 |   0.252 |    0.257 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.101 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.092 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.037 | 
     | sb_wide/out_3_1_id1_reg_12_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.124 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.123 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.057 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.038 | 
     | sb_wide/out_2_4_id1_reg_3_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.039 | 
     | sb_wide/out_2_4_id1_reg_3_             | CP ^ -> Q v  | DFQD2BWP40       | 0.024 | 0.163 |   0.196 |    0.201 | 
     | sb_wide/U1333                          |              | AO22D4BWP40      | 0.024 | 0.000 |   0.197 |    0.202 | 
     | sb_wide/U1333                          | A2 v -> Z v  | AO22D4BWP40      | 0.117 | 0.126 |   0.323 |    0.328 | 
     | sb_wide                                | out_2_4[3] v | sb_unq1          |       |       |   0.345 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.125 | 0.022 |   0.345 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T2[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.243
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T2[4] v |              | 0.039 |       |   0.032 |    0.037 | 
     | sb_wide                    | in_1_2[4] v         | sb_unq1      |       |       |   0.037 |    0.042 | 
     | sb_wide/U765               |                     | AOI22D0BWP40 | 0.039 | 0.005 |   0.037 |    0.042 | 
     | sb_wide/U765               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.140 | 0.117 |   0.154 |    0.159 | 
     | sb_wide/U766               |                     | ND2D1BWP40   | 0.140 | 0.000 |   0.154 |    0.159 | 
     | sb_wide/U766               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.079 | 0.088 |   0.242 |    0.247 | 
     | sb_wide/out_2_2_id1_reg_4_ |                     | DFQD2BWP40   | 0.079 | 0.000 |   0.243 |    0.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.104 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.100 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.049 | 
     | sb_wide/out_2_2_id1_reg_4_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.252
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[15] v |              | 0.041 |       |   0.033 |    0.038 | 
     | sb_wide                     | in_1_1[15] v         | sb_unq1      |       |       |   0.040 |    0.045 | 
     | sb_wide/U469                |                      | AOI22D0BWP40 | 0.041 | 0.007 |   0.040 |    0.045 | 
     | sb_wide/U469                | B2 v -> ZN ^         | AOI22D0BWP40 | 0.126 | 0.120 |   0.160 |    0.166 | 
     | sb_wide/U470                |                      | ND2D1BWP40   | 0.126 | 0.000 |   0.160 |    0.166 | 
     | sb_wide/U470                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.087 | 0.091 |   0.251 |    0.257 | 
     | sb_wide/out_3_1_id1_reg_15_ |                      | DFQD2BWP40   | 0.087 | 0.000 |   0.252 |    0.257 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.102 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.093 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.038 | 
     | sb_wide/out_3_1_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_wide/out_2_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[6]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.226
- Arrival Time                  0.221
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T1[6] ^ |              | 0.076 |       |   0.047 |    0.053 | 
     | sb_wide                    | in_1_1[6] ^         | sb_unq1      |       |       |   0.062 |    0.067 | 
     | sb_wide/U885               |                     | AOI22D0BWP40 | 0.076 | 0.015 |   0.062 |    0.067 | 
     | sb_wide/U885               | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.086 | 0.050 |   0.112 |    0.117 | 
     | sb_wide/U886               |                     | ND2D0BWP40   | 0.086 | 0.000 |   0.112 |    0.117 | 
     | sb_wide/U886               | A2 v -> ZN ^        | ND2D0BWP40   | 0.134 | 0.109 |   0.221 |    0.226 | 
     | sb_wide/out_2_1_id1_reg_6_ |                     | DFQD2BWP40   | 0.134 | 0.000 |   0.221 |    0.226 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.102 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.094 |   -0.099 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.039 |   -0.045 | 
     | sb_wide/out_2_1_id1_reg_6_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.039 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_10_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[10]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.062
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.223
- Arrival Time                  0.217
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T2[10] ^ |              | 0.058 |       |   0.039 |    0.045 | 
     | sb_wide                     | in_2_2[10] ^         | sb_unq1      |       |       |   0.043 |    0.049 | 
     | sb_wide/U1013               |                      | AOI22D1BWP40 | 0.058 | 0.004 |   0.043 |    0.049 | 
     | sb_wide/U1013               | B2 ^ -> ZN v         | AOI22D1BWP40 | 0.111 | 0.048 |   0.091 |    0.097 | 
     | sb_wide/U1015               |                      | ND2D1BWP40   | 0.111 | 0.000 |   0.091 |    0.097 | 
     | sb_wide/U1015               | A1 v -> ZN ^         | ND2D1BWP40   | 0.143 | 0.125 |   0.216 |    0.222 | 
     | sb_wide/out_3_2_id1_reg_10_ |                      | DFQD0BWP40   | 0.143 | 0.001 |   0.217 |    0.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.102 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.091 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.037 | 
     | sb_wide/out_3_2_id1_reg_10_            |             | DFQD0BWP40   | 0.049 | 0.001 |  -0.030 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T3[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.242
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T3[4] v |              | 0.041 |       |   0.034 |    0.040 | 
     | sb_wide                    | in_1_3[4] v         | sb_unq1      |       |       |   0.039 |    0.045 | 
     | sb_wide/U1340              |                     | AOI22D0BWP40 | 0.041 | 0.005 |   0.039 |    0.045 | 
     | sb_wide/U1340              | B1 v -> ZN ^        | AOI22D0BWP40 | 0.148 | 0.111 |   0.150 |    0.156 | 
     | sb_wide/U1341              |                     | ND2D1BWP40   | 0.148 | 0.000 |   0.150 |    0.157 | 
     | sb_wide/U1341              | A2 ^ -> ZN v        | ND2D1BWP40   | 0.078 | 0.091 |   0.242 |    0.248 | 
     | sb_wide/out_2_3_id1_reg_4_ |                     | DFQD2BWP40   | 0.078 | 0.000 |   0.242 |    0.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.143 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.105 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.100 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.043 |   -0.049 | 
     | sb_wide/out_2_3_id1_reg_4_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.904
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.123 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.121 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.060 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.038 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.039 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.210 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.210 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.236 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.236 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.268 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.268 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.328 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.329 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.380 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.381 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.591 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.594 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.735 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.845 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.845 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.915 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.915 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.069 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.069 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.212 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.212 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.283 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.283 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.453 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.453 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.500 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.500 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.559 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.559 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.612 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.612 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.675 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.675 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.726 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.726 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.771 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.771 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.812 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.812 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.890 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.890 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.933 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.933 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.978 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.979 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.019 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.019 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.084 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.085 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.125 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.125 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.170 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.170 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.207 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.207 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.471 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.471 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.527 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.527 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.611 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.611 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.671 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.671 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.733 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.733 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.833 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.833 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.884 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.884 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.924 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.924 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.964 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.964 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.001 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.001 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.043 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.043 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.081 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.081 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.118 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.118 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.155 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.155 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.193 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.193 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.231 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.231 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.269 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.269 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.314 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.314 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.357 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.357 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.392 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.392 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.476 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.476 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.535 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.535 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.597 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.598 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.598 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.648 | 
     | sb_1b/U55                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.651 | 
     | sb_1b/U55                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.068 | 0.037 |   3.682 |    3.689 | 
     | sb_1b/FE_RC_3_0                                    |              | MUX2ND1BWP40     | 0.068 | 0.000 |   3.682 |    3.689 | 
     | sb_1b/FE_RC_3_0                                    | I1 v -> ZN ^ | MUX2ND1BWP40     | 0.046 | 0.102 |   3.784 |    3.791 | 
     | sb_1b/U111                                         |              | MUX2D3BWP40      | 0.046 | 0.000 |   3.784 |    3.791 | 
     | sb_1b/U111                                         | I0 ^ -> Z ^  | MUX2D3BWP40      | 0.108 | 0.116 |   3.900 |    3.907 | 
     | sb_1b                                              | out_1_4[0] ^ | sb_unq2          |       |       |   3.904 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.108 | 0.003 |   3.904 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[3]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.038
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.241
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[3] ^ |              | 0.106 |       |   0.059 |    0.066 | 
     | sb_wide                    | in_2_4[3] ^         | sb_unq1      |       |       |   0.095 |    0.102 | 
     | sb_wide/U233               |                     | AOI22D0BWP40 | 0.108 | 0.036 |   0.095 |    0.102 | 
     | sb_wide/U233               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.096 | 0.066 |   0.161 |    0.168 | 
     | sb_wide/U235               |                     | ND2D1BWP40   | 0.096 | 0.000 |   0.161 |    0.168 | 
     | sb_wide/U235               | A1 v -> ZN ^        | ND2D1BWP40   | 0.080 | 0.079 |   0.241 |    0.247 | 
     | sb_wide/out_3_4_id1_reg_3_ |                     | DFQD2BWP40   | 0.080 | 0.000 |   0.241 |    0.248 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.103 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.091 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.037 | 
     | sb_wide/out_3_4_id1_reg_3_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.233
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T1[15] v |              | 0.027 |       |   0.027 |    0.033 | 
     | sb_wide                     | in_3_1[15] v         | sb_unq1      |       |       |   0.029 |    0.035 | 
     | sb_wide/U367                |                      | AOI22D0BWP40 | 0.027 | 0.002 |   0.029 |    0.035 | 
     | sb_wide/U367                | B1 v -> ZN ^         | AOI22D0BWP40 | 0.109 | 0.071 |   0.100 |    0.107 | 
     | sb_wide/U370                |                      | ND2D0BWP40   | 0.109 | 0.000 |   0.100 |    0.107 | 
     | sb_wide/U370                | A1 ^ -> ZN v         | ND2D0BWP40   | 0.147 | 0.133 |   0.233 |    0.239 | 
     | sb_wide/out_0_1_id1_reg_15_ |                      | DFQD2BWP40   | 0.147 | 0.000 |   0.233 |    0.240 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.039 | 
     | sb_wide/out_0_1_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[6]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.224
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T0[6] ^ |              | 0.076 |       |   0.047 |    0.054 | 
     | sb_wide                    | in_1_0[6] ^         | sb_unq1      |       |       |   0.063 |    0.070 | 
     | sb_wide/U210               |                     | AOI22D0BWP40 | 0.076 | 0.016 |   0.063 |    0.070 | 
     | sb_wide/U210               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.071 | 0.049 |   0.112 |    0.119 | 
     | sb_wide/U211               |                     | ND2D1BWP40   | 0.071 | 0.000 |   0.112 |    0.119 | 
     | sb_wide/U211               | A2 v -> ZN ^        | ND2D1BWP40   | 0.141 | 0.111 |   0.223 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_6_ |                     | DFQD2BWP40   | 0.141 | 0.001 |   0.224 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.103 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.094 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.040 | 
     | sb_wide/out_0_0_id1_reg_6_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_1_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[1]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.235
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[1] ^ |              | 0.083 |       |   0.051 |    0.058 | 
     | sb_wide                    | in_1_4[1] ^         | sb_unq1      |       |       |   0.069 |    0.076 | 
     | sb_wide/U1319              |                     | AOI22D0BWP40 | 0.083 | 0.018 |   0.069 |    0.076 | 
     | sb_wide/U1319              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.087 | 0.069 |   0.138 |    0.145 | 
     | sb_wide/U1320              |                     | ND2D2BWP40   | 0.087 | 0.000 |   0.138 |    0.145 | 
     | sb_wide/U1320              | A2 v -> ZN ^        | ND2D2BWP40   | 0.098 | 0.095 |   0.233 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_1_ |                     | DFQD2BWP40   | 0.098 | 0.002 |   0.235 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.096 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.040 | 
     | sb_wide/out_2_4_id1_reg_1_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin sb_wide/out_1_0_id1_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[2]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.224
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T0[2] v |              | 0.029 |       |   0.027 |    0.034 | 
     | sb_wide                    | in_2_0[2] v         | sb_unq1      |       |       |   0.029 |    0.036 | 
     | sb_wide/U823               |                     | AOI22D0BWP40 | 0.029 | 0.002 |   0.029 |    0.036 | 
     | sb_wide/U823               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.075 | 0.062 |   0.091 |    0.098 | 
     | sb_wide/U824               |                     | ND2D0BWP40   | 0.075 | 0.000 |   0.091 |    0.098 | 
     | sb_wide/U824               | A2 ^ -> ZN v        | ND2D0BWP40   | 0.152 | 0.133 |   0.224 |    0.231 | 
     | sb_wide/out_1_0_id1_reg_2_ |                     | DFQD2BWP40   | 0.152 | 0.000 |   0.224 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.093 |   -0.100 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.039 |   -0.046 | 
     | sb_wide/out_1_0_id1_reg_2_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.038 |   -0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_14_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[14]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.239
- Arrival Time                  0.232
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[14] ^ |              | 0.117 |       |   0.063 |    0.070 | 
     | sb_wide                     | in_2_4[14] ^         | sb_unq1      |       |       |   0.092 |    0.099 | 
     | sb_wide/U1154               |                      | AOI22D0BWP40 | 0.118 | 0.029 |   0.092 |    0.099 | 
     | sb_wide/U1154               | B1 ^ -> ZN v         | AOI22D0BWP40 | 0.068 | 0.063 |   0.155 |    0.162 | 
     | sb_wide/U1155               |                      | ND2D1BWP40   | 0.068 | 0.000 |   0.155 |    0.162 | 
     | sb_wide/U1155               | A2 v -> ZN ^         | ND2D1BWP40   | 0.096 | 0.077 |   0.232 |    0.239 | 
     | sb_wide/out_0_4_id1_reg_14_ |                      | DFQD2BWP40   | 0.096 | 0.000 |   0.232 |    0.239 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.040 | 
     | sb_wide/out_0_4_id1_reg_14_            |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[2]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T2[2] v |              | 0.029 |       |   0.027 |    0.034 | 
     | sb_wide                    | in_3_2[2] v         | sb_unq1      |       |       |   0.031 |    0.039 | 
     | sb_wide/U567               |                     | AOI22D0BWP40 | 0.029 | 0.005 |   0.031 |    0.039 | 
     | sb_wide/U567               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.118 | 0.092 |   0.124 |    0.131 | 
     | sb_wide/U569               |                     | ND2D0BWP40   | 0.118 | 0.000 |   0.124 |    0.131 | 
     | sb_wide/U569               | A1 ^ -> ZN v        | ND2D0BWP40   | 0.115 | 0.111 |   0.235 |    0.242 | 
     | sb_wide/out_0_2_id1_reg_2_ |                     | DFQD2BWP40   | 0.115 | 0.000 |   0.235 |    0.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.040 | 0.050 |  -0.034 |   -0.042 | 
     | sb_wide/out_0_2_id1_reg_2_             |             | DFQD2BWP40   | 0.040 | 0.000 |  -0.034 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[8]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.223
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T0[8] ^ |              | 0.076 |       |   0.047 |    0.054 | 
     | sb_wide                    | in_1_0[8] ^         | sb_unq1      |       |       |   0.059 |    0.067 | 
     | sb_wide/U222               |                     | AOI22D0BWP40 | 0.076 | 0.012 |   0.059 |    0.067 | 
     | sb_wide/U222               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.068 | 0.047 |   0.106 |    0.113 | 
     | sb_wide/U223               |                     | ND2D1BWP40   | 0.068 | 0.000 |   0.106 |    0.113 | 
     | sb_wide/U223               | A2 v -> ZN ^        | ND2D1BWP40   | 0.142 | 0.116 |   0.222 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_8_ |                     | DFQD2BWP40   | 0.142 | 0.001 |   0.223 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.095 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.041 | 
     | sb_wide/out_0_0_id1_reg_8_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_7_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_7_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[7]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.223
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T0[7] ^ |              | 0.074 |       |   0.046 |    0.053 | 
     | sb_wide                    | in_1_0[7] ^         | sb_unq1      |       |       |   0.059 |    0.066 | 
     | sb_wide/U946               |                     | AOI22D0BWP40 | 0.073 | 0.013 |   0.059 |    0.066 | 
     | sb_wide/U946               | A1 ^ -> ZN v        | AOI22D0BWP40 | 0.069 | 0.047 |   0.105 |    0.113 | 
     | sb_wide/U947               |                     | ND2D1BWP40   | 0.069 | 0.000 |   0.105 |    0.113 | 
     | sb_wide/U947               | A2 v -> ZN ^        | ND2D1BWP40   | 0.140 | 0.117 |   0.222 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_7_ |                     | DFQD2BWP40   | 0.140 | 0.001 |   0.223 |    0.231 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.095 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.041 | 
     | sb_wide/out_0_0_id1_reg_7_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin sb_wide/out_1_3_id1_reg_1_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[1]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.229
- Arrival Time                  0.222
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.055
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[1] ^ |              | 0.094 |       |   0.055 |    0.063 | 
     | sb_wide                    | in_2_3[1] ^         | sb_unq1      |       |       |   0.068 |    0.076 | 
     | sb_wide/U1200              |                     | AOI22D0BWP40 | 0.094 | 0.013 |   0.068 |    0.076 | 
     | sb_wide/U1200              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.068 | 0.057 |   0.125 |    0.132 | 
     | sb_wide/U1201              |                     | ND2D0BWP40   | 0.068 | 0.000 |   0.125 |    0.132 | 
     | sb_wide/U1201              | A2 v -> ZN ^        | ND2D0BWP40   | 0.121 | 0.097 |   0.222 |    0.229 | 
     | sb_wide/out_1_3_id1_reg_1_ |                     | DFQD2BWP40   | 0.121 | 0.000 |   0.222 |    0.229 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.144 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.107 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.034 | 0.005 |  -0.094 |   -0.102 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.060 | 0.053 |  -0.041 |   -0.049 | 
     | sb_wide/out_1_3_id1_reg_1_             |             | DFQD2BWP40   | 0.060 | 0.000 |  -0.041 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_4_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[4]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.048
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[4] ^ |              | 0.076 |       |   0.048 |    0.056 | 
     | sb_wide                    | in_1_4[4] ^         | sb_unq1      |       |       |   0.066 |    0.074 | 
     | sb_wide/U1337              |                     | AOI22D0BWP40 | 0.076 | 0.018 |   0.066 |    0.074 | 
     | sb_wide/U1337              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.082 | 0.063 |   0.129 |    0.137 | 
     | sb_wide/U1338              |                     | ND2D2BWP40   | 0.082 | 0.000 |   0.129 |    0.137 | 
     | sb_wide/U1338              | A2 v -> ZN ^        | ND2D2BWP40   | 0.091 | 0.104 |   0.234 |    0.241 | 
     | sb_wide/out_2_4_id1_reg_4_ |                     | DFQD2BWP40   | 0.091 | 0.001 |   0.235 |    0.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.096 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.040 | 
     | sb_wide/out_2_4_id1_reg_4_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin sb_wide/out_3_3_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.038
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.239
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[5] ^ |              | 0.102 |       |   0.059 |    0.067 | 
     | sb_wide                    | in_2_3[5] ^         | sb_unq1      |       |       |   0.087 |    0.095 | 
     | sb_wide/U125               |                     | AOI22D0BWP40 | 0.103 | 0.028 |   0.087 |    0.095 | 
     | sb_wide/U125               | B2 ^ -> ZN v        | AOI22D0BWP40 | 0.124 | 0.074 |   0.161 |    0.169 | 
     | sb_wide/U127               |                     | ND2D2BWP40   | 0.124 | 0.000 |   0.161 |    0.169 | 
     | sb_wide/U127               | A1 v -> ZN ^        | ND2D2BWP40   | 0.076 | 0.077 |   0.238 |    0.246 | 
     | sb_wide/out_3_3_id1_reg_5_ |                     | DFQD2BWP40   | 0.076 | 0.001 |   0.239 |    0.246 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.048 | 0.053 |  -0.031 |   -0.039 | 
     | sb_wide/out_3_3_id1_reg_5_             |             | DFQD2BWP40   | 0.048 | 0.000 |  -0.031 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_6_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[6]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.234
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[6] ^ |              | 0.116 |       |   0.064 |    0.072 | 
     | sb_wide                    | in_2_4[6] ^         | sb_unq1      |       |       |   0.084 |    0.091 | 
     | sb_wide/U1256              |                     | AOI22D0BWP40 | 0.117 | 0.019 |   0.084 |    0.091 | 
     | sb_wide/U1256              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.069 | 0.063 |   0.147 |    0.155 | 
     | sb_wide/U1257              |                     | ND2D0BWP40   | 0.069 | 0.000 |   0.147 |    0.155 | 
     | sb_wide/U1257              | A2 v -> ZN ^        | ND2D0BWP40   | 0.109 | 0.087 |   0.234 |    0.242 | 
     | sb_wide/out_1_4_id1_reg_6_ |                     | DFQD2BWP40   | 0.109 | 0.000 |   0.234 |    0.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.104 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.037 | 
     | sb_wide/out_1_4_id1_reg_6_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_13_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[13]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[13] ^ |              | 0.109 |       |   0.059 |    0.067 | 
     | sb_wide                     | in_2_4[13] ^         | sb_unq1      |       |       |   0.088 |    0.096 | 
     | sb_wide/U1141               |                      | AOI22D1BWP40 | 0.110 | 0.029 |   0.088 |    0.096 | 
     | sb_wide/U1141               | B2 ^ -> ZN v         | AOI22D1BWP40 | 0.079 | 0.058 |   0.146 |    0.154 | 
     | sb_wide/U1143               |                      | ND2D1BWP40   | 0.079 | 0.000 |   0.146 |    0.154 | 
     | sb_wide/U1143               | A1 v -> ZN ^         | ND2D1BWP40   | 0.097 | 0.089 |   0.235 |    0.243 | 
     | sb_wide/out_3_4_id1_reg_13_ |                      | DFQD2BWP40   | 0.097 | 0.000 |   0.235 |    0.243 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.105 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.092 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.038 | 
     | sb_wide/out_3_4_id1_reg_13_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.902
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.121 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.059 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.039 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.041 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.330 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.331 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.593 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.595 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.739 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.773 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.773 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.814 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.814 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.891 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.891 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.086 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.086 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.171 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.528 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.528 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.834 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.835 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.886 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.886 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.926 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.926 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.966 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.966 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.156 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.156 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.194 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.194 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.233 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.233 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.316 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.316 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.358 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.359 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.393 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.393 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.478 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.478 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.599 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.650 | 
     | sb_1b/U45                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.653 | 
     | sb_1b/U45                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.057 | 0.037 |   3.682 |    3.690 | 
     | sb_1b/U120                                         |              | AOI22D2BWP40     | 0.057 | 0.000 |   3.682 |    3.690 | 
     | sb_1b/U120                                         | A2 v -> ZN ^ | AOI22D2BWP40     | 0.101 | 0.083 |   3.765 |    3.773 | 
     | sb_1b/U121                                         |              | MUX2D4BWP40      | 0.101 | 0.000 |   3.765 |    3.773 | 
     | sb_1b/U121                                         | I0 ^ -> Z ^  | MUX2D4BWP40      | 0.113 | 0.129 |   3.894 |    3.903 | 
     | sb_1b                                              | out_2_1[0] ^ | sb_unq2          |       |       |   3.902 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.114 | 0.007 |   3.902 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.902
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.121 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.058 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.039 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.041 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.330 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.331 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.593 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.596 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.739 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.773 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.773 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.814 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.814 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.891 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.892 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.021 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.086 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.528 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.529 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.835 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.835 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.886 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.886 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.926 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.926 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.966 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.966 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.156 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.156 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.194 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.195 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.233 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.233 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.316 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.316 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.359 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.359 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.393 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.393 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.478 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.478 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.599 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.650 | 
     | sb_1b/U70                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.653 | 
     | sb_1b/U70                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.069 | 0.034 |   3.679 |    3.688 | 
     | sb_1b/U100                                         |              | AOI22D1BWP40     | 0.069 | 0.000 |   3.679 |    3.688 | 
     | sb_1b/U100                                         | A2 v -> ZN ^ | AOI22D1BWP40     | 0.097 | 0.083 |   3.762 |    3.771 | 
     | sb_1b/U101                                         |              | MUX2D3BWP40      | 0.097 | 0.000 |   3.762 |    3.771 | 
     | sb_1b/U101                                         | I0 ^ -> Z ^  | MUX2D3BWP40      | 0.119 | 0.135 |   3.897 |    3.905 | 
     | sb_1b                                              | out_1_1[0] ^ | sb_unq2          |       |       |   3.902 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.120 | 0.005 |   3.902 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_11_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_11_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[11]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.238
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T4[11] ^ |              | 0.114 |       |   0.062 |    0.071 | 
     | sb_wide                     | in_2_4[11] ^         | sb_unq1      |       |       |   0.098 |    0.107 | 
     | sb_wide/U1089               |                      | AOI22D1BWP40 | 0.114 | 0.036 |   0.098 |    0.107 | 
     | sb_wide/U1089               | B2 ^ -> ZN v         | AOI22D1BWP40 | 0.080 | 0.059 |   0.157 |    0.166 | 
     | sb_wide/U1091               |                      | ND2D1BWP40   | 0.080 | 0.000 |   0.157 |    0.166 | 
     | sb_wide/U1091               | A1 v -> ZN ^         | ND2D1BWP40   | 0.084 | 0.080 |   0.237 |    0.246 | 
     | sb_wide/out_3_4_id1_reg_11_ |                      | DFQD2BWP40   | 0.084 | 0.000 |   0.238 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.105 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.093 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.030 |   -0.039 | 
     | sb_wide/out_3_4_id1_reg_11_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.030 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_2_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T4[2]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.029
- Setup                         0.046
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.231
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T4[2] ^ |              | 0.106 |       |   0.058 |    0.067 | 
     | sb_wide                    | in_2_4[2] ^         | sb_unq1      |       |       |   0.087 |    0.096 | 
     | sb_wide/U1216              |                     | AOI22D0BWP40 | 0.107 | 0.028 |   0.087 |    0.096 | 
     | sb_wide/U1216              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.063 | 0.056 |   0.142 |    0.151 | 
     | sb_wide/U1217              |                     | ND2D0BWP40   | 0.063 | 0.000 |   0.142 |    0.151 | 
     | sb_wide/U1217              | A2 v -> ZN ^        | ND2D0BWP40   | 0.118 | 0.089 |   0.231 |    0.240 | 
     | sb_wide/out_1_4_id1_reg_2_ |                     | DFQD2BWP40   | 0.118 | 0.000 |   0.231 |    0.240 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.084 |   -0.093 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.029 |   -0.038 | 
     | sb_wide/out_1_4_id1_reg_2_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.029 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T4[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.232
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.048
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T4[5] ^ |              | 0.078 |       |   0.048 |    0.057 | 
     | sb_wide                    | in_1_4[5] ^         | sb_unq1      |       |       |   0.054 |    0.063 | 
     | sb_wide/U1343              |                     | AOI22D0BWP40 | 0.078 | 0.006 |   0.054 |    0.063 | 
     | sb_wide/U1343              | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.081 | 0.062 |   0.116 |    0.126 | 
     | sb_wide/U1344              |                     | CKND2D2BWP40 | 0.081 | 0.000 |   0.116 |    0.126 | 
     | sb_wide/U1344              | A2 v -> ZN ^        | CKND2D2BWP40 | 0.099 | 0.114 |   0.230 |    0.240 | 
     | sb_wide/out_2_4_id1_reg_5_ |                     | DFQD2BWP40   | 0.099 | 0.001 |   0.232 |    0.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.098 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.042 | 
     | sb_wide/out_2_4_id1_reg_5_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_7_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.021
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.253
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S1_T1[7] v |              | 0.043 |       |   0.034 |    0.044 | 
     | sb_wide                    | in_1_1[7] v         | sb_unq1      |       |       |   0.043 |    0.052 | 
     | sb_wide/U966               |                     | AOI22D1BWP40 | 0.043 | 0.008 |   0.043 |    0.052 | 
     | sb_wide/U966               | B2 v -> ZN ^        | AOI22D1BWP40 | 0.123 | 0.134 |   0.176 |    0.186 | 
     | sb_wide/U967               |                     | ND2D1BWP40   | 0.123 | 0.000 |   0.177 |    0.186 | 
     | sb_wide/U967               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.070 | 0.076 |   0.253 |    0.262 | 
     | sb_wide/out_3_1_id1_reg_7_ |                     | DFQD2BWP40   | 0.070 | 0.000 |   0.253 |    0.262 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.097 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.042 | 
     | sb_wide/out_3_1_id1_reg_7_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.901
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.120 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.057 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.040 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.042 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.239 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.239 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.331 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.332 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.383 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.383 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.594 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.597 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.738 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.740 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.848 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.848 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.286 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.286 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.503 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.503 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.562 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.562 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.774 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.815 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.815 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.892 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.893 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.936 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.936 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.981 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.981 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.021 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.088 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.350 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.350 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.529 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.674 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.674 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.736 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.736 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.836 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.836 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.887 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.887 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.927 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.927 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.967 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.967 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.004 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.004 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.046 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.046 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.084 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.084 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.157 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.157 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.195 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.196 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.234 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.234 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.272 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.272 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.317 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.317 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.394 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.394 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.479 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.479 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.600 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.601 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.601 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.651 | 
     | sb_1b/U54                                          |              | AOI22D1BWP40     | 0.046 | 0.002 |   3.644 |    3.653 | 
     | sb_1b/U54                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.049 | 0.037 |   3.681 |    3.690 | 
     | sb_1b/U58                                          |              | AOI21D1BWP40     | 0.049 | 0.000 |   3.681 |    3.690 | 
     | sb_1b/U58                                          | A1 v -> ZN ^ | AOI21D1BWP40     | 0.104 | 0.075 |   3.755 |    3.765 | 
     | sb_1b/U153                                         |              | ND2D1BWP40       | 0.104 | 0.000 |   3.755 |    3.765 | 
     | sb_1b/U153                                         | A1 ^ -> ZN v | ND2D1BWP40       | 0.061 | 0.061 |   3.817 |    3.826 | 
     | sb_1b/U154                                         |              | IOA21D4BWP40     | 0.061 | 0.000 |   3.817 |    3.826 | 
     | sb_1b/U154                                         | B v -> ZN ^  | IOA21D4BWP40     | 0.103 | 0.076 |   3.893 |    3.903 | 
     | sb_1b                                              | out_3_2[0] ^ | sb_unq2          |       |       |   3.901 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.104 | 0.007 |   3.901 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_15_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[15]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.232
- Arrival Time                  0.223
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T0[15] ^ |              | 0.074 |       |   0.046 |    0.055 | 
     | sb_wide                     | in_1_0[15] ^         | sb_unq1      |       |       |   0.053 |    0.063 | 
     | sb_wide/U194                |                      | AOI22D0BWP40 | 0.074 | 0.007 |   0.053 |    0.063 | 
     | sb_wide/U194                | A1 ^ -> ZN v         | AOI22D0BWP40 | 0.075 | 0.052 |   0.105 |    0.114 | 
     | sb_wide/U195                |                      | ND2D1BWP40   | 0.075 | 0.000 |   0.105 |    0.114 | 
     | sb_wide/U195                | A2 v -> ZN ^         | ND2D1BWP40   | 0.134 | 0.117 |   0.222 |    0.231 | 
     | sb_wide/out_0_0_id1_reg_15_ |                      | DFQD2BWP40   | 0.134 | 0.001 |   0.223 |    0.232 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.097 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.043 | 
     | sb_wide/out_0_0_id1_reg_15_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T1[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.239
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[10] v |              | 0.041 |       |   0.033 |    0.042 | 
     | sb_wide                     | in_1_1[10] v         | sb_unq1      |       |       |   0.042 |    0.051 | 
     | sb_wide/U994                |                      | AOI22D0BWP40 | 0.042 | 0.009 |   0.042 |    0.051 | 
     | sb_wide/U994                | A1 v -> ZN ^         | AOI22D0BWP40 | 0.125 | 0.111 |   0.153 |    0.162 | 
     | sb_wide/U995                |                      | ND2D1BWP40   | 0.125 | 0.000 |   0.153 |    0.162 | 
     | sb_wide/U995                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.074 | 0.086 |   0.239 |    0.249 | 
     | sb_wide/out_0_1_id1_reg_10_ |                      | DFQD0BWP40   | 0.074 | 0.000 |   0.239 |    0.249 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_10_            |             | DFQD0BWP40   | 0.052 | 0.000 |  -0.032 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_8_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[8]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.051
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.234
- Arrival Time                  0.224
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T2[8] ^ |              | 0.067 |       |   0.042 |    0.052 | 
     | sb_wide                    | in_0_2[8] ^         | sb_unq1      |       |       |   0.061 |    0.071 | 
     | sb_wide/U520               |                     | AOI22D0BWP40 | 0.067 | 0.019 |   0.061 |    0.071 | 
     | sb_wide/U520               | A2 ^ -> ZN v        | AOI22D0BWP40 | 0.092 | 0.050 |   0.111 |    0.121 | 
     | sb_wide/U521               |                     | ND2D1BWP40   | 0.092 | 0.000 |   0.111 |    0.121 | 
     | sb_wide/U521               | A2 v -> ZN ^        | ND2D1BWP40   | 0.137 | 0.112 |   0.223 |    0.233 | 
     | sb_wide/out_3_2_id1_reg_8_ |                     | DFQD2BWP40   | 0.137 | 0.001 |   0.224 |    0.234 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.106 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.094 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.040 | 
     | sb_wide/out_3_2_id1_reg_8_             |             | DFQD2BWP40   | 0.049 | 0.001 |  -0.030 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin sb_wide/out_0_3_id1_reg_5_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T3[5]            (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.232
- Arrival Time                  0.223
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.059
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T3[5] ^ |              | 0.102 |       |   0.059 |    0.069 | 
     | sb_wide                    | in_2_3[5] ^         | sb_unq1      |       |       |   0.087 |    0.097 | 
     | sb_wide/U418               |                     | AOI22D0BWP40 | 0.103 | 0.028 |   0.087 |    0.097 | 
     | sb_wide/U418               | B1 ^ -> ZN v        | AOI22D0BWP40 | 0.072 | 0.056 |   0.143 |    0.153 | 
     | sb_wide/U420               |                     | ND2D0BWP40   | 0.072 | 0.000 |   0.143 |    0.153 | 
     | sb_wide/U420               | A2 v -> ZN ^        | ND2D0BWP40   | 0.098 | 0.079 |   0.223 |    0.232 | 
     | sb_wide/out_0_3_id1_reg_5_ |                     | DFQD2BWP40   | 0.098 | 0.000 |   0.223 |    0.232 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.148 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.146 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.109 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.103 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.052 |  -0.041 |   -0.051 | 
     | sb_wide/out_0_3_id1_reg_5_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.041 |   -0.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.900
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.119 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.057 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.041 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.043 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.240 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.240 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.332 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.333 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.384 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.384 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.595 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.597 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.739 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.740 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.504 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.504 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.563 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.563 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.774 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.815 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.815 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.893 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.893 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.937 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.937 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.982 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.982 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.088 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.088 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.211 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.291 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.291 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.674 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.675 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.737 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.737 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.836 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.836 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.888 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.888 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.927 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.927 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.967 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.967 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.005 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.005 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.047 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.047 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.085 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.085 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.158 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.158 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.196 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.196 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.235 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.235 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.272 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.273 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.318 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.318 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.395 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.395 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.479 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.479 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.600 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.602 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.602 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.651 | 
     | sb_1b/U48                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.655 | 
     | sb_1b/U48                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.073 | 0.038 |   3.683 |    3.692 | 
     | sb_1b/U52                                          |              | AOI21D2BWP40     | 0.073 | 0.000 |   3.683 |    3.693 | 
     | sb_1b/U52                                          | A1 v -> ZN ^ | AOI21D2BWP40     | 0.100 | 0.078 |   3.761 |    3.771 | 
     | sb_1b/U150                                         |              | ND2D1BWP40       | 0.100 | 0.000 |   3.761 |    3.771 | 
     | sb_1b/U150                                         | A1 ^ -> ZN v | ND2D1BWP40       | 0.056 | 0.057 |   3.818 |    3.828 | 
     | sb_1b/U151                                         |              | IOA21D4BWP40     | 0.056 | 0.000 |   3.818 |    3.828 | 
     | sb_1b/U151                                         | B v -> ZN ^  | IOA21D4BWP40     | 0.100 | 0.076 |   3.894 |    3.904 | 
     | sb_1b                                              | out_3_0[0] ^ | sb_unq2          |       |       |   3.900 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.100 | 0.006 |   3.900 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.340
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.044 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.043 | 
     | sb_wide/out_2_4_id1_reg_2_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.044 | 
     | sb_wide/out_2_4_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40       | 0.020 | 0.158 |   0.192 |    0.202 | 
     | sb_wide/U1327                          |              | AO22D4BWP40      | 0.020 | 0.000 |   0.192 |    0.202 | 
     | sb_wide/U1327                          | A2 v -> Z v  | AO22D4BWP40      | 0.117 | 0.126 |   0.318 |    0.328 | 
     | sb_wide                                | out_2_4[2] v | sb_unq1          |       |       |   0.340 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.125 | 0.022 |   0.340 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 

