; ModuleID = '/llk/IR_all_yes/drivers/pci/controller/dwc/pcie-designware-ep.c_pt.bc'
source_filename = "../drivers/pci/controller/dwc/pcie-designware-ep.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_linkup\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_linkup\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_linkup\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_linkup:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_linkup\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_linkup:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_init_notify\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_init_notify\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_init_notify\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_init_notify:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_init_notify\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_init_notify:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_reset_bar\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_reset_bar\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_reset_bar\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_reset_bar:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_reset_bar\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_reset_bar:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_raise_legacy_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_raise_legacy_irq\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_raise_legacy_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_raise_legacy_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_raise_legacy_irq\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_raise_legacy_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_raise_msi_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_raise_msi_irq\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_raise_msi_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_raise_msi_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_raise_msi_irq\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_raise_msi_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_init_complete\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_init_complete\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_init_complete\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_init_complete:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_init_complete\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_init_complete:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_ep_init\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_ep_init\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_ep_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_ep_init:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_ep_init\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_ep_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.pci_epc_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.dw_pcie_ep = type { ptr, %struct.list_head, ptr, i32, i32, i32, [6 x i8], ptr, ptr, ptr, ptr, i32, [6 x ptr] }
%struct.list_head = type { ptr, ptr }
%struct.dw_pcie_ep_func = type { %struct.list_head, i8, i8, i8 }
%struct.dw_pcie = type { ptr, ptr, ptr, ptr, i32, i32, i32, %struct.pcie_port, %struct.dw_pcie_ep, ptr, i32, i32, i32, [2 x i8], i8 }
%struct.pcie_port = type { i8, i64, ptr, i32, i32, i32, i32, i32, ptr, i32, ptr, ptr, i16, i32, ptr, i32, [8 x i32], ptr, %struct.raw_spinlock, [8 x i32] }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.pci_epc = type { %struct.device, %struct.list_head, ptr, ptr, ptr, i32, i8, ptr, ptr, %struct.mutex, i32, %struct.atomic_notifier_head }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.atomic_notifier_head = type { %struct.spinlock, ptr }
%struct.dw_pcie_ep_ops = type { ptr, ptr, ptr, ptr }
%struct.pci_epc_mem_window = type { i32, i32, i32 }
%struct.pci_epf_bar = type { i32, ptr, i32, i32, i32 }
%struct.pci_epf_msix_tbl = type { i64, i32, i32 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.pci_epf_header = type { i16, i16, i8, i8, i8, i8, i8, i16, i16, i32 }
%struct.dw_pcie_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }

@__kstrtab_dw_pcie_ep_linkup = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_linkup = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_linkup = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_linkup to i32), ptr @__kstrtab_dw_pcie_ep_linkup, ptr @__kstrtabns_dw_pcie_ep_linkup }, section "___ksymtab_gpl+dw_pcie_ep_linkup", align 4
@__kstrtab_dw_pcie_ep_init_notify = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_init_notify = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_init_notify = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_init_notify to i32), ptr @__kstrtab_dw_pcie_ep_init_notify, ptr @__kstrtabns_dw_pcie_ep_init_notify }, section "___ksymtab_gpl+dw_pcie_ep_init_notify", align 4
@__kstrtab_dw_pcie_ep_reset_bar = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_reset_bar = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_reset_bar = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_reset_bar to i32), ptr @__kstrtab_dw_pcie_ep_reset_bar, ptr @__kstrtabns_dw_pcie_ep_reset_bar }, section "___ksymtab_gpl+dw_pcie_ep_reset_bar", align 4
@dw_pcie_ep_raise_legacy_irq._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 485, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"EP cannot trigger legacy IRQs\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"dw_pcie_ep_raise_legacy_irq\00", [36 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"drivers/pci/controller/dwc/pcie-designware-ep.c\00", [48 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@dw_pcie_ep_raise_legacy_irq._entry_ptr = internal global ptr @dw_pcie_ep_raise_legacy_irq._entry, section ".printk_index", align 4
@__kstrtab_dw_pcie_ep_raise_legacy_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_raise_legacy_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_raise_legacy_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_raise_legacy_irq to i32), ptr @__kstrtab_dw_pcie_ep_raise_legacy_irq, ptr @__kstrtabns_dw_pcie_ep_raise_legacy_irq }, section "___ksymtab_gpl+dw_pcie_ep_raise_legacy_irq", align 4
@__kstrtab_dw_pcie_ep_raise_msi_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_raise_msi_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_raise_msi_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_raise_msi_irq to i32), ptr @__kstrtab_dw_pcie_ep_raise_msi_irq, ptr @__kstrtabns_dw_pcie_ep_raise_msi_irq }, section "___ksymtab_gpl+dw_pcie_ep_raise_msi_irq", align 4
@dw_pcie_ep_raise_msix_irq.__UNIQUE_ID_ddebug236 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.6, ptr @.str.2, ptr @.str.7, i8 0, i8 -108, i8 -128, i8 64, { { { %struct.atomic_t, { ptr } } } } { { { %struct.atomic_t, { ptr } } } { { %struct.atomic_t, { ptr } } { %struct.atomic_t { i32 1 }, { ptr } { ptr inttoptr (i32 1 to ptr) } } } }, [4 x i8] undef }, section "__dyndbg", align 8
@.str.5 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"pcie_designware_ep\00", [45 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"dw_pcie_ep_raise_msix_irq\00", [38 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"MSI-X entry ctrl set\0A\00", [42 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init_complete._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.8, ptr @.str.9, ptr @.str.2, i32 653, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"PCIe controller is not set to EP mode (hdr_type:0x%x)!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"dw_pcie_ep_init_complete\00", [39 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init_complete._entry_ptr = internal global ptr @dw_pcie_ep_init_complete._entry, section ".printk_index", align 4
@__kstrtab_dw_pcie_ep_init_complete = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_init_complete = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_init_complete = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_init_complete to i32), ptr @__kstrtab_dw_pcie_ep_init_complete, ptr @__kstrtabns_dw_pcie_ep_init_complete }, section "___ksymtab_gpl+dw_pcie_ep_init_complete", align 4
@.str.10 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"dbi\00", [28 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"dbi2\00", [27 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"addr_space\00", [21 x i8] zeroinitializer }, align 32
@epc_ops = internal constant { %struct.pci_epc_ops, [36 x i8] } { %struct.pci_epc_ops { ptr @dw_pcie_ep_write_header, ptr @dw_pcie_ep_set_bar, ptr @dw_pcie_ep_clear_bar, ptr @dw_pcie_ep_map_addr, ptr @dw_pcie_ep_unmap_addr, ptr @dw_pcie_ep_set_msi, ptr @dw_pcie_ep_get_msi, ptr @dw_pcie_ep_set_msix, ptr @dw_pcie_ep_get_msix, ptr @dw_pcie_ep_raise_irq, ptr null, ptr @dw_pcie_ep_start, ptr @dw_pcie_ep_stop, ptr @dw_pcie_ep_get_features, ptr null }, [36 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.2, i32 745, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to create epc device\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"dw_pcie_ep_init\00", [16 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init._entry_ptr = internal global ptr @dw_pcie_ep_init._entry, section ".printk_index", align 4
@.str.15 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"max-functions\00", [18 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init._entry.16 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.14, ptr @.str.2, i32 776, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to initialize address space\0A\00", [60 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init._entry_ptr.18 = internal global ptr @dw_pcie_ep_init._entry.16, section ".printk_index", align 4
@dw_pcie_ep_init._entry.19 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.14, ptr @.str.2, i32 783, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Failed to reserve memory for MSI/MSI-X\0A\00", [56 x i8] zeroinitializer }, align 32
@dw_pcie_ep_init._entry_ptr.21 = internal global ptr @dw_pcie_ep_init._entry.19, section ".printk_index", align 4
@__kstrtab_dw_pcie_ep_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_ep_init = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_ep_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_ep_init to i32), ptr @__kstrtab_dw_pcie_ep_init, ptr @__kstrtabns_dw_pcie_ep_init }, section "___ksymtab_gpl+dw_pcie_ep_init", align 4
@dw_pcie_ep_map_addr._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.22, ptr @.str.23, ptr @.str.2, i32 305, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Failed to enable address\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"dw_pcie_ep_map_addr\00", [44 x i8] zeroinitializer }, align 32
@dw_pcie_ep_map_addr._entry_ptr = internal global ptr @dw_pcie_ep_map_addr._entry, section ".printk_index", align 4
@dw_pcie_ep_outbound_atu._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.24, ptr @.str.25, ptr @.str.2, i32 193, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"No free outbound window\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"dw_pcie_ep_outbound_atu\00", [40 x i8] zeroinitializer }, align 32
@dw_pcie_ep_outbound_atu._entry_ptr = internal global ptr @dw_pcie_ep_outbound_atu._entry, section ".printk_index", align 4
@dw_pcie_ep_inbound_atu._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.26, ptr @.str.27, ptr @.str.2, i32 167, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"No free inbound window\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"dw_pcie_ep_inbound_atu\00", [41 x i8] zeroinitializer }, align 32
@dw_pcie_ep_inbound_atu._entry_ptr = internal global ptr @dw_pcie_ep_inbound_atu._entry, section ".printk_index", align 4
@dw_pcie_ep_inbound_atu._entry.28 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.27, ptr @.str.2, i32 174, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to program IB window\0A\00", [35 x i8] zeroinitializer }, align 32
@dw_pcie_ep_inbound_atu._entry_ptr.30 = internal global ptr @dw_pcie_ep_inbound_atu._entry.28, section ".printk_index", align 4
@___asan_gen_.48 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 485, i32 2 }
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 594, i32 3 }
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 651, i32 3 }
@___asan_gen_.69 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 694, i32 60 }
@___asan_gen_.72 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 701, i32 60 }
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 713, i32 59 }
@___asan_gen_.76 = private unnamed_addr constant [8 x i8] c"epc_ops\00", align 1
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 464, i32 33 }
@___asan_gen_.87 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 745, i32 3 }
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 752, i32 32 }
@___asan_gen_.96 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 776, i32 3 }
@___asan_gen_.102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 783, i32 3 }
@___asan_gen_.111 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 305, i32 3 }
@___asan_gen_.120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 193, i32 3 }
@___asan_gen_.129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 167, i32 3 }
@___asan_gen_.130 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.133 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.134 = private constant [51 x i8] c"../drivers/pci/controller/dwc/pcie-designware-ep.c\00", align 1
@___asan_gen_.135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.134, i32 174, i32 3 }
@llvm.compiler.used = appending global [51 x ptr] [ptr @__ksymtab_dw_pcie_ep_init, ptr @__ksymtab_dw_pcie_ep_init_complete, ptr @__ksymtab_dw_pcie_ep_init_notify, ptr @__ksymtab_dw_pcie_ep_linkup, ptr @__ksymtab_dw_pcie_ep_raise_legacy_irq, ptr @__ksymtab_dw_pcie_ep_raise_msi_irq, ptr @__ksymtab_dw_pcie_ep_reset_bar, ptr @dw_pcie_ep_inbound_atu._entry, ptr @dw_pcie_ep_inbound_atu._entry.28, ptr @dw_pcie_ep_inbound_atu._entry_ptr, ptr @dw_pcie_ep_inbound_atu._entry_ptr.30, ptr @dw_pcie_ep_init._entry, ptr @dw_pcie_ep_init._entry.16, ptr @dw_pcie_ep_init._entry.19, ptr @dw_pcie_ep_init._entry_ptr, ptr @dw_pcie_ep_init._entry_ptr.18, ptr @dw_pcie_ep_init._entry_ptr.21, ptr @dw_pcie_ep_init_complete._entry, ptr @dw_pcie_ep_init_complete._entry_ptr, ptr @dw_pcie_ep_map_addr._entry, ptr @dw_pcie_ep_map_addr._entry_ptr, ptr @dw_pcie_ep_outbound_atu._entry, ptr @dw_pcie_ep_outbound_atu._entry_ptr, ptr @dw_pcie_ep_raise_legacy_irq._entry, ptr @dw_pcie_ep_raise_legacy_irq._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @epc_ops, ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.17, ptr @.str.20, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.29], section "llvm.metadata"
@0 = internal global [35 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_raise_legacy_irq._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_init_complete._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.69 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @epc_ops to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_init._entry.16 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_init._entry.19 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_map_addr._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.111 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_outbound_atu._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_inbound_atu._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_ep_inbound_atu._entry.28 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_ep_linkup(ptr nocapture noundef readonly %ep) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ep to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ep, align 4
  tail call void @pci_epc_linkup(ptr noundef %1) #5
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @pci_epc_linkup(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_ep_init_notify(ptr nocapture noundef readonly %ep) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ep to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ep, align 4
  tail call void @pci_epc_init_notify(ptr noundef %1) #5
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @pci_epc_init_notify(ptr noundef) local_unnamed_addr #1

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define dso_local ptr @dw_pcie_ep_get_func_from_ep(ptr noundef readonly %ep, i8 noundef zeroext %func_no) local_unnamed_addr #2 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %func_list = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 1
  br label %for.cond

for.cond:                                         ; preds = %for.body.for.cond_crit_edge, %entry
  %ep_func.0.in = phi ptr [ %func_list, %entry ], [ %ep_func.0, %for.body.for.cond_crit_edge ]
  %0 = ptrtoint ptr %ep_func.0.in to i32
  call void @__asan_load4_noabort(i32 %0)
  %ep_func.0 = load ptr, ptr %ep_func.0.in, align 4
  %cmp.not = icmp eq ptr %ep_func.0, %func_list
  br i1 %cmp.not, label %for.cond.cleanup_crit_edge, label %for.body

for.cond.cleanup_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body:                                         ; preds = %for.cond
  %func_no2 = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0, i32 0, i32 1
  %1 = ptrtoint ptr %func_no2 to i32
  call void @__asan_load1_noabort(i32 %1)
  %2 = load i8, ptr %func_no2, align 4
  %cmp4 = icmp eq i8 %2, %func_no
  br i1 %cmp4, label %for.body.cleanup_crit_edge, label %for.body.for.cond_crit_edge

for.body.for.cond_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %for.cond.cleanup_crit_edge
  %retval.0 = phi ptr [ %ep_func.0, %for.body.cleanup_crit_edge ], [ null, %for.cond.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_ep_reset_bar(ptr noundef %pci, i32 noundef %bar) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %ep = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 8
  %0 = ptrtoint ptr %ep to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ep, align 8
  %max_functions = getelementptr inbounds %struct.pci_epc, ptr %1, i32 0, i32 6
  %2 = ptrtoint ptr %max_functions to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %max_functions, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp6.not = icmp eq i8 %3, 0
  br i1 %cmp6.not, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry.for.body_crit_edge
  %func_no.07 = phi i8 [ %inc, %for.body.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  tail call fastcc void @__dw_pcie_ep_reset_bar(ptr noundef %pci, i8 noundef zeroext %func_no.07, i32 noundef %bar, i32 noundef 0)
  %inc = add nuw i8 %func_no.07, 1
  %cmp = icmp ult i8 %inc, %3
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @__dw_pcie_ep_reset_bar(ptr noundef %pci, i8 noundef zeroext %func_no, i32 noundef %bar, i32 noundef %flags) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %ops.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 8, i32 2
  %0 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %3, null
  br i1 %tobool.not.i, label %entry.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

entry.dw_pcie_ep_func_select.exit_crit_edge:      ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %ep1 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 8
  %call.i = tail call i32 %3(ptr noundef %ep1, i8 noundef zeroext %func_no) #5
  %phi.bo = add i32 %call.i, 16
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %entry.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %phi.bo, %if.then.i ], [ 16, %entry.dw_pcie_ep_func_select.exit_crit_edge ]
  %mul = shl i32 %bar, 2
  %add2 = add i32 %func_offset.0.i, %mul
  %call.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %pci, i32 noundef 2236, i32 noundef 4) #5
  %or.i = or i32 %call.i.i, 1
  tail call void @dw_pcie_write_dbi(ptr noundef %pci, i32 noundef 2236, i32 noundef 4, i32 noundef %or.i) #5
  tail call void @dw_pcie_write_dbi2(ptr noundef %pci, i32 noundef %add2, i32 noundef 4, i32 noundef 0) #5
  tail call void @dw_pcie_write_dbi(ptr noundef %pci, i32 noundef %add2, i32 noundef 4, i32 noundef 0) #5
  %and = and i32 %flags, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %dw_pcie_ep_func_select.exit.if.end_crit_edge, label %if.then

dw_pcie_ep_func_select.exit.if.end_crit_edge:     ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.then:                                          ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  %add3 = add i32 %add2, 4
  tail call void @dw_pcie_write_dbi2(ptr noundef %pci, i32 noundef %add3, i32 noundef 4, i32 noundef 0) #5
  tail call void @dw_pcie_write_dbi(ptr noundef %pci, i32 noundef %add3, i32 noundef 4, i32 noundef 0) #5
  br label %if.end

if.end:                                           ; preds = %if.then, %dw_pcie_ep_func_select.exit.if.end_crit_edge
  %call.i.i14 = tail call i32 @dw_pcie_read_dbi(ptr noundef %pci, i32 noundef 2236, i32 noundef 4) #5
  %and.i = and i32 %call.i.i14, -2
  tail call void @dw_pcie_write_dbi(ptr noundef %pci, i32 noundef 2236, i32 noundef 4, i32 noundef %and.i) #5
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_ep_raise_legacy_irq(ptr nocapture noundef readonly %ep, i8 zeroext %func_no) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %ep, i32 -216
  %0 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %add.ptr, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str) #8
  ret i32 -22
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_ep_raise_msi_irq(ptr noundef %ep, i8 noundef zeroext %func_no, i8 noundef zeroext %interrupt_num) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %ep, i32 -216
  %0 = ptrtoint ptr %ep to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ep, align 4
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %2 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %3 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %4, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msi_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 2
  %5 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %msi_cap, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2.not = icmp eq i8 %6, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 2
  %7 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.end.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

if.end.dw_pcie_ep_func_select.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %10(ptr noundef %ep, i8 noundef zeroext %func_no) #5
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %if.end.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %call.i, %if.then.i ], [ 0, %if.end.dw_pcie_ep_func_select.exit_crit_edge ]
  %11 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %msi_cap, align 1
  %conv = zext i8 %12 to i32
  %add = add i32 %func_offset.0.i, 2
  %add5 = add i32 %add, %conv
  %call.i95 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2) #5
  %13 = and i32 %call.i95, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %tobool8.not = icmp eq i32 %13, 0
  %14 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %msi_cap, align 1
  %conv11 = zext i8 %15 to i32
  %add12 = add i32 %func_offset.0.i, 4
  %add13 = add i32 %add12, %conv11
  %call.i96 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add13, i32 noundef 4) #5
  %16 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %msi_cap, align 1
  %conv28 = zext i8 %17 to i32
  %add29 = add i32 %func_offset.0.i, 8
  %add30 = add i32 %add29, %conv28
  br i1 %tobool8.not, label %dw_pcie_ep_func_select.exit.if.end32_crit_edge, label %if.then16

dw_pcie_ep_func_select.exit.if.end32_crit_edge:   ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end32

if.then16:                                        ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  %call.i97 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add30, i32 noundef 4) #5
  %18 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %msi_cap, align 1
  %conv23 = zext i8 %19 to i32
  %add24 = add i32 %func_offset.0.i, 12
  %add25 = add i32 %add24, %conv23
  br label %if.end32

if.end32:                                         ; preds = %if.then16, %dw_pcie_ep_func_select.exit.if.end32_crit_edge
  %add30.sink = phi i32 [ %add25, %if.then16 ], [ %add30, %dw_pcie_ep_func_select.exit.if.end32_crit_edge ]
  %msg_addr_upper.0 = phi i32 [ %call.i97, %if.then16 ], [ 0, %dw_pcie_ep_func_select.exit.if.end32_crit_edge ]
  %call.i100 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add30.sink, i32 noundef 2) #5
  %mem = getelementptr inbounds %struct.pci_epc, ptr %1, i32 0, i32 4
  %20 = ptrtoint ptr %mem to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %mem, align 8
  %page_size = getelementptr inbounds %struct.pci_epc_mem_window, ptr %21, i32 0, i32 2
  %22 = ptrtoint ptr %page_size to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %page_size, align 4
  %sub = add i32 %23, -1
  %and33 = and i32 %sub, %call.i96
  %conv34 = zext i32 %msg_addr_upper.0 to i64
  %shl = shl nuw i64 %conv34, 32
  %and35 = xor i32 %and33, %call.i96
  %conv36 = zext i32 %and35 to i64
  %or = or i64 %shl, %conv36
  %msi_mem_phys = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 11
  %24 = ptrtoint ptr %msi_mem_phys to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %msi_mem_phys, align 4
  %call40 = tail call i32 @dw_pcie_ep_map_addr(ptr noundef %1, i8 noundef zeroext %func_no, i8 noundef zeroext 0, i32 noundef %25, i64 noundef %or, i32 noundef %23)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call40)
  %tobool41.not = icmp eq i32 %call40, 0
  br i1 %tobool41.not, label %do.body, label %if.end32.cleanup_crit_edge

if.end32.cleanup_crit_edge:                       ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

do.body:                                          ; preds = %if.end32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !83
  tail call void @arm_heavy_mb() #5
  %conv44 = and i32 %call.i100, 65535
  %conv45 = zext i8 %interrupt_num to i32
  %sub46 = add nsw i32 %conv45, -1
  %or47 = or i32 %conv44, %sub46
  %26 = tail call i32 @llvm.bswap.i32(i32 %or47)
  %msi_mem = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 10
  %27 = ptrtoint ptr %msi_mem to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %msi_mem, align 4
  %add.ptr48 = getelementptr i8, ptr %28, i32 %and33
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr48, i32 %26) #5, !srcloc !84
  %29 = ptrtoint ptr %msi_mem_phys to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %msi_mem_phys, align 4
  %driver_data.i.i.i = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 8
  %31 = ptrtoint ptr %driver_data.i.i.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %driver_data.i.i.i, align 4
  %num_ob_windows.i.i = getelementptr i8, ptr %32, i32 -192
  %33 = ptrtoint ptr %num_ob_windows.i.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %num_ob_windows.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp8.not.i.i = icmp eq i32 %34, 0
  br i1 %cmp8.not.i.i, label %do.body.cleanup_crit_edge, label %for.body.lr.ph.i.i

do.body.cleanup_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.lr.ph.i.i:                               ; preds = %do.body
  %outbound_addr.i.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %32, i32 0, i32 7
  %35 = ptrtoint ptr %outbound_addr.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %outbound_addr.i.i, align 4
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.body.lr.ph.i.i
  %index.09.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %inc.i.i, %for.inc.i.i.for.body.i.i_crit_edge ]
  %arrayidx.i.i = getelementptr i32, ptr %36, i32 %index.09.i.i
  %37 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %38, i32 %30)
  %cmp1.not.i.i = icmp eq i32 %38, %30
  br i1 %cmp1.not.i.i, label %if.end.i, label %for.inc.i.i

for.inc.i.i:                                      ; preds = %for.body.i.i
  %inc.i.i = add nuw i32 %index.09.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %34
  br i1 %exitcond.not.i.i, label %for.inc.i.i.cleanup_crit_edge, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body.i.i

for.inc.i.i.cleanup_crit_edge:                    ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #7
  %add.ptr.i = getelementptr i8, ptr %32, i32 -216
  tail call void @dw_pcie_disable_atu(ptr noundef %add.ptr.i, i32 noundef %index.09.i.i, i32 noundef 2) #5
  %ob_window_map.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %32, i32 0, i32 9
  %39 = ptrtoint ptr %ob_window_map.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %ob_window_map.i, align 4
  tail call void @_clear_bit(i32 noundef %index.09.i.i, ptr noundef %40) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end.i, %for.inc.i.i.cleanup_crit_edge, %do.body.cleanup_crit_edge, %if.end32.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ %call40, %if.end32.cleanup_crit_edge ], [ 0, %do.body.cleanup_crit_edge ], [ 0, %if.end.i ], [ 0, %for.inc.i.i.cleanup_crit_edge ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_map_addr(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, i32 noundef %addr, i64 noundef %pci_addr, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 -216
  %ob_window_map.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 9
  %2 = ptrtoint ptr %ob_window_map.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ob_window_map.i, align 4
  %num_ob_windows.i = getelementptr i8, ptr %1, i32 -192
  %4 = ptrtoint ptr %num_ob_windows.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %num_ob_windows.i, align 8
  %call.i = tail call i32 @_find_first_zero_bit_be(ptr noundef %3, i32 noundef %5) #5
  %6 = ptrtoint ptr %num_ob_windows.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %num_ob_windows.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i, i32 %7)
  %cmp.not.i = icmp ult i32 %call.i, %7
  br i1 %cmp.not.i, label %dw_pcie_ep_outbound_atu.exit.thread, label %do.end

dw_pcie_ep_outbound_atu.exit.thread:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %conv.i = zext i32 %addr to i64
  %conv2.i = zext i32 %size to i64
  tail call void @dw_pcie_prog_ep_outbound_atu(ptr noundef %add.ptr.i, i8 noundef zeroext %func_no, i32 noundef %call.i, i32 noundef 0, i64 noundef %conv.i, i64 noundef %pci_addr, i64 noundef %conv2.i) #5
  %8 = ptrtoint ptr %ob_window_map.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ob_window_map.i, align 4
  tail call void @_set_bit(i32 noundef %call.i, ptr noundef %9) #5
  %outbound_addr.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 7
  %10 = ptrtoint ptr %outbound_addr.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %outbound_addr.i, align 4
  %arrayidx.i = getelementptr i32, ptr %11, i32 %call.i
  %12 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %addr, ptr %arrayidx.i, align 4
  br label %cleanup

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %13 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %add.ptr.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %14, ptr noundef nonnull @.str.24) #8
  %15 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %add.ptr.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %16, ptr noundef nonnull @.str.22) #8
  br label %cleanup

cleanup:                                          ; preds = %do.end, %dw_pcie_ep_outbound_atu.exit.thread
  %retval.0 = phi i32 [ -22, %do.end ], [ 0, %dw_pcie_ep_outbound_atu.exit.thread ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dw_pcie_ep_unmap_addr(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, i32 noundef %addr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %num_ob_windows.i = getelementptr i8, ptr %1, i32 -192
  %2 = ptrtoint ptr %num_ob_windows.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_ob_windows.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp8.not.i = icmp eq i32 %3, 0
  br i1 %cmp8.not.i, label %entry.cleanup_crit_edge, label %for.body.lr.ph.i

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.lr.ph.i:                                 ; preds = %entry
  %outbound_addr.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 7
  %4 = ptrtoint ptr %outbound_addr.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %outbound_addr.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %index.09.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr i32, ptr %5, i32 %index.09.i
  %6 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %addr)
  %cmp1.not.i = icmp eq i32 %7, %addr
  br i1 %cmp1.not.i, label %if.end, label %for.inc.i

for.inc.i:                                        ; preds = %for.body.i
  %inc.i = add nuw i32 %index.09.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %3
  br i1 %exitcond.not.i, label %for.inc.i.cleanup_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body.i

for.inc.i.cleanup_crit_edge:                      ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  tail call void @dw_pcie_disable_atu(ptr noundef %add.ptr, i32 noundef %index.09.i, i32 noundef 2) #5
  %ob_window_map = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 9
  %8 = ptrtoint ptr %ob_window_map to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ob_window_map, align 4
  tail call void @_clear_bit(i32 noundef %index.09.i, ptr noundef %9) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end, %for.inc.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_ep_raise_msix_irq_doorbell(ptr noundef %ep, i8 noundef zeroext %func_no, i16 noundef zeroext %interrupt_num) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %ep, i32 -216
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %0 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %1 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %1)
  %2 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %2, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msix_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 3
  %3 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %msix_cap, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool1.not = icmp eq i8 %4, 0
  br i1 %tobool1.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  %conv = zext i8 %func_no to i32
  %shl = shl nuw i32 %conv, 24
  %conv2 = zext i16 %interrupt_num to i32
  %sub = add nsw i32 %conv2, -1
  %or = or i32 %sub, %shl
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2376, i32 noundef 4, i32 noundef %or) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_ep_raise_msix_irq(ptr noundef %ep, i8 noundef zeroext %func_no, i16 noundef zeroext %interrupt_num) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %ep, i32 -216
  %0 = ptrtoint ptr %ep to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ep, align 4
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %2 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %3 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %4, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msix_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 3
  %5 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %msix_cap, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2.not = icmp eq i8 %6, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 2
  %7 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.end.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

if.end.dw_pcie_ep_func_select.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %10(ptr noundef %ep, i8 noundef zeroext %func_no) #5
  %phi.bo = add i32 %call.i, 4
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %if.end.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %phi.bo, %if.then.i ], [ 4, %if.end.dw_pcie_ep_func_select.exit_crit_edge ]
  %11 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %msix_cap, align 2
  %conv = zext i8 %12 to i32
  %add5 = add i32 %func_offset.0.i, %conv
  %call.i85 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 4) #5
  %conv7 = and i32 %call.i85, 7
  %and8 = and i32 %call.i85, -8
  %arrayidx = getelementptr %struct.dw_pcie_ep, ptr %ep, i32 0, i32 12, i32 %conv7
  %13 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %arrayidx, align 4
  %addr = getelementptr inbounds %struct.pci_epf_bar, ptr %14, i32 0, i32 1
  %15 = ptrtoint ptr %addr to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %addr, align 4
  %add.ptr9 = getelementptr i8, ptr %16, i32 %and8
  %conv10 = zext i16 %interrupt_num to i32
  %sub = add nsw i32 %conv10, -1
  %arrayidx11 = getelementptr %struct.pci_epf_msix_tbl, ptr %add.ptr9, i32 %sub
  %msg_data16 = getelementptr inbounds %struct.pci_epf_msix_tbl, ptr %arrayidx11, i32 0, i32 1
  %17 = ptrtoint ptr %msg_data16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %msg_data16, align 8
  %vector_ctrl = getelementptr inbounds %struct.pci_epf_msix_tbl, ptr %arrayidx11, i32 0, i32 2
  %19 = ptrtoint ptr %vector_ctrl to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %vector_ctrl, align 4
  %and20 = and i32 %20, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20)
  %tobool21.not = icmp eq i32 %and20, 0
  br i1 %tobool21.not, label %if.end31, label %do.body

do.body:                                          ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr (i8, ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dw_pcie_ep_raise_msix_irq.__UNIQUE_ID_ddebug236, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), i32 1), ptr blockaddress(@dw_pcie_ep_raise_msix_irq, %cleanup)) #5
          to label %if.then29 [label %cleanup], !srcloc !85

if.then29:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #7
  %21 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %add.ptr, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @dw_pcie_ep_raise_msix_irq.__UNIQUE_ID_ddebug236, ptr noundef %22, ptr noundef nonnull @.str.7) #5
  br label %cleanup

if.end31:                                         ; preds = %dw_pcie_ep_func_select.exit
  %23 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %arrayidx11, align 8
  %mem = getelementptr inbounds %struct.pci_epc, ptr %1, i32 0, i32 4
  %25 = ptrtoint ptr %mem to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %mem, align 8
  %page_size = getelementptr inbounds %struct.pci_epc_mem_window, ptr %26, i32 0, i32 2
  %27 = ptrtoint ptr %page_size to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %page_size, align 4
  %msi_mem_phys = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 11
  %29 = ptrtoint ptr %msi_mem_phys to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %msi_mem_phys, align 4
  %call39 = tail call i32 @dw_pcie_ep_map_addr(ptr noundef %1, i8 noundef zeroext %func_no, i8 noundef zeroext 0, i32 noundef %30, i64 noundef %24, i32 noundef %28)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call39)
  %tobool40.not = icmp eq i32 %call39, 0
  br i1 %tobool40.not, label %do.body43, label %if.end31.cleanup_crit_edge

if.end31.cleanup_crit_edge:                       ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

do.body43:                                        ; preds = %if.end31
  %sub32 = add i32 %28, -1
  %31 = trunc i64 %24 to i32
  %conv35 = and i32 %sub32, %31
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !86
  tail call void @arm_heavy_mb() #5
  %32 = tail call i32 @llvm.bswap.i32(i32 %18)
  %msi_mem = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 10
  %33 = ptrtoint ptr %msi_mem to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %msi_mem, align 4
  %add.ptr46 = getelementptr i8, ptr %34, i32 %conv35
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr46, i32 %32) #5, !srcloc !84
  %35 = ptrtoint ptr %msi_mem_phys to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %msi_mem_phys, align 4
  %driver_data.i.i.i = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 8
  %37 = ptrtoint ptr %driver_data.i.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %driver_data.i.i.i, align 4
  %num_ob_windows.i.i = getelementptr i8, ptr %38, i32 -192
  %39 = ptrtoint ptr %num_ob_windows.i.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %num_ob_windows.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %40)
  %cmp8.not.i.i = icmp eq i32 %40, 0
  br i1 %cmp8.not.i.i, label %do.body43.cleanup_crit_edge, label %for.body.lr.ph.i.i

do.body43.cleanup_crit_edge:                      ; preds = %do.body43
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.lr.ph.i.i:                               ; preds = %do.body43
  %outbound_addr.i.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %38, i32 0, i32 7
  %41 = ptrtoint ptr %outbound_addr.i.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %outbound_addr.i.i, align 4
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.body.lr.ph.i.i
  %index.09.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %inc.i.i, %for.inc.i.i.for.body.i.i_crit_edge ]
  %arrayidx.i.i = getelementptr i32, ptr %42, i32 %index.09.i.i
  %43 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %44, i32 %36)
  %cmp1.not.i.i = icmp eq i32 %44, %36
  br i1 %cmp1.not.i.i, label %if.end.i, label %for.inc.i.i

for.inc.i.i:                                      ; preds = %for.body.i.i
  %inc.i.i = add nuw i32 %index.09.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %40
  br i1 %exitcond.not.i.i, label %for.inc.i.i.cleanup_crit_edge, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body.i.i

for.inc.i.i.cleanup_crit_edge:                    ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #7
  %add.ptr.i = getelementptr i8, ptr %38, i32 -216
  tail call void @dw_pcie_disable_atu(ptr noundef %add.ptr.i, i32 noundef %index.09.i.i, i32 noundef 2) #5
  %ob_window_map.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %38, i32 0, i32 9
  %45 = ptrtoint ptr %ob_window_map.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %ob_window_map.i, align 4
  tail call void @_clear_bit(i32 noundef %index.09.i.i, ptr noundef %46) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end.i, %for.inc.i.i.cleanup_crit_edge, %do.body43.cleanup_crit_edge, %if.end31.cleanup_crit_edge, %if.then29, %do.body, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ -1, %if.then29 ], [ %call39, %if.end31.cleanup_crit_edge ], [ 0, %do.body43.cleanup_crit_edge ], [ 0, %if.end.i ], [ -1, %do.body ], [ 0, %for.inc.i.i.cleanup_crit_edge ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_dev_dbg(ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_ep_exit(ptr nocapture noundef readonly %ep) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ep to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ep, align 4
  %msi_mem_phys = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 11
  %2 = ptrtoint ptr %msi_mem_phys to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %msi_mem_phys, align 4
  %msi_mem = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 10
  %4 = ptrtoint ptr %msi_mem to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %msi_mem, align 4
  %mem = getelementptr inbounds %struct.pci_epc, ptr %1, i32 0, i32 4
  %6 = ptrtoint ptr %mem to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %mem, align 8
  %page_size = getelementptr inbounds %struct.pci_epc_mem_window, ptr %7, i32 0, i32 2
  %8 = ptrtoint ptr %page_size to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %page_size, align 4
  tail call void @pci_epc_mem_free_addr(ptr noundef %1, i32 noundef %3, ptr noundef %5, i32 noundef %9) #5
  tail call void @pci_epc_mem_exit(ptr noundef %1) #5
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @pci_epc_mem_free_addr(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @pci_epc_mem_exit(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_ep_init_complete(ptr noundef %ep) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %ep, i32 -216
  %call.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 14, i32 noundef 1) #5
  %conv.i = trunc i32 %call.i to i8
  %0 = and i8 %conv.i, 127
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %0)
  %cmp.not = icmp eq i8 %0, 0
  br i1 %cmp.not, label %entry.while.cond.i_crit_edge, label %do.end

entry.while.cond.i_crit_edge:                     ; preds = %entry
  br label %while.cond.i

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %conv2 = zext i8 %0 to i32
  %1 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %add.ptr, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %2, ptr noundef nonnull @.str.8, i32 noundef %conv2) #8
  br label %cleanup

while.cond.i:                                     ; preds = %if.end.i.while.cond.i_crit_edge, %entry.while.cond.i_crit_edge
  %pos.0.i = phi i32 [ %and1.i, %if.end.i.while.cond.i_crit_edge ], [ 256, %entry.while.cond.i_crit_edge ]
  %call.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %pos.0.i, i32 noundef 4) #5
  %and.i = and i32 %call.i.i, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 21, i32 %and.i)
  %cmp.i = icmp eq i32 %and.i, 21
  br i1 %cmp.i, label %while.cond.i.dw_pcie_ep_find_ext_capability.exit_crit_edge, label %if.end.i

while.cond.i.dw_pcie_ep_find_ext_capability.exit_crit_edge: ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_ext_capability.exit

if.end.i:                                         ; preds = %while.cond.i
  %shr.i = lshr i32 %call.i.i, 20
  %and1.i = and i32 %shr.i, 4092
  %tobool2.not.i = icmp eq i32 %and1.i, 0
  br i1 %tobool2.not.i, label %if.end.i.dw_pcie_ep_find_ext_capability.exit_crit_edge, label %if.end.i.while.cond.i_crit_edge

if.end.i.while.cond.i_crit_edge:                  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.cond.i

if.end.i.dw_pcie_ep_find_ext_capability.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_ext_capability.exit

dw_pcie_ep_find_ext_capability.exit:              ; preds = %if.end.i.dw_pcie_ep_find_ext_capability.exit_crit_edge, %while.cond.i.dw_pcie_ep_find_ext_capability.exit_crit_edge
  %retval.0.i = phi i32 [ %pos.0.i, %while.cond.i.dw_pcie_ep_find_ext_capability.exit_crit_edge ], [ 0, %if.end.i.dw_pcie_ep_find_ext_capability.exit_crit_edge ]
  %call.i.i31 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %or.i = or i32 %call.i.i31, 1
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %or.i) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %retval.0.i)
  %tobool.not = icmp eq i32 %retval.0.i, 0
  br i1 %tobool.not, label %dw_pcie_ep_find_ext_capability.exit.if.end13_crit_edge, label %if.then6

dw_pcie_ep_find_ext_capability.exit.if.end13_crit_edge: ; preds = %dw_pcie_ep_find_ext_capability.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

if.then6:                                         ; preds = %dw_pcie_ep_find_ext_capability.exit
  %add = add nuw nsw i32 %retval.0.i, 8
  %call.i32 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add, i32 noundef 4) #5
  %and8 = lshr i32 %call.i32, 5
  %shr = and i32 %and8, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %shr)
  %cmp935.not = icmp eq i32 %shr, 0
  br i1 %cmp935.not, label %if.then6.if.end13_crit_edge, label %for.body

if.then6.if.end13_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body:                                         ; preds = %if.then6
  %add11 = add nuw nsw i32 %retval.0.i, 4
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11, i32 noundef 4, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %shr)
  %exitcond.not = icmp eq i32 %shr, 1
  br i1 %exitcond.not, label %for.body.if.end13_crit_edge, label %for.body.1

for.body.if.end13_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body.1:                                       ; preds = %for.body
  %add11.1 = add nuw nsw i32 %retval.0.i, 12
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11.1, i32 noundef 4, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %shr)
  %exitcond.not.1 = icmp eq i32 %shr, 2
  br i1 %exitcond.not.1, label %for.body.1.if.end13_crit_edge, label %for.body.2

for.body.1.if.end13_crit_edge:                    ; preds = %for.body.1
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body.2:                                       ; preds = %for.body.1
  %add11.2 = add nuw nsw i32 %retval.0.i, 20
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11.2, i32 noundef 4, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %shr)
  %exitcond.not.2 = icmp eq i32 %shr, 3
  br i1 %exitcond.not.2, label %for.body.2.if.end13_crit_edge, label %for.body.3

for.body.2.if.end13_crit_edge:                    ; preds = %for.body.2
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body.3:                                       ; preds = %for.body.2
  %add11.3 = add nuw nsw i32 %retval.0.i, 28
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11.3, i32 noundef 4, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %shr)
  %exitcond.not.3 = icmp eq i32 %shr, 4
  br i1 %exitcond.not.3, label %for.body.3.if.end13_crit_edge, label %for.body.4

for.body.3.if.end13_crit_edge:                    ; preds = %for.body.3
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body.4:                                       ; preds = %for.body.3
  %add11.4 = add nuw nsw i32 %retval.0.i, 36
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11.4, i32 noundef 4, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %shr)
  %exitcond.not.4 = icmp eq i32 %shr, 5
  br i1 %exitcond.not.4, label %for.body.4.if.end13_crit_edge, label %for.body.5

for.body.4.if.end13_crit_edge:                    ; preds = %for.body.4
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body.5:                                       ; preds = %for.body.4
  %add11.5 = add nuw nsw i32 %retval.0.i, 44
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11.5, i32 noundef 4, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %shr)
  %exitcond.not.5 = icmp eq i32 %shr, 6
  br i1 %exitcond.not.5, label %for.body.5.if.end13_crit_edge, label %for.body.6

for.body.5.if.end13_crit_edge:                    ; preds = %for.body.5
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end13

for.body.6:                                       ; preds = %for.body.5
  call void @__sanitizer_cov_trace_pc() #7
  %add11.6 = add nuw nsw i32 %retval.0.i, 52
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11.6, i32 noundef 4, i32 noundef 0) #5
  br label %if.end13

if.end13:                                         ; preds = %for.body.6, %for.body.5.if.end13_crit_edge, %for.body.4.if.end13_crit_edge, %for.body.3.if.end13_crit_edge, %for.body.2.if.end13_crit_edge, %for.body.1.if.end13_crit_edge, %for.body.if.end13_crit_edge, %if.then6.if.end13_crit_edge, %dw_pcie_ep_find_ext_capability.exit.if.end13_crit_edge
  tail call void @dw_pcie_setup(ptr noundef %add.ptr) #5
  %call.i.i33 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %and.i34 = and i32 %call.i.i33, -2
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %and.i34) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end13, %do.end
  %retval.0 = phi i32 [ -5, %do.end ], [ 0, %if.end13 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dw_pcie_setup(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_ep_init(ptr noundef %ep) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %ep, i32 -216
  %0 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %add.ptr, align 8
  %add.ptr4 = getelementptr i8, ptr %1, i32 -16
  %of_node = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 27
  %2 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %of_node, align 8
  %func_list = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 1
  %4 = ptrtoint ptr %func_list to i32
  call void @__asan_store4_noabort(i32 %4)
  store volatile ptr %func_list, ptr %func_list, align 4
  %prev.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 1, i32 1
  %5 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %func_list, ptr %prev.i, align 4
  %dbi_base = getelementptr i8, ptr %ep, i32 -212
  %6 = ptrtoint ptr %dbi_base to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base, align 4
  %tobool.not = icmp eq ptr %7, null
  br i1 %tobool.not, label %if.then, label %entry.if.end12_crit_edge

entry.if.end12_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end12

if.then:                                          ; preds = %entry
  %call = tail call ptr @platform_get_resource_byname(ptr noundef %add.ptr4, i32 noundef 512, ptr noundef nonnull @.str.10) #5
  %call5 = tail call ptr @devm_pci_remap_cfg_resource(ptr noundef %1, ptr noundef %call) #5
  %8 = ptrtoint ptr %dbi_base to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %call5, ptr %dbi_base, align 4
  %cmp.i = icmp ugt ptr %call5, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then9, label %if.then.if.end12_crit_edge

if.then.if.end12_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end12

if.then9:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  %9 = ptrtoint ptr %call5 to i32
  br label %cleanup

if.end12:                                         ; preds = %if.then.if.end12_crit_edge, %entry.if.end12_crit_edge
  %dbi_base2 = getelementptr i8, ptr %ep, i32 -208
  %10 = ptrtoint ptr %dbi_base2 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dbi_base2, align 8
  %tobool13.not = icmp eq ptr %11, null
  br i1 %tobool13.not, label %if.then14, label %if.end12.if.end30_crit_edge

if.end12.if.end30_crit_edge:                      ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end30

if.then14:                                        ; preds = %if.end12
  %call15 = tail call ptr @platform_get_resource_byname(ptr noundef %add.ptr4, i32 noundef 512, ptr noundef nonnull @.str.11) #5
  %tobool16.not = icmp eq ptr %call15, null
  br i1 %tobool16.not, label %if.then17, label %if.else

if.then17:                                        ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #7
  %12 = ptrtoint ptr %dbi_base to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dbi_base, align 4
  %add.ptr19 = getelementptr i8, ptr %13, i32 4096
  %14 = ptrtoint ptr %dbi_base2 to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %add.ptr19, ptr %dbi_base2, align 8
  br label %if.end30

if.else:                                          ; preds = %if.then14
  %call21 = tail call ptr @devm_pci_remap_cfg_resource(ptr noundef %1, ptr noundef nonnull %call15) #5
  %15 = ptrtoint ptr %dbi_base2 to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr %call21, ptr %dbi_base2, align 8
  %cmp.i210 = icmp ugt ptr %call21, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i210, label %if.then25, label %if.else.if.end30_crit_edge

if.else.if.end30_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end30

if.then25:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #7
  %16 = ptrtoint ptr %call21 to i32
  br label %cleanup

if.end30:                                         ; preds = %if.else.if.end30_crit_edge, %if.then17, %if.end12.if.end30_crit_edge
  tail call void @dw_pcie_iatu_detect(ptr noundef %add.ptr) #5
  %call31 = tail call ptr @platform_get_resource_byname(ptr noundef %add.ptr4, i32 noundef 512, ptr noundef nonnull @.str.12) #5
  %tobool32.not = icmp eq ptr %call31, null
  br i1 %tobool32.not, label %if.end30.cleanup_crit_edge, label %if.end34

if.end30.cleanup_crit_edge:                       ; preds = %if.end30
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end34:                                         ; preds = %if.end30
  %17 = ptrtoint ptr %call31 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %call31, align 4
  %phys_base = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 3
  %19 = ptrtoint ptr %phys_base to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %18, ptr %phys_base, align 4
  %end.i = getelementptr inbounds %struct.resource, ptr %call31, i32 0, i32 1
  %20 = ptrtoint ptr %end.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %end.i, align 4
  %22 = load i32, ptr %call31, align 4
  %sub.i = add i32 %21, 1
  %add.i = sub i32 %sub.i, %22
  %addr_size = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 4
  %23 = ptrtoint ptr %addr_size to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %add.i, ptr %addr_size, align 4
  %num_ib_windows = getelementptr i8, ptr %ep, i32 -196
  %24 = ptrtoint ptr %num_ib_windows to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %num_ib_windows, align 4
  %sub = add i32 %25, 31
  %26 = lshr i32 %sub, 3
  %27 = and i32 %26, 536870908
  %call5.i.i = tail call noalias ptr @devm_kmalloc(ptr noundef %1, i32 noundef %27, i32 noundef 3520) #5
  %ib_window_map = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 8
  %28 = ptrtoint ptr %ib_window_map to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %call5.i.i, ptr %ib_window_map, align 4
  %tobool38.not = icmp eq ptr %call5.i.i, null
  br i1 %tobool38.not, label %if.end34.cleanup_crit_edge, label %if.end40

if.end34.cleanup_crit_edge:                       ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end40:                                         ; preds = %if.end34
  %num_ob_windows = getelementptr i8, ptr %ep, i32 -192
  %29 = ptrtoint ptr %num_ob_windows to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %num_ob_windows, align 8
  %sub42 = add i32 %30, 31
  %31 = lshr i32 %sub42, 3
  %32 = and i32 %31, 536870908
  %call5.i.i211 = tail call noalias ptr @devm_kmalloc(ptr noundef %1, i32 noundef %32, i32 noundef 3520) #5
  %ob_window_map = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 9
  %33 = ptrtoint ptr %ob_window_map to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr %call5.i.i211, ptr %ob_window_map, align 4
  %tobool46.not = icmp eq ptr %call5.i.i211, null
  br i1 %tobool46.not, label %if.end40.cleanup_crit_edge, label %if.end48

if.end40.cleanup_crit_edge:                       ; preds = %if.end40
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end48:                                         ; preds = %if.end40
  %34 = ptrtoint ptr %num_ob_windows to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %num_ob_windows, align 8
  %36 = tail call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %35, i32 4) #5
  %37 = extractvalue { i32, i1 } %36, 1
  br i1 %37, label %if.end48.cleanup_crit_edge, label %devm_kcalloc.exit218, !prof !87

if.end48.cleanup_crit_edge:                       ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

devm_kcalloc.exit218:                             ; preds = %if.end48
  %38 = extractvalue { i32, i1 } %36, 0
  %call5.i.i215 = tail call noalias ptr @devm_kmalloc(ptr noundef %1, i32 noundef %38, i32 noundef 3520) #5
  %tobool51.not = icmp eq ptr %call5.i.i215, null
  br i1 %tobool51.not, label %devm_kcalloc.exit218.cleanup_crit_edge, label %if.end53

devm_kcalloc.exit218.cleanup_crit_edge:           ; preds = %devm_kcalloc.exit218
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end53:                                         ; preds = %devm_kcalloc.exit218
  %outbound_addr = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 7
  %39 = ptrtoint ptr %outbound_addr to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr %call5.i.i215, ptr %outbound_addr, align 4
  %link_gen = getelementptr i8, ptr %ep, i32 92
  %40 = ptrtoint ptr %link_gen to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %link_gen, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %41)
  %cmp = icmp slt i32 %41, 1
  br i1 %cmp, label %if.then54, label %if.end53.if.end57_crit_edge

if.end53.if.end57_crit_edge:                      ; preds = %if.end53
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end57

if.then54:                                        ; preds = %if.end53
  call void @__sanitizer_cov_trace_pc() #7
  %call55 = tail call i32 @of_pci_get_max_link_speed(ptr noundef %3) #5
  %42 = ptrtoint ptr %link_gen to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %call55, ptr %link_gen, align 4
  br label %if.end57

if.end57:                                         ; preds = %if.then54, %if.end53.if.end57_crit_edge
  %call58 = tail call ptr @__devm_pci_epc_create(ptr noundef %1, ptr noundef nonnull @epc_ops, ptr noundef null) #5
  %cmp.i219 = icmp ugt ptr %call58, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i219, label %do.end, label %if.end62

do.end:                                           ; preds = %if.end57
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.13) #8
  %43 = ptrtoint ptr %call58 to i32
  br label %cleanup

if.end62:                                         ; preds = %if.end57
  %44 = ptrtoint ptr %ep to i32
  call void @__asan_store4_noabort(i32 %44)
  store ptr %call58, ptr %ep, align 4
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %call58, i32 0, i32 8
  %45 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store ptr %ep, ptr %driver_data.i.i, align 4
  %max_functions = getelementptr inbounds %struct.pci_epc, ptr %call58, i32 0, i32 6
  %call.i.i = tail call i32 @of_property_read_variable_u8_array(ptr noundef %3, ptr noundef nonnull @.str.15, ptr noundef %max_functions, i32 noundef 1, i32 noundef 0) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %cmp65 = icmp slt i32 %call.i.i, 0
  br i1 %cmp65, label %if.end68.thread, label %if.end68

if.end68.thread:                                  ; preds = %if.end62
  call void @__sanitizer_cov_trace_pc() #7
  %46 = ptrtoint ptr %max_functions to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 1, ptr %max_functions, align 8
  br label %for.body.lr.ph

if.end68:                                         ; preds = %if.end62
  %47 = ptrtoint ptr %max_functions to i32
  call void @__asan_load1_noabort(i32 %47)
  %.pr = load i8, ptr %max_functions, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %.pr)
  %cmp71265.not = icmp eq i8 %.pr, 0
  br i1 %cmp71265.not, label %if.end68.for.end_crit_edge, label %if.end68.for.body.lr.ph_crit_edge

if.end68.for.body.lr.ph_crit_edge:                ; preds = %if.end68
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body.lr.ph

if.end68.for.end_crit_edge:                       ; preds = %if.end68
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end68.for.body.lr.ph_crit_edge, %if.end68.thread
  %ops.i.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 2
  br label %for.body

for.body:                                         ; preds = %list_add_tail.exit.for.body_crit_edge, %for.body.lr.ph
  %func_no.0266 = phi i8 [ 0, %for.body.lr.ph ], [ %inc, %list_add_tail.exit.for.body_crit_edge ]
  %call.i = tail call noalias ptr @devm_kmalloc(ptr noundef %1, i32 noundef 12, i32 noundef 3520) #5
  %tobool74.not = icmp eq ptr %call.i, null
  br i1 %tobool74.not, label %for.body.cleanup_crit_edge, label %if.end76

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end76:                                         ; preds = %for.body
  %func_no77 = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %call.i, i32 0, i32 1
  %48 = ptrtoint ptr %func_no77 to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 %func_no.0266, ptr %func_no77, align 4
  %49 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %ops.i.i, align 4
  %func_conf_select.i.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %50, i32 0, i32 3
  %51 = ptrtoint ptr %func_conf_select.i.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %func_conf_select.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %52, null
  br i1 %tobool.not.i.i, label %if.end76.dw_pcie_ep_func_select.exit.i_crit_edge, label %if.then.i.i

if.end76.dw_pcie_ep_func_select.exit.i_crit_edge: ; preds = %if.end76
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit.i

if.then.i.i:                                      ; preds = %if.end76
  call void @__sanitizer_cov_trace_pc() #7
  %call.i.i220 = tail call i32 %52(ptr noundef %ep, i8 noundef zeroext %func_no.0266) #5
  %phi.bo.i = add i32 %call.i.i220, 52
  br label %dw_pcie_ep_func_select.exit.i

dw_pcie_ep_func_select.exit.i:                    ; preds = %if.then.i.i, %if.end76.dw_pcie_ep_func_select.exit.i_crit_edge
  %func_offset.0.i.i = phi i32 [ %phi.bo.i, %if.then.i.i ], [ 52, %if.end76.dw_pcie_ep_func_select.exit.i_crit_edge ]
  %call.i7.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %func_offset.0.i.i, i32 noundef 2) #5
  %conv2.i = trunc i32 %call.i7.i to i8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %conv2.i)
  %tobool.not31.i.i = icmp eq i8 %conv2.i, 0
  br i1 %tobool.not31.i.i, label %dw_pcie_ep_func_select.exit.i.dw_pcie_ep_find_capability.exit_crit_edge, label %dw_pcie_ep_func_select.exit.i.if.end.i.i221_crit_edge

dw_pcie_ep_func_select.exit.i.if.end.i.i221_crit_edge: ; preds = %dw_pcie_ep_func_select.exit.i
  br label %if.end.i.i221

dw_pcie_ep_func_select.exit.i.dw_pcie_ep_find_capability.exit_crit_edge: ; preds = %dw_pcie_ep_func_select.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit

tailrecurse.i.i:                                  ; preds = %if.end7.i.i
  %53 = lshr i32 %call.i30.i.i, 8
  %conv16.i.i = trunc i32 %53 to i8
  %tobool.not.i8.i = icmp eq i8 %conv16.i.i, 0
  br i1 %tobool.not.i8.i, label %tailrecurse.i.i.dw_pcie_ep_find_capability.exit_crit_edge, label %tailrecurse.i.i.if.end.i.i221_crit_edge

tailrecurse.i.i.if.end.i.i221_crit_edge:          ; preds = %tailrecurse.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end.i.i221

tailrecurse.i.i.dw_pcie_ep_find_capability.exit_crit_edge: ; preds = %tailrecurse.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit

if.end.i.i221:                                    ; preds = %tailrecurse.i.i.if.end.i.i221_crit_edge, %dw_pcie_ep_func_select.exit.i.if.end.i.i221_crit_edge
  %cap_ptr.tr32.i.i = phi i8 [ %conv16.i.i, %tailrecurse.i.i.if.end.i.i221_crit_edge ], [ %conv2.i, %dw_pcie_ep_func_select.exit.i.if.end.i.i221_crit_edge ]
  %54 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %ops.i.i, align 4
  %func_conf_select.i.i.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %55, i32 0, i32 3
  %56 = ptrtoint ptr %func_conf_select.i.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %func_conf_select.i.i.i, align 4
  %tobool.not.i.i.i = icmp eq ptr %57, null
  br i1 %tobool.not.i.i.i, label %if.end.i.i221.dw_pcie_ep_func_select.exit.i.i_crit_edge, label %if.then.i.i.i

if.end.i.i221.dw_pcie_ep_func_select.exit.i.i_crit_edge: ; preds = %if.end.i.i221
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit.i.i

if.then.i.i.i:                                    ; preds = %if.end.i.i221
  call void @__sanitizer_cov_trace_pc() #7
  %call.i.i.i = tail call i32 %57(ptr noundef %ep, i8 noundef zeroext %func_no.0266) #5
  br label %dw_pcie_ep_func_select.exit.i.i

dw_pcie_ep_func_select.exit.i.i:                  ; preds = %if.then.i.i.i, %if.end.i.i221.dw_pcie_ep_func_select.exit.i.i_crit_edge
  %func_offset.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i.i ], [ 0, %if.end.i.i221.dw_pcie_ep_func_select.exit.i.i_crit_edge ]
  %conv.i9.i = zext i8 %cap_ptr.tr32.i.i to i32
  %add.i.i = add i32 %func_offset.0.i.i.i, %conv.i9.i
  %call.i30.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add.i.i, i32 noundef 2) #5
  %58 = and i32 %call.i30.i.i, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 20, i32 %58)
  %cmp.i.i = icmp ugt i32 %58, 20
  br i1 %cmp.i.i, label %dw_pcie_ep_func_select.exit.i.i.dw_pcie_ep_find_capability.exit_crit_edge, label %if.end7.i.i

dw_pcie_ep_func_select.exit.i.i.dw_pcie_ep_find_capability.exit_crit_edge: ; preds = %dw_pcie_ep_func_select.exit.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit

if.end7.i.i:                                      ; preds = %dw_pcie_ep_func_select.exit.i.i
  %59 = trunc i32 %call.i30.i.i to i8
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %59)
  %cmp10.i.i = icmp eq i8 %59, 5
  br i1 %cmp10.i.i, label %if.end7.i.i.dw_pcie_ep_find_capability.exit_crit_edge, label %tailrecurse.i.i

if.end7.i.i.dw_pcie_ep_find_capability.exit_crit_edge: ; preds = %if.end7.i.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit

dw_pcie_ep_find_capability.exit:                  ; preds = %if.end7.i.i.dw_pcie_ep_find_capability.exit_crit_edge, %dw_pcie_ep_func_select.exit.i.i.dw_pcie_ep_find_capability.exit_crit_edge, %tailrecurse.i.i.dw_pcie_ep_find_capability.exit_crit_edge, %dw_pcie_ep_func_select.exit.i.dw_pcie_ep_find_capability.exit_crit_edge
  %retval.0.i.i222 = phi i8 [ 0, %dw_pcie_ep_func_select.exit.i.dw_pcie_ep_find_capability.exit_crit_edge ], [ %cap_ptr.tr32.i.i, %if.end7.i.i.dw_pcie_ep_find_capability.exit_crit_edge ], [ 0, %dw_pcie_ep_func_select.exit.i.i.dw_pcie_ep_find_capability.exit_crit_edge ], [ 0, %tailrecurse.i.i.dw_pcie_ep_find_capability.exit_crit_edge ]
  %msi_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %call.i, i32 0, i32 2
  %60 = ptrtoint ptr %msi_cap to i32
  call void @__asan_store1_noabort(i32 %60)
  store i8 %retval.0.i.i222, ptr %msi_cap, align 1
  %61 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %ops.i.i, align 4
  %func_conf_select.i.i225 = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %62, i32 0, i32 3
  %63 = ptrtoint ptr %func_conf_select.i.i225 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %func_conf_select.i.i225, align 4
  %tobool.not.i.i226 = icmp eq ptr %64, null
  br i1 %tobool.not.i.i226, label %dw_pcie_ep_find_capability.exit.dw_pcie_ep_func_select.exit.i234_crit_edge, label %if.then.i.i229

dw_pcie_ep_find_capability.exit.dw_pcie_ep_func_select.exit.i234_crit_edge: ; preds = %dw_pcie_ep_find_capability.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit.i234

if.then.i.i229:                                   ; preds = %dw_pcie_ep_find_capability.exit
  call void @__sanitizer_cov_trace_pc() #7
  %call.i.i227 = tail call i32 %64(ptr noundef %ep, i8 noundef zeroext %func_no.0266) #5
  %phi.bo.i228 = add i32 %call.i.i227, 52
  br label %dw_pcie_ep_func_select.exit.i234

dw_pcie_ep_func_select.exit.i234:                 ; preds = %if.then.i.i229, %dw_pcie_ep_find_capability.exit.dw_pcie_ep_func_select.exit.i234_crit_edge
  %func_offset.0.i.i230 = phi i32 [ %phi.bo.i228, %if.then.i.i229 ], [ 52, %dw_pcie_ep_find_capability.exit.dw_pcie_ep_func_select.exit.i234_crit_edge ]
  %call.i7.i231 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %func_offset.0.i.i230, i32 noundef 2) #5
  %conv2.i232 = trunc i32 %call.i7.i231 to i8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %conv2.i232)
  %tobool.not31.i.i233 = icmp eq i8 %conv2.i232, 0
  br i1 %tobool.not31.i.i233, label %dw_pcie_ep_func_select.exit.i234.dw_pcie_ep_find_capability.exit253_crit_edge, label %dw_pcie_ep_func_select.exit.i234.if.end.i.i241_crit_edge

dw_pcie_ep_func_select.exit.i234.if.end.i.i241_crit_edge: ; preds = %dw_pcie_ep_func_select.exit.i234
  br label %if.end.i.i241

dw_pcie_ep_func_select.exit.i234.dw_pcie_ep_find_capability.exit253_crit_edge: ; preds = %dw_pcie_ep_func_select.exit.i234
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit253

tailrecurse.i.i237:                               ; preds = %if.end7.i.i251
  %65 = lshr i32 %call.i30.i.i247, 8
  %conv16.i.i235 = trunc i32 %65 to i8
  %tobool.not.i8.i236 = icmp eq i8 %conv16.i.i235, 0
  br i1 %tobool.not.i8.i236, label %tailrecurse.i.i237.dw_pcie_ep_find_capability.exit253_crit_edge, label %tailrecurse.i.i237.if.end.i.i241_crit_edge

tailrecurse.i.i237.if.end.i.i241_crit_edge:       ; preds = %tailrecurse.i.i237
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end.i.i241

tailrecurse.i.i237.dw_pcie_ep_find_capability.exit253_crit_edge: ; preds = %tailrecurse.i.i237
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit253

if.end.i.i241:                                    ; preds = %tailrecurse.i.i237.if.end.i.i241_crit_edge, %dw_pcie_ep_func_select.exit.i234.if.end.i.i241_crit_edge
  %cap_ptr.tr32.i.i238 = phi i8 [ %conv16.i.i235, %tailrecurse.i.i237.if.end.i.i241_crit_edge ], [ %conv2.i232, %dw_pcie_ep_func_select.exit.i234.if.end.i.i241_crit_edge ]
  %66 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %ops.i.i, align 4
  %func_conf_select.i.i.i239 = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %67, i32 0, i32 3
  %68 = ptrtoint ptr %func_conf_select.i.i.i239 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %func_conf_select.i.i.i239, align 4
  %tobool.not.i.i.i240 = icmp eq ptr %69, null
  br i1 %tobool.not.i.i.i240, label %if.end.i.i241.dw_pcie_ep_func_select.exit.i.i249_crit_edge, label %if.then.i.i.i243

if.end.i.i241.dw_pcie_ep_func_select.exit.i.i249_crit_edge: ; preds = %if.end.i.i241
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit.i.i249

if.then.i.i.i243:                                 ; preds = %if.end.i.i241
  call void @__sanitizer_cov_trace_pc() #7
  %call.i.i.i242 = tail call i32 %69(ptr noundef %ep, i8 noundef zeroext %func_no.0266) #5
  br label %dw_pcie_ep_func_select.exit.i.i249

dw_pcie_ep_func_select.exit.i.i249:               ; preds = %if.then.i.i.i243, %if.end.i.i241.dw_pcie_ep_func_select.exit.i.i249_crit_edge
  %func_offset.0.i.i.i244 = phi i32 [ %call.i.i.i242, %if.then.i.i.i243 ], [ 0, %if.end.i.i241.dw_pcie_ep_func_select.exit.i.i249_crit_edge ]
  %conv.i9.i245 = zext i8 %cap_ptr.tr32.i.i238 to i32
  %add.i.i246 = add i32 %func_offset.0.i.i.i244, %conv.i9.i245
  %call.i30.i.i247 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add.i.i246, i32 noundef 2) #5
  %70 = and i32 %call.i30.i.i247, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 20, i32 %70)
  %cmp.i.i248 = icmp ugt i32 %70, 20
  br i1 %cmp.i.i248, label %dw_pcie_ep_func_select.exit.i.i249.dw_pcie_ep_find_capability.exit253_crit_edge, label %if.end7.i.i251

dw_pcie_ep_func_select.exit.i.i249.dw_pcie_ep_find_capability.exit253_crit_edge: ; preds = %dw_pcie_ep_func_select.exit.i.i249
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit253

if.end7.i.i251:                                   ; preds = %dw_pcie_ep_func_select.exit.i.i249
  %71 = trunc i32 %call.i30.i.i247 to i8
  call void @__sanitizer_cov_trace_const_cmp1(i8 17, i8 %71)
  %cmp10.i.i250 = icmp eq i8 %71, 17
  br i1 %cmp10.i.i250, label %if.end7.i.i251.dw_pcie_ep_find_capability.exit253_crit_edge, label %tailrecurse.i.i237

if.end7.i.i251.dw_pcie_ep_find_capability.exit253_crit_edge: ; preds = %if.end7.i.i251
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_find_capability.exit253

dw_pcie_ep_find_capability.exit253:               ; preds = %if.end7.i.i251.dw_pcie_ep_find_capability.exit253_crit_edge, %dw_pcie_ep_func_select.exit.i.i249.dw_pcie_ep_find_capability.exit253_crit_edge, %tailrecurse.i.i237.dw_pcie_ep_find_capability.exit253_crit_edge, %dw_pcie_ep_func_select.exit.i234.dw_pcie_ep_find_capability.exit253_crit_edge
  %retval.0.i.i252 = phi i8 [ 0, %dw_pcie_ep_func_select.exit.i234.dw_pcie_ep_find_capability.exit253_crit_edge ], [ %cap_ptr.tr32.i.i238, %if.end7.i.i251.dw_pcie_ep_find_capability.exit253_crit_edge ], [ 0, %dw_pcie_ep_func_select.exit.i.i249.dw_pcie_ep_find_capability.exit253_crit_edge ], [ 0, %tailrecurse.i.i237.dw_pcie_ep_find_capability.exit253_crit_edge ]
  %msix_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %call.i, i32 0, i32 3
  %72 = ptrtoint ptr %msix_cap to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 %retval.0.i.i252, ptr %msix_cap, align 2
  %73 = ptrtoint ptr %prev.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %prev.i, align 4
  %call.i.i255 = tail call zeroext i1 @__list_add_valid(ptr noundef nonnull %call.i, ptr noundef %74, ptr noundef %func_list) #5
  br i1 %call.i.i255, label %if.end.i.i256, label %dw_pcie_ep_find_capability.exit253.list_add_tail.exit_crit_edge

dw_pcie_ep_find_capability.exit253.list_add_tail.exit_crit_edge: ; preds = %dw_pcie_ep_find_capability.exit253
  call void @__sanitizer_cov_trace_pc() #7
  br label %list_add_tail.exit

if.end.i.i256:                                    ; preds = %dw_pcie_ep_find_capability.exit253
  call void @__sanitizer_cov_trace_pc() #7
  %75 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %75)
  store ptr %call.i, ptr %prev.i, align 4
  %76 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %76)
  store ptr %func_list, ptr %call.i, align 4
  %prev3.i.i = getelementptr inbounds %struct.list_head, ptr %call.i, i32 0, i32 1
  %77 = ptrtoint ptr %prev3.i.i to i32
  call void @__asan_store4_noabort(i32 %77)
  store ptr %74, ptr %prev3.i.i, align 4
  %78 = ptrtoint ptr %74 to i32
  call void @__asan_store4_noabort(i32 %78)
  store volatile ptr %call.i, ptr %74, align 4
  br label %list_add_tail.exit

list_add_tail.exit:                               ; preds = %if.end.i.i256, %dw_pcie_ep_find_capability.exit253.list_add_tail.exit_crit_edge
  %inc = add nuw i8 %func_no.0266, 1
  %79 = ptrtoint ptr %max_functions to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %max_functions, align 8
  %cmp71 = icmp ult i8 %inc, %80
  br i1 %cmp71, label %list_add_tail.exit.for.body_crit_edge, label %list_add_tail.exit.for.end_crit_edge

list_add_tail.exit.for.end_crit_edge:             ; preds = %list_add_tail.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.end

list_add_tail.exit.for.body_crit_edge:            ; preds = %list_add_tail.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body

for.end:                                          ; preds = %list_add_tail.exit.for.end_crit_edge, %if.end68.for.end_crit_edge
  %ops = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 2
  %81 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ops, align 4
  %83 = ptrtoint ptr %82 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %82, align 4
  %tobool81.not = icmp eq ptr %84, null
  br i1 %tobool81.not, label %for.end.if.end85_crit_edge, label %if.then82

for.end.if.end85_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end85

if.then82:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #7
  tail call void %84(ptr noundef %ep) #5
  br label %if.end85

if.end85:                                         ; preds = %if.then82, %for.end.if.end85_crit_edge
  %85 = ptrtoint ptr %phys_base to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %phys_base, align 4
  %87 = ptrtoint ptr %addr_size to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %addr_size, align 4
  %page_size = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 5
  %89 = ptrtoint ptr %page_size to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %page_size, align 4
  %call88 = tail call i32 @pci_epc_mem_init(ptr noundef %call58, i32 noundef %86, i32 noundef %88, i32 noundef %90) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call88)
  %cmp89 = icmp slt i32 %call88, 0
  br i1 %cmp89, label %do.end94, label %if.end95

do.end94:                                         ; preds = %if.end85
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.17) #8
  br label %cleanup

if.end95:                                         ; preds = %if.end85
  %msi_mem_phys = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 11
  %mem = getelementptr inbounds %struct.pci_epc, ptr %call58, i32 0, i32 4
  %91 = ptrtoint ptr %mem to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %mem, align 8
  %page_size96 = getelementptr inbounds %struct.pci_epc_mem_window, ptr %92, i32 0, i32 2
  %93 = ptrtoint ptr %page_size96 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %page_size96, align 4
  %call97 = tail call ptr @pci_epc_mem_alloc_addr(ptr noundef %call58, ptr noundef %msi_mem_phys, i32 noundef %94) #5
  %msi_mem = getelementptr inbounds %struct.dw_pcie_ep, ptr %ep, i32 0, i32 10
  %95 = ptrtoint ptr %msi_mem to i32
  call void @__asan_store4_noabort(i32 %95)
  store ptr %call97, ptr %msi_mem, align 4
  %tobool99.not = icmp eq ptr %call97, null
  br i1 %tobool99.not, label %do.end103, label %if.end104

do.end103:                                        ; preds = %if.end95
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.20) #8
  br label %cleanup

if.end104:                                        ; preds = %if.end95
  %96 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %ops, align 4
  %get_features = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %97, i32 0, i32 2
  %98 = ptrtoint ptr %get_features to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %get_features, align 4
  %tobool106.not = icmp eq ptr %99, null
  br i1 %tobool106.not, label %if.end104.if.end114_crit_edge, label %if.then107

if.end104.if.end114_crit_edge:                    ; preds = %if.end104
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end114

if.then107:                                       ; preds = %if.end104
  %call110 = tail call ptr %99(ptr noundef %ep) #5
  %100 = ptrtoint ptr %call110 to i32
  call void @__asan_load1_noabort(i32 %100)
  %bf.load = load i8, ptr %call110, align 8
  %101 = and i8 %bf.load, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %101)
  %tobool111.not = icmp eq i8 %101, 0
  br i1 %tobool111.not, label %if.then107.if.end114_crit_edge, label %if.then107.cleanup_crit_edge

if.then107.cleanup_crit_edge:                     ; preds = %if.then107
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.then107.if.end114_crit_edge:                   ; preds = %if.then107
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end114

if.end114:                                        ; preds = %if.then107.if.end114_crit_edge, %if.end104.if.end114_crit_edge
  %call115 = tail call i32 @dw_pcie_ep_init_complete(ptr noundef %ep)
  br label %cleanup

cleanup:                                          ; preds = %if.end114, %if.then107.cleanup_crit_edge, %do.end103, %do.end94, %for.body.cleanup_crit_edge, %do.end, %devm_kcalloc.exit218.cleanup_crit_edge, %if.end48.cleanup_crit_edge, %if.end40.cleanup_crit_edge, %if.end34.cleanup_crit_edge, %if.end30.cleanup_crit_edge, %if.then25, %if.then9
  %retval.0 = phi i32 [ %43, %do.end ], [ %call88, %do.end94 ], [ %call115, %if.end114 ], [ -12, %do.end103 ], [ %16, %if.then25 ], [ %9, %if.then9 ], [ -22, %if.end30.cleanup_crit_edge ], [ -12, %if.end34.cleanup_crit_edge ], [ -12, %if.end40.cleanup_crit_edge ], [ -12, %devm_kcalloc.exit218.cleanup_crit_edge ], [ 0, %if.then107.cleanup_crit_edge ], [ -12, %if.end48.cleanup_crit_edge ], [ -12, %for.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @platform_get_resource_byname(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_pci_remap_cfg_resource(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dw_pcie_iatu_detect(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_pci_get_max_link_speed(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @__devm_pci_epc_create(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pci_epc_mem_init(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @pci_epc_mem_alloc_addr(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dw_pcie_write_dbi2(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dw_pcie_read_dbi(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_find_first_zero_bit_be(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dw_pcie_prog_ep_outbound_atu(ptr noundef, i8 noundef zeroext, i32 noundef, i32 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @_set_bit(i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dw_pcie_disable_atu(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @_clear_bit(i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dw_pcie_write_dbi(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i32, i1 } @llvm.umul.with.overflow.i32(i32, i32) #4

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @devm_kmalloc(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_write_header(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, ptr nocapture noundef readonly %hdr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %3, i32 0, i32 3
  %4 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %5, null
  br i1 %tobool.not.i, label %entry.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

entry.dw_pcie_ep_func_select.exit_crit_edge:      ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %5(ptr noundef %1, i8 noundef zeroext %func_no) #5
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %entry.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %call.i, %if.then.i ], [ 0, %entry.dw_pcie_ep_func_select.exit_crit_edge ]
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %call.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %or.i = or i32 %call.i.i, 1
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %or.i) #5
  %6 = ptrtoint ptr %hdr to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %hdr, align 4
  %conv.i = zext i16 %7 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %func_offset.0.i, i32 noundef 2, i32 noundef %conv.i) #5
  %add2 = add i32 %func_offset.0.i, 2
  %deviceid = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 1
  %8 = ptrtoint ptr %deviceid to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %deviceid, align 2
  %conv.i41 = zext i16 %9 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add2, i32 noundef 2, i32 noundef %conv.i41) #5
  %add3 = add i32 %func_offset.0.i, 8
  %revid = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 2
  %10 = ptrtoint ptr %revid to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %revid, align 4
  %conv.i42 = zext i8 %11 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add3, i32 noundef 1, i32 noundef %conv.i42) #5
  %add4 = add i32 %func_offset.0.i, 9
  %progif_code = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 3
  %12 = ptrtoint ptr %progif_code to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %progif_code, align 1
  %conv.i43 = zext i8 %13 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add4, i32 noundef 1, i32 noundef %conv.i43) #5
  %add5 = add i32 %func_offset.0.i, 10
  %subclass_code = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 4
  %14 = ptrtoint ptr %subclass_code to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %subclass_code, align 2
  %conv = zext i8 %15 to i32
  %baseclass_code = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 5
  %16 = ptrtoint ptr %baseclass_code to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %baseclass_code, align 1
  %conv6 = zext i8 %17 to i32
  %shl = shl nuw nsw i32 %conv6, 8
  %or = or i32 %shl, %conv
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2, i32 noundef %or) #5
  %add8 = add i32 %func_offset.0.i, 12
  %cache_line_size = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 6
  %18 = ptrtoint ptr %cache_line_size to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %cache_line_size, align 4
  %conv.i45 = zext i8 %19 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add8, i32 noundef 1, i32 noundef %conv.i45) #5
  %add9 = add i32 %func_offset.0.i, 44
  %subsys_vendor_id = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 7
  %20 = ptrtoint ptr %subsys_vendor_id to i32
  call void @__asan_load2_noabort(i32 %20)
  %21 = load i16, ptr %subsys_vendor_id, align 2
  %conv.i46 = zext i16 %21 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add9, i32 noundef 2, i32 noundef %conv.i46) #5
  %add10 = add i32 %func_offset.0.i, 46
  %subsys_id = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 8
  %22 = ptrtoint ptr %subsys_id to i32
  call void @__asan_load2_noabort(i32 %22)
  %23 = load i16, ptr %subsys_id, align 4
  %conv.i47 = zext i16 %23 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add10, i32 noundef 2, i32 noundef %conv.i47) #5
  %add11 = add i32 %func_offset.0.i, 61
  %interrupt_pin = getelementptr inbounds %struct.pci_epf_header, ptr %hdr, i32 0, i32 9
  %24 = ptrtoint ptr %interrupt_pin to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %interrupt_pin, align 4
  %conv.i48 = and i32 %25, 255
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add11, i32 noundef 1, i32 noundef %conv.i48) #5
  %call.i.i49 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %and.i = and i32 %call.i.i49, -2
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %and.i) #5
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_set_bar(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, ptr noundef %epf_bar) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %barno = getelementptr inbounds %struct.pci_epf_bar, ptr %epf_bar, i32 0, i32 3
  %2 = ptrtoint ptr %barno to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %barno, align 4
  %size1 = getelementptr inbounds %struct.pci_epf_bar, ptr %epf_bar, i32 0, i32 2
  %4 = ptrtoint ptr %size1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %size1, align 4
  %flags2 = getelementptr inbounds %struct.pci_epf_bar, ptr %epf_bar, i32 0, i32 4
  %6 = ptrtoint ptr %flags2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %flags2, align 4
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %8 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %9, i32 0, i32 3
  %10 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %11, null
  br i1 %tobool.not.i, label %entry.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

entry.dw_pcie_ep_func_select.exit_crit_edge:      ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %11(ptr noundef %1, i8 noundef zeroext %func_no) #5
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %entry.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %call.i, %if.then.i ], [ 0, %entry.dw_pcie_ep_func_select.exit_crit_edge ]
  %mul = shl i32 %3, 2
  %add = add i32 %mul, 16
  %add4 = add i32 %add, %func_offset.0.i
  %12 = ptrtoint ptr %epf_bar to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %epf_bar, align 4
  %ib_window_map.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 8
  %14 = ptrtoint ptr %ib_window_map.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %ib_window_map.i, align 4
  %num_ib_windows.i = getelementptr i8, ptr %1, i32 -196
  %16 = ptrtoint ptr %num_ib_windows.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %num_ib_windows.i, align 4
  %call.i49 = tail call i32 @_find_first_zero_bit_be(ptr noundef %15, i32 noundef %17) #5
  %18 = ptrtoint ptr %num_ib_windows.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %num_ib_windows.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i49, i32 %19)
  %cmp.not.i = icmp ult i32 %call.i49, %19
  br i1 %cmp.not.i, label %if.end.i, label %do.end.i

do.end.i:                                         ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  %20 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %add.ptr, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %21, ptr noundef nonnull @.str.26) #8
  br label %cleanup

if.end.i:                                         ; preds = %dw_pcie_ep_func_select.exit
  %and = and i32 %7, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %. = select i1 %tobool.not, i32 1, i32 2
  %conv.i = zext i32 %13 to i64
  %call2.i = tail call i32 @dw_pcie_prog_inbound_atu(ptr noundef %add.ptr, i8 noundef zeroext %func_no, i32 noundef %call.i49, i32 noundef %3, i64 noundef %conv.i, i32 noundef %.) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %cmp3.i = icmp slt i32 %call2.i, 0
  br i1 %cmp3.i, label %do.end8.i, label %if.end8

do.end8.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  %22 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %add.ptr, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %23, ptr noundef nonnull @.str.29) #8
  br label %cleanup

if.end8:                                          ; preds = %if.end.i
  %conv11.i = trunc i32 %call.i49 to i8
  %arrayidx.i = getelementptr %struct.dw_pcie_ep, ptr %1, i32 0, i32 6, i32 %3
  %24 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store1_noabort(i32 %24)
  store i8 %conv11.i, ptr %arrayidx.i, align 1
  %25 = ptrtoint ptr %ib_window_map.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %ib_window_map.i, align 4
  tail call void @_set_bit(i32 noundef %call.i49, ptr noundef %26) #5
  %call.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %or.i = or i32 %call.i.i, 1
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %or.i) #5
  %sub = add i32 %5, -1
  tail call void @dw_pcie_write_dbi2(ptr noundef %add.ptr, i32 noundef %add4, i32 noundef 4, i32 noundef %sub) #5
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add4, i32 noundef 4, i32 noundef %7) #5
  %and10 = and i32 %7, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and10)
  %tobool11.not = icmp eq i32 %and10, 0
  br i1 %tobool11.not, label %if.end8.if.end17_crit_edge, label %if.then12

if.end8.if.end17_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end17

if.then12:                                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #7
  %add13 = add i32 %add4, 4
  tail call void @dw_pcie_write_dbi2(ptr noundef %add.ptr, i32 noundef %add13, i32 noundef 4, i32 noundef 0) #5
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add13, i32 noundef 4, i32 noundef 0) #5
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %if.end8.if.end17_crit_edge
  %arrayidx = getelementptr %struct.dw_pcie_ep, ptr %1, i32 0, i32 12, i32 %3
  %27 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %27)
  store ptr %epf_bar, ptr %arrayidx, align 4
  %call.i.i50 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %and.i = and i32 %call.i.i50, -2
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %and.i) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %do.end8.i, %do.end.i
  %retval.0 = phi i32 [ 0, %if.end17 ], [ %call2.i, %do.end8.i ], [ -22, %do.end.i ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dw_pcie_ep_clear_bar(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, ptr nocapture noundef readonly %epf_bar) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %barno = getelementptr inbounds %struct.pci_epf_bar, ptr %epf_bar, i32 0, i32 3
  %2 = ptrtoint ptr %barno to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %barno, align 4
  %arrayidx = getelementptr %struct.dw_pcie_ep, ptr %1, i32 0, i32 6, i32 %3
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %5 to i32
  %flags = getelementptr inbounds %struct.pci_epf_bar, ptr %epf_bar, i32 0, i32 4
  %6 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %flags, align 4
  tail call fastcc void @__dw_pcie_ep_reset_bar(ptr noundef %add.ptr, i8 noundef zeroext %func_no, i32 noundef %3, i32 noundef %7)
  tail call void @dw_pcie_disable_atu(ptr noundef %add.ptr, i32 noundef %conv, i32 noundef 1) #5
  %ib_window_map = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 8
  %8 = ptrtoint ptr %ib_window_map to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ib_window_map, align 4
  tail call void @_clear_bit(i32 noundef %conv, ptr noundef %9) #5
  %arrayidx2 = getelementptr %struct.dw_pcie_ep, ptr %1, i32 0, i32 12, i32 %3
  %10 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr null, ptr %arrayidx2, align 4
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_set_msi(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, i8 noundef zeroext %interrupts) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %2 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %3 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %4, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msi_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 2
  %5 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %msi_cap, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2.not = icmp eq i8 %6, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %7 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.end.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

if.end.dw_pcie_ep_func_select.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %10(ptr noundef %1, i8 noundef zeroext %func_no) #5
  %phi.bo = add i32 %call.i, 2
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %if.end.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %phi.bo, %if.then.i ], [ 2, %if.end.dw_pcie_ep_func_select.exit_crit_edge ]
  %11 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %msi_cap, align 1
  %conv = zext i8 %12 to i32
  %add5 = add i32 %func_offset.0.i, %conv
  %call.i27 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2) #5
  %13 = and i32 %call.i27, 65521
  %conv8 = zext i8 %interrupts to i32
  %shl = shl nuw nsw i32 %conv8, 1
  %and9 = and i32 %shl, 14
  %or = or i32 %13, %and9
  %call.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %or.i = or i32 %call.i.i, 1
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %or.i) #5
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2, i32 noundef %or) #5
  %call.i.i29 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %and.i = and i32 %call.i.i29, -2
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %and.i) #5
  br label %cleanup

cleanup:                                          ; preds = %dw_pcie_ep_func_select.exit, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %dw_pcie_ep_func_select.exit ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_get_msi(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %2 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %3 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %4, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msi_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 2
  %5 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %msi_cap, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2.not = icmp eq i8 %6, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %7 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.end.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

if.end.dw_pcie_ep_func_select.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %10(ptr noundef %1, i8 noundef zeroext %func_no) #5
  %phi.bo = add i32 %call.i, 2
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %if.end.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %phi.bo, %if.then.i ], [ 2, %if.end.dw_pcie_ep_func_select.exit_crit_edge ]
  %11 = ptrtoint ptr %msi_cap to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %msi_cap, align 1
  %conv = zext i8 %12 to i32
  %add5 = add i32 %func_offset.0.i, %conv
  %call.i24 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2) #5
  %and = and i32 %call.i24, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool8.not = icmp eq i32 %and, 0
  br i1 %tobool8.not, label %dw_pcie_ep_func_select.exit.cleanup_crit_edge, label %if.end10

dw_pcie_ep_func_select.exit.cleanup_crit_edge:    ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end10:                                         ; preds = %dw_pcie_ep_func_select.exit
  call void @__sanitizer_cov_trace_pc() #7
  %conv7 = lshr i32 %call.i24, 4
  %shr = and i32 %conv7, 7
  br label %cleanup

cleanup:                                          ; preds = %if.end10, %dw_pcie_ep_func_select.exit.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ %shr, %if.end10 ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ -22, %dw_pcie_ep_func_select.exit.cleanup_crit_edge ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_set_msix(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, i16 noundef zeroext %interrupts, i32 noundef %bir, i32 noundef %offset) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %2 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %3 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %4, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msix_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 3
  %5 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %msix_cap, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2.not = icmp eq i8 %6, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %call.i.i = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %or.i = or i32 %call.i.i, 1
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %or.i) #5
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %7 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.end.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

if.end.dw_pcie_ep_func_select.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %10(ptr noundef %1, i8 noundef zeroext %func_no) #5
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %if.end.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %call.i, %if.then.i ], [ 0, %if.end.dw_pcie_ep_func_select.exit_crit_edge ]
  %11 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %msix_cap, align 2
  %conv = zext i8 %12 to i32
  %add = add i32 %func_offset.0.i, 2
  %add5 = add i32 %add, %conv
  %call.i52 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2) #5
  %conv.i = trunc i32 %call.i52 to i16
  %13 = and i16 %conv.i, -2048
  %conv8 = zext i16 %interrupts to i32
  %or51 = or i16 %13, %interrupts
  %conv.i53 = zext i16 %or51 to i32
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2, i32 noundef %conv.i53) #5
  %14 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %msix_cap, align 2
  %conv11 = zext i8 %15 to i32
  %add12 = add i32 %func_offset.0.i, 4
  %add13 = add i32 %add12, %conv11
  %or14 = or i32 %offset, %bir
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add13, i32 noundef 4, i32 noundef %or14) #5
  %16 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %msix_cap, align 2
  %conv16 = zext i8 %17 to i32
  %add17 = add i32 %func_offset.0.i, 8
  %add18 = add i32 %add17, %conv16
  %mul = shl nuw nsw i32 %conv8, 4
  %add20 = add i32 %mul, %offset
  %or21 = or i32 %add20, %bir
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef %add18, i32 noundef 4, i32 noundef %or21) #5
  %call.i.i54 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4) #5
  %and.i = and i32 %call.i.i54, -2
  tail call void @dw_pcie_write_dbi(ptr noundef %add.ptr, i32 noundef 2236, i32 noundef 4, i32 noundef %and.i) #5
  br label %cleanup

cleanup:                                          ; preds = %dw_pcie_ep_func_select.exit, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %dw_pcie_ep_func_select.exit ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_get_msix(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %func_list.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 1
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %entry
  %ep_func.0.in.i = phi ptr [ %func_list.i, %entry ], [ %ep_func.0.i, %for.body.i.for.cond.i_crit_edge ]
  %2 = ptrtoint ptr %ep_func.0.in.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %ep_func.0.i = load ptr, ptr %ep_func.0.in.i, align 4
  %cmp.not.i = icmp eq ptr %ep_func.0.i, %func_list.i
  br i1 %cmp.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %func_no2.i = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 1
  %3 = ptrtoint ptr %func_no2.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %func_no2.i, align 4
  %cmp4.i = icmp eq i8 %4, %func_no
  br i1 %cmp4.i, label %dw_pcie_ep_get_func_from_ep.exit, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.cond.i

dw_pcie_ep_get_func_from_ep.exit:                 ; preds = %for.body.i
  %tobool.not = icmp eq ptr %ep_func.0.i, null
  br i1 %tobool.not, label %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, label %lor.lhs.false

dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge: ; preds = %dw_pcie_ep_get_func_from_ep.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %dw_pcie_ep_get_func_from_ep.exit
  %msix_cap = getelementptr inbounds %struct.dw_pcie_ep_func, ptr %ep_func.0.i, i32 0, i32 3
  %5 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %msix_cap, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2.not = icmp eq i8 %6, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %ops.i = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %7 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %ops.i, align 4
  %func_conf_select.i = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %func_conf_select.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %func_conf_select.i, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.end.dw_pcie_ep_func_select.exit_crit_edge, label %if.then.i

if.end.dw_pcie_ep_func_select.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %dw_pcie_ep_func_select.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 %10(ptr noundef %1, i8 noundef zeroext %func_no) #5
  %phi.bo = add i32 %call.i, 2
  br label %dw_pcie_ep_func_select.exit

dw_pcie_ep_func_select.exit:                      ; preds = %if.then.i, %if.end.dw_pcie_ep_func_select.exit_crit_edge
  %func_offset.0.i = phi i32 [ %phi.bo, %if.then.i ], [ 2, %if.end.dw_pcie_ep_func_select.exit_crit_edge ]
  %11 = ptrtoint ptr %msix_cap to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %msix_cap, align 2
  %conv = zext i8 %12 to i32
  %add5 = add i32 %func_offset.0.i, %conv
  %call.i24 = tail call i32 @dw_pcie_read_dbi(ptr noundef %add.ptr, i32 noundef %add5, i32 noundef 2) #5
  %and = and i32 %call.i24, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool8.not = icmp eq i32 %and, 0
  %and11 = and i32 %call.i24, 2047
  %spec.select = select i1 %tobool8.not, i32 -22, i32 %and11
  br label %cleanup

cleanup:                                          ; preds = %dw_pcie_ep_func_select.exit, %lor.lhs.false.cleanup_crit_edge, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %dw_pcie_ep_get_func_from_ep.exit.cleanup_crit_edge ], [ %spec.select, %dw_pcie_ep_func_select.exit ], [ -22, %for.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_raise_irq(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no, i32 noundef %type, i16 noundef zeroext %interrupt_num) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %ops = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ops, align 4
  %raise_irq = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %raise_irq to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %raise_irq, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %call3 = tail call i32 %5(ptr noundef %1, i8 noundef zeroext %func_no, i32 noundef %type, i16 noundef zeroext %interrupt_num) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.end ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dw_pcie_ep_start(ptr nocapture noundef readonly %epc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %ops = getelementptr i8, ptr %1, i32 80
  %2 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %start_link = getelementptr inbounds %struct.dw_pcie_ops, ptr %3, i32 0, i32 5
  %4 = ptrtoint ptr %start_link to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %start_link, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #7
  %call5 = tail call i32 %5(ptr noundef %add.ptr) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call5, %if.end ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dw_pcie_ep_stop(ptr nocapture noundef readonly %epc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -216
  %ops = getelementptr i8, ptr %1, i32 80
  %2 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %stop_link = getelementptr inbounds %struct.dw_pcie_ops, ptr %3, i32 0, i32 6
  %4 = ptrtoint ptr %stop_link to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %stop_link, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #7
  tail call void %5(ptr noundef %add.ptr) #5
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal ptr @dw_pcie_ep_get_features(ptr nocapture noundef readonly %epc, i8 noundef zeroext %func_no, i8 noundef zeroext %vfunc_no) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.device, ptr %epc, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %ops = getelementptr inbounds %struct.dw_pcie_ep, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ops, align 4
  %get_features = getelementptr inbounds %struct.dw_pcie_ep_ops, ptr %3, i32 0, i32 2
  %4 = ptrtoint ptr %get_features to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %get_features, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %call3 = tail call ptr %5(ptr noundef %1) #5
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %call3, %if.end ], [ null, %entry.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dw_pcie_prog_inbound_atu(ptr noundef, i8 noundef zeroext, i32 noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_property_read_variable_u8_array(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__list_add_valid(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #5

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #6 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 35)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #6 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 35)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { nounwind }
attributes #6 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #7 = { nomerge }
attributes #8 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !9, !10, !11, !12, !13, !14, !16, !18, !20, !21, !22, !23, !25, !26, !27, !28, !30, !32, !34, !36, !38, !39, !40, !41, !43, !45, !46, !47, !49, !50, !51, !53, !55, !56, !57, !58, !60, !61, !62, !63, !65, !67, !68, !69, !70, !72, !73}
!llvm.module.flags = !{!74, !75, !76, !77, !78, !79, !80, !81}
!llvm.ident = !{!82}

!0 = !{ptr @__ksymtab_dw_pcie_ep_linkup, !1, !"__ksymtab_dw_pcie_ep_linkup", i1 false, i1 false}
!1 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 24, i32 1}
!2 = !{ptr @__ksymtab_dw_pcie_ep_init_notify, !3, !"__ksymtab_dw_pcie_ep_init_notify", i1 false, i1 false}
!3 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 32, i32 1}
!4 = !{ptr @__ksymtab_dw_pcie_ep_reset_bar, !5, !"__ksymtab_dw_pcie_ep_reset_bar", i1 false, i1 false}
!5 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 86, i32 1}
!6 = !{ptr @.str, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 485, i32 2}
!8 = !{ptr @.str.1, !7, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @.str.2, !7, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @.str.4, !7, !"<string literal>", i1 false, i1 false}
!12 = !{ptr @dw_pcie_ep_raise_legacy_irq._entry, !7, !"_entry", i1 false, i1 false}
!13 = !{ptr @dw_pcie_ep_raise_legacy_irq._entry_ptr, !7, !"_entry_ptr", i1 false, i1 false}
!14 = !{ptr @__ksymtab_dw_pcie_ep_raise_legacy_irq, !15, !"__ksymtab_dw_pcie_ep_raise_legacy_irq", i1 false, i1 false}
!15 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 489, i32 1}
!16 = !{ptr @__ksymtab_dw_pcie_ep_raise_msi_irq, !17, !"__ksymtab_dw_pcie_ep_raise_msi_irq", i1 false, i1 false}
!17 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 541, i32 1}
!18 = !{ptr @.str.5, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 594, i32 3}
!20 = !{ptr @.str.6, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @.str.7, !19, !"<string literal>", i1 false, i1 false}
!22 = !{ptr @dw_pcie_ep_raise_msix_irq.__UNIQUE_ID_ddebug236, !19, !"__UNIQUE_ID_ddebug236", i1 false, i1 false}
!23 = !{ptr @.str.8, !24, !"<string literal>", i1 false, i1 false}
!24 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 651, i32 3}
!25 = !{ptr @.str.9, !24, !"<string literal>", i1 false, i1 false}
!26 = !{ptr @dw_pcie_ep_init_complete._entry, !24, !"_entry", i1 false, i1 false}
!27 = !{ptr @dw_pcie_ep_init_complete._entry_ptr, !24, !"_entry_ptr", i1 false, i1 false}
!28 = !{ptr @__ksymtab_dw_pcie_ep_init_complete, !29, !"__ksymtab_dw_pcie_ep_init_complete", i1 false, i1 false}
!29 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 675, i32 1}
!30 = !{ptr @.str.10, !31, !"<string literal>", i1 false, i1 false}
!31 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 694, i32 60}
!32 = !{ptr @.str.11, !33, !"<string literal>", i1 false, i1 false}
!33 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 701, i32 60}
!34 = !{ptr @.str.12, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 713, i32 59}
!36 = !{ptr @.str.13, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 745, i32 3}
!38 = !{ptr @.str.14, !37, !"<string literal>", i1 false, i1 false}
!39 = !{ptr @dw_pcie_ep_init._entry, !37, !"_entry", i1 false, i1 false}
!40 = !{ptr @dw_pcie_ep_init._entry_ptr, !37, !"_entry_ptr", i1 false, i1 false}
!41 = !{ptr @.str.15, !42, !"<string literal>", i1 false, i1 false}
!42 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 752, i32 32}
!43 = !{ptr @.str.17, !44, !"<string literal>", i1 false, i1 false}
!44 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 776, i32 3}
!45 = !{ptr @dw_pcie_ep_init._entry.16, !44, !"_entry", i1 false, i1 false}
!46 = !{ptr @dw_pcie_ep_init._entry_ptr.18, !44, !"_entry_ptr", i1 false, i1 false}
!47 = !{ptr @.str.20, !48, !"<string literal>", i1 false, i1 false}
!48 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 783, i32 3}
!49 = !{ptr @dw_pcie_ep_init._entry.19, !48, !"_entry", i1 false, i1 false}
!50 = !{ptr @dw_pcie_ep_init._entry_ptr.21, !48, !"_entry_ptr", i1 false, i1 false}
!51 = !{ptr @__ksymtab_dw_pcie_ep_init, !52, !"__ksymtab_dw_pcie_ep_init", i1 false, i1 false}
!52 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 795, i32 1}
!53 = !{ptr @.str.22, !54, !"<string literal>", i1 false, i1 false}
!54 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 305, i32 3}
!55 = !{ptr @.str.23, !54, !"<string literal>", i1 false, i1 false}
!56 = !{ptr @dw_pcie_ep_map_addr._entry, !54, !"_entry", i1 false, i1 false}
!57 = !{ptr @dw_pcie_ep_map_addr._entry_ptr, !54, !"_entry_ptr", i1 false, i1 false}
!58 = !{ptr @.str.24, !59, !"<string literal>", i1 false, i1 false}
!59 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 193, i32 3}
!60 = !{ptr @.str.25, !59, !"<string literal>", i1 false, i1 false}
!61 = !{ptr @dw_pcie_ep_outbound_atu._entry, !59, !"_entry", i1 false, i1 false}
!62 = !{ptr @dw_pcie_ep_outbound_atu._entry_ptr, !59, !"_entry_ptr", i1 false, i1 false}
!63 = !{ptr @epc_ops, !64, !"epc_ops", i1 false, i1 false}
!64 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 464, i32 33}
!65 = !{ptr @.str.26, !66, !"<string literal>", i1 false, i1 false}
!66 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 167, i32 3}
!67 = !{ptr @.str.27, !66, !"<string literal>", i1 false, i1 false}
!68 = !{ptr @dw_pcie_ep_inbound_atu._entry, !66, !"_entry", i1 false, i1 false}
!69 = !{ptr @dw_pcie_ep_inbound_atu._entry_ptr, !66, !"_entry_ptr", i1 false, i1 false}
!70 = !{ptr @.str.29, !71, !"<string literal>", i1 false, i1 false}
!71 = !{!"../drivers/pci/controller/dwc/pcie-designware-ep.c", i32 174, i32 3}
!72 = !{ptr @dw_pcie_ep_inbound_atu._entry.28, !71, !"_entry", i1 false, i1 false}
!73 = !{ptr @dw_pcie_ep_inbound_atu._entry_ptr.30, !71, !"_entry_ptr", i1 false, i1 false}
!74 = !{i32 1, !"wchar_size", i32 2}
!75 = !{i32 1, !"min_enum_size", i32 4}
!76 = !{i32 8, !"branch-target-enforcement", i32 0}
!77 = !{i32 8, !"sign-return-address", i32 0}
!78 = !{i32 8, !"sign-return-address-all", i32 0}
!79 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!80 = !{i32 7, !"uwtable", i32 1}
!81 = !{i32 7, !"frame-pointer", i32 2}
!82 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!83 = !{i64 2154691231}
!84 = !{i64 6399156}
!85 = !{i64 2148876769, i64 2148876774, i64 2148876787, i64 2148876831, i64 2148876865, i64 2148876886}
!86 = !{i64 2154698082}
!87 = !{!"branch_weights", i32 1, i32 2000}
