<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\01_gaoyun\gao_project\44_ov5640_ddr3_raw2rgb_tft_hdmi\ov5640_ddr3_raw2rgb_tft\impl\gwsynthesis\ov5640_ddr3_raw2rgb_tft.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\01_gaoyun\gao_project\44_ov5640_ddr3_raw2rgb_tft_hdmi\ov5640_ddr3_raw2rgb_tft\src\ov5640_ddr3_raw2rgb_tft.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 13 10:05:09 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>42777</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>37235</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>64</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>9466</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>21</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50m_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>RAW2RGB/clk_ce</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>RAW2RGB/DCE/CLKOUT </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>41.250</td>
<td>24.242
<td>0.000</td>
<td>20.625</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td>100.395(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>RAW2RGB/clk_ce</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">76.252(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>182.909(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>33.333(MHz)</td>
<td>55.017(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>101.340(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk50m!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>RAW2RGB/clk_ce</td>
<td>Setup</td>
<td>-1176.182</td>
<td>1224</td>
</tr>
<tr>
<td>RAW2RGB/clk_ce</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-17.708</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.692</td>
<td>26.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-17.550</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.718</td>
<td>26.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-17.543</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.711</td>
<td>26.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-17.361</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.714</td>
<td>26.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-17.132</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.723</td>
<td>26.316</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-16.809</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.700</td>
<td>26.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.729</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.740</td>
<td>25.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.729</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.740</td>
<td>25.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-16.720</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.731</td>
<td>25.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-16.720</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.731</td>
<td>25.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-16.720</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.731</td>
<td>25.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-16.687</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.749</td>
<td>25.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.670</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.723</td>
<td>25.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.661</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.714</td>
<td>25.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-16.646</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.733</td>
<td>25.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-16.629</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.723</td>
<td>25.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-16.629</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.685</td>
<td>25.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-16.629</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.685</td>
<td>25.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-16.629</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.685</td>
<td>25.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.620</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.675</td>
<td>25.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-16.620</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.675</td>
<td>25.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-16.620</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.675</td>
<td>25.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-16.602</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.740</td>
<td>25.769</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-16.494</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.740</td>
<td>25.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-16.494</td>
<td>disp_driver/Disp_DE_s0/Q</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0/D</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>10.000</td>
<td>0.740</td>
<td>25.662</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.534</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.104</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.516</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.104</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.516</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.104</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.515</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.102</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.514</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.104</td>
<td>0.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.507</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.102</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.485</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.684</td>
<td>0.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.415</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.104</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.411</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.101</td>
<td>0.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.409</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.104</td>
<td>0.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.393</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-1.101</td>
<td>0.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.385</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[3]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.685</td>
<td>0.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.385</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[1]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.685</td>
<td>0.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.384</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[1]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.684</td>
<td>0.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.375</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[2]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.694</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.370</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12/DI[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.689</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.360</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12/DI[1]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.690</td>
<td>0.428</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.281</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[3]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.694</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.278</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.690</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.159</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[2]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.686</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.047</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.692</td>
<td>0.681</td>
</tr>
<tr>
<td>22</td>
<td>0.004</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_4_s0/Q</td>
<td>RAW2RGB/r1_RAW_Data_s_4_s0/D</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.694</td>
<td>0.734</td>
</tr>
<tr>
<td>23</td>
<td>0.031</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_6_s0/Q</td>
<td>RAW2RGB/r1_RAW_Data_s_6_s0/D</td>
<td>RAW2RGB/clk_ce:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.657</td>
<td>0.725</td>
</tr>
<tr>
<td>24</td>
<td>0.072</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[16]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.304</td>
</tr>
<tr>
<td>25</td>
<td>0.078</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[22]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.306</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.727</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.727</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.391</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.670</td>
<td>3.035</td>
</tr>
<tr>
<td>10</td>
<td>0.767</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>11</td>
<td>0.767</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>12</td>
<td>1.103</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>13</td>
<td>1.103</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>14</td>
<td>1.103</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>15</td>
<td>1.103</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>16</td>
<td>1.103</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>17</td>
<td>1.103</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.674</td>
<td>3.035</td>
</tr>
<tr>
<td>18</td>
<td>15.790</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.641</td>
<td>3.035</td>
</tr>
<tr>
<td>19</td>
<td>15.809</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.623</td>
<td>3.035</td>
</tr>
<tr>
<td>20</td>
<td>16.135</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.641</td>
<td>3.035</td>
</tr>
<tr>
<td>21</td>
<td>16.135</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.641</td>
<td>3.035</td>
</tr>
<tr>
<td>22</td>
<td>16.145</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.632</td>
<td>3.035</td>
</tr>
<tr>
<td>23</td>
<td>16.145</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.632</td>
<td>3.035</td>
</tr>
<tr>
<td>24</td>
<td>16.154</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.623</td>
<td>3.035</td>
</tr>
<tr>
<td>25</td>
<td>16.154</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.623</td>
<td>3.035</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.135</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.161</td>
<td>1.485</td>
</tr>
<tr>
<td>2</td>
<td>1.135</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.161</td>
<td>1.485</td>
</tr>
<tr>
<td>3</td>
<td>1.224</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.072</td>
<td>1.485</td>
</tr>
<tr>
<td>4</td>
<td>1.224</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.072</td>
<td>1.485</td>
</tr>
<tr>
<td>5</td>
<td>1.224</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.072</td>
<td>1.485</td>
</tr>
<tr>
<td>6</td>
<td>1.224</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.072</td>
<td>1.485</td>
</tr>
<tr>
<td>7</td>
<td>1.224</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.072</td>
<td>1.485</td>
</tr>
<tr>
<td>8</td>
<td>1.503</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.207</td>
<td>1.485</td>
</tr>
<tr>
<td>9</td>
<td>1.503</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.207</td>
<td>1.485</td>
</tr>
<tr>
<td>10</td>
<td>1.503</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.207</td>
<td>1.485</td>
</tr>
<tr>
<td>11</td>
<td>1.503</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.207</td>
<td>1.485</td>
</tr>
<tr>
<td>12</td>
<td>1.503</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.207</td>
<td>1.485</td>
</tr>
<tr>
<td>13</td>
<td>1.503</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.207</td>
<td>1.485</td>
</tr>
<tr>
<td>14</td>
<td>1.936</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>1.485</td>
</tr>
<tr>
<td>15</td>
<td>1.936</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>1.485</td>
</tr>
<tr>
<td>16</td>
<td>1.936</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>1.485</td>
</tr>
<tr>
<td>17</td>
<td>1.941</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.644</td>
<td>1.485</td>
</tr>
<tr>
<td>18</td>
<td>1.941</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.644</td>
<td>1.485</td>
</tr>
<tr>
<td>19</td>
<td>1.941</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.644</td>
<td>1.485</td>
</tr>
<tr>
<td>20</td>
<td>3.610</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.188</td>
<td>1.485</td>
</tr>
<tr>
<td>21</td>
<td>3.610</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.188</td>
<td>1.485</td>
</tr>
<tr>
<td>22</td>
<td>3.711</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.088</td>
<td>1.485</td>
</tr>
<tr>
<td>23</td>
<td>3.711</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.088</td>
<td>1.485</td>
</tr>
<tr>
<td>24</td>
<td>3.711</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.088</td>
<td>1.485</td>
</tr>
<tr>
<td>25</td>
<td>3.711</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.088</td>
<td>1.485</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.146</td>
<td>4.146</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>3.151</td>
<td>4.151</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td>3</td>
<td>3.151</td>
<td>4.151</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>3.155</td>
<td>4.155</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>5</td>
<td>3.177</td>
<td>4.177</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>3.181</td>
<td>4.181</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>3.181</td>
<td>4.181</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>3.186</td>
<td>4.186</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>camera_pclk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>9</td>
<td>3.887</td>
<td>4.137</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pclk</td>
<td>DVP_Capture/r_Data_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.887</td>
<td>4.137</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pclk</td>
<td>DVP_Capture/r_Data_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>28.508</td>
<td>11.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C89[2][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.893</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C89[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.858</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0</td>
</tr>
<tr>
<td>10.800</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C89[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.251%; route: 23.781, 88.328%; tC2Q: 0.382, 1.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>28.325</td>
<td>11.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C87[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.867</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C87[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.832</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0</td>
</tr>
<tr>
<td>10.774</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C87[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.718</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.322%; route: 23.597, 88.248%; tC2Q: 0.382, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>28.325</td>
<td>11.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C87[1][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C87[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0</td>
</tr>
<tr>
<td>10.782</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C87[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.711</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.322%; route: 23.597, 88.248%; tC2Q: 0.382, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>28.140</td>
<td>10.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C85[3][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C85[3][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.836</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C85[3][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.714</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.394%; route: 23.412, 88.166%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.901</td>
<td>10.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C86[1][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.862</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C86[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.827</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0</td>
</tr>
<tr>
<td>10.769</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C86[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.723</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.488%; route: 23.173, 88.058%; tC2Q: 0.382, 1.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.197</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.596</td>
<td>10.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C85[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.886</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C85[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.851</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0</td>
</tr>
<tr>
<td>10.787</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C85[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.788, 10.717%; route: 22.841, 87.813%; tC2Q: 0.382, 1.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.482</td>
<td>10.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C88[1][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.845</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C88[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0</td>
</tr>
<tr>
<td>10.753</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C88[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.740</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.658%; route: 22.754, 87.865%; tC2Q: 0.382, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.482</td>
<td>10.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C88[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.845</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C88[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0</td>
</tr>
<tr>
<td>10.753</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C88[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.740</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.658%; route: 22.754, 87.865%; tC2Q: 0.382, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.482</td>
<td>10.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C89[0][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.855</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C89[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0</td>
</tr>
<tr>
<td>10.762</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C89[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.731</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.658%; route: 22.754, 87.865%; tC2Q: 0.382, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.482</td>
<td>10.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C89[1][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.855</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C89[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0</td>
</tr>
<tr>
<td>10.762</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C89[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.731</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.658%; route: 22.754, 87.865%; tC2Q: 0.382, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.482</td>
<td>10.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C89[2][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.855</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C89[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.820</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0</td>
</tr>
<tr>
<td>10.762</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C89[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.731</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.658%; route: 22.754, 87.865%; tC2Q: 0.382, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.431</td>
<td>10.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C91[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.836</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C91[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0</td>
</tr>
<tr>
<td>10.743</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C91[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.679%; route: 22.703, 87.841%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.440</td>
<td>10.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C88[0][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.862</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C88[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.827</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0</td>
</tr>
<tr>
<td>10.769</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C88[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.723</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.675%; route: 22.712, 87.845%; tC2Q: 0.382, 1.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.440</td>
<td>10.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C89[2][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C89[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.836</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C89[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.714</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.675%; route: 22.712, 87.845%; tC2Q: 0.382, 1.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.406</td>
<td>10.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C91[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.852</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C91[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0</td>
</tr>
<tr>
<td>10.760</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C91[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.733</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.689%; route: 22.678, 87.829%; tC2Q: 0.382, 1.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.398</td>
<td>10.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C84[3][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.862</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C84[3][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.827</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0</td>
</tr>
<tr>
<td>10.769</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C84[3][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.723</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.692%; route: 22.671, 87.826%; tC2Q: 0.382, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.437</td>
<td>10.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C90[2][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C90[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0</td>
</tr>
<tr>
<td>10.808</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C90[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.676%; route: 22.709, 87.844%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.437</td>
<td>10.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C90[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C90[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0</td>
</tr>
<tr>
<td>10.808</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C90[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.676%; route: 22.709, 87.844%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.437</td>
<td>10.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C90[1][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C90[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0</td>
</tr>
<tr>
<td>10.808</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C90[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.676%; route: 22.709, 87.844%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.437</td>
<td>10.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C89[0][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.910</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C89[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0</td>
</tr>
<tr>
<td>10.818</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C89[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.676%; route: 22.709, 87.844%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.910, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.437</td>
<td>10.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C89[2][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.910</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C89[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0</td>
</tr>
<tr>
<td>10.818</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C89[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.676%; route: 22.709, 87.844%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.910, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.437</td>
<td>10.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C89[1][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.910</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C89[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0</td>
</tr>
<tr>
<td>10.818</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C89[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.676%; route: 22.709, 87.844%; tC2Q: 0.382, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.910, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.355</td>
<td>10.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C90[2][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.845</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0</td>
</tr>
<tr>
<td>10.753</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C90[2][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.740</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.710%; route: 22.627, 87.805%; tC2Q: 0.382, 1.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.247</td>
<td>10.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C90[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.845</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0</td>
</tr>
<tr>
<td>10.753</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C90[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.740</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.755%; route: 22.519, 87.754%; tC2Q: 0.382, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver/Disp_DE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C79[1][A]</td>
<td>disp_driver/Disp_DE_s0/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R2C79[1][A]</td>
<td style=" font-weight:bold;">disp_driver/Disp_DE_s0/Q</td>
</tr>
<tr>
<td>8.679</td>
<td>6.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[3][B]</td>
<td>n125_s0/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R29C12[3][B]</td>
<td style=" background: #97FFFF;">n125_s0/F</td>
</tr>
<tr>
<td>10.527</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/I1</td>
</tr>
<tr>
<td>11.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/I2</td>
</tr>
<tr>
<td>12.445</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C5[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4/F</td>
</tr>
<tr>
<td>12.772</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C5[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td>RAW_Data_1_s2/I3</td>
</tr>
<tr>
<td>14.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][B]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s2/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[2][A]</td>
<td>RAW_Data_1_s0/I1</td>
</tr>
<tr>
<td>14.222</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C5[2][A]</td>
<td style=" background: #97FFFF;">RAW_Data_1_s0/O</td>
</tr>
<tr>
<td>16.935</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/I1</td>
</tr>
<tr>
<td>17.170</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1024</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2/F</td>
</tr>
<tr>
<td>27.247</td>
<td>10.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C90[1][B]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>10.845</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C90[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0/CLK</td>
</tr>
<tr>
<td>10.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0</td>
</tr>
<tr>
<td>10.753</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C90[1][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.740</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 10.755%; route: 22.519, 87.754%; tC2Q: 0.382, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.374</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.554</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>1.325</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.694%; route: 0.803, 54.306%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>0.968</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>1.485</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.849%; route: 0.798, 54.151%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.368</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.548</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C11[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.483</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C12[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.898%; route: 0.796, 54.102%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.376</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.556</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>0.975</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.490</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.694%; route: 0.803, 54.306%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C14[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>0.964</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.478</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C13[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 70.062%; tC2Q: 0.180, 29.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 46.054%; route: 0.791, 53.946%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.546</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>0.972</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.503</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>1.480</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C13[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 46.005%; route: 0.793, 53.995%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>60.551</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>60.667</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.055</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>61.090</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>61.152</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.485</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.520, 74.286%; tC2Q: 0.180, 25.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.849%; route: 0.798, 54.151%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>0.907</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>1.318</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C12[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 66.434%; tC2Q: 0.180, 33.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.898%; route: 0.796, 54.102%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C14[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>1.478</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C13[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.526, 74.513%; tC2Q: 0.180, 25.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 46.054%; route: 0.791, 53.946%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOR18[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>1.483</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C12[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 45.898%; route: 0.796, 54.102%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.366</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>60.546</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C9[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
</tr>
<tr>
<td>60.764</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.051</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>61.086</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>61.149</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.366</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>60.546</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
</tr>
<tr>
<td>60.764</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.051</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>61.086</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>61.149</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>60.551</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
</tr>
<tr>
<td>60.769</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.055</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>61.090</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>61.152</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.361</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>60.541</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
</tr>
<tr>
<td>60.778</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.055</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>61.090</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>61.152</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.368</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>60.548</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
</tr>
<tr>
<td>60.784</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>61.091</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>61.154</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.689</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.366</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>60.546</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C9[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/Q</td>
</tr>
<tr>
<td>60.794</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>61.091</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>61.154</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.361</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>60.541</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C10[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>60.871</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.055</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>61.090</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>61.152</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C8</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 64.706%; tC2Q: 0.180, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.361</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>60.541</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
</tr>
<tr>
<td>60.871</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.051</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>61.086</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>61.149</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 64.706%; tC2Q: 0.180, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.366</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>60.546</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C6[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
</tr>
<tr>
<td>60.990</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>60.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>61.051</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>61.086</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>61.149</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.686</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.444, 71.142%; tC2Q: 0.180, 28.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.351</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0/CLK</td>
</tr>
<tr>
<td>0.531</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0/Q</td>
</tr>
<tr>
<td>0.775</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I0</td>
</tr>
<tr>
<td>1.033</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.043</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>1.080</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.692</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.351, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.798%; route: 0.244, 35.780%; tC2Q: 0.180, 26.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/r1_RAW_Data_s_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>30.356</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_4_s0/CLK</td>
</tr>
<tr>
<td>30.536</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C85[1][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_4_s0/Q</td>
</tr>
<tr>
<td>30.780</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/Q_d_4_s/I1</td>
</tr>
<tr>
<td>31.090</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/Q_d_4_s/F</td>
</tr>
<tr>
<td>31.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td style=" font-weight:bold;">RAW2RGB/r1_RAW_Data_s_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>30.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>31.050</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td>RAW2RGB/r1_RAW_Data_s_4_s0/CLK</td>
</tr>
<tr>
<td>31.085</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/r1_RAW_Data_s_4_s0</td>
</tr>
<tr>
<td>31.086</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C85[0][A]</td>
<td>RAW2RGB/r1_RAW_Data_s_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 42.249%; route: 0.244, 33.220%; tC2Q: 0.180, 24.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAW2RGB/r1_RAW_Data_s_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>RAW2RGB/clk_ce:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/clk_ce</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8211</td>
<td>TOPRIGHT</td>
<td>RAW2RGB/DCE/CLKOUT</td>
</tr>
<tr>
<td>30.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C85[1][A]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_6_s0/CLK</td>
</tr>
<tr>
<td>30.573</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C85[1][A]</td>
<td style=" font-weight:bold;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_6_s0/Q</td>
</tr>
<tr>
<td>30.926</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][B]</td>
<td>RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/Q_d_6_s/I1</td>
</tr>
<tr>
<td>31.118</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C85[0][B]</td>
<td style=" background: #97FFFF;">RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/Q_d_6_s/F</td>
</tr>
<tr>
<td>31.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C85[0][B]</td>
<td style=" font-weight:bold;">RAW2RGB/r1_RAW_Data_s_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>30.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>31.050</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][B]</td>
<td>RAW2RGB/r1_RAW_Data_s_6_s0/CLK</td>
</tr>
<tr>
<td>31.085</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RAW2RGB/r1_RAW_Data_s_6_s0</td>
</tr>
<tr>
<td>31.086</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C85[0][B]</td>
<td>RAW2RGB/r1_RAW_Data_s_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.379%; route: 0.354, 48.793%; tC2Q: 0.180, 24.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/CLK</td>
</tr>
<tr>
<td>0.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.613</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.390</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0/CLK</td>
</tr>
<tr>
<td>0.570</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0/Q</td>
</tr>
<tr>
<td>0.696</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.618</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 41.224%; tC2Q: 0.180, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.846</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.846</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT43[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.368</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT43[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.333</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>3.182</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT43[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.340</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.340</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>5.676</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>5.676</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>5.676</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>5.676</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>5.676</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.864</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.829</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>5.676</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C82</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.363</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R0C60</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.915</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.382</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>20.708</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>20.718</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.632</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.871</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>20.718</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.632</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.915</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>20.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>20.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.573</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.915</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>20.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 87.893%; tC2Q: 0.368, 12.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.394</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.394</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.305</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.305</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.305</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.305</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.152</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>1.305</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.026</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.026</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.026</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.026</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.026</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>0.838</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>0.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.026</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.406</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>0.441</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.594</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.406</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.441</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>0.594</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.406</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.441</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>0.594</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>0.436</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.589</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.436</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>0.589</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3257</td>
<td>TOPSIDE[0]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>0.436</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>0.589</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT80[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.267</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-1.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>-1.232</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>-1.081</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT80[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.188</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.267</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R0C60</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-1.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>-1.232</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>-1.081</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.188</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>-1.181</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT85[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.451, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>-1.181</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[B]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.451, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>-1.181</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT83[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.451, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>141</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[0][A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2196</td>
<td>R34C4[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOT76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>-1.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R0C82</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>-1.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>-1.181</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT76[A]</td>
<td>ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 87.876%; tC2Q: 0.180, 12.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.451, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.146</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.326</td>
<td>1.643</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.472</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.151</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.151</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.317</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.467</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.151</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.151</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.317</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.467</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.155</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.155</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.307</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.462</td>
<td>0.785</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.177</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.302</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.479</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.293</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.474</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.293</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.474</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.186</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.186</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.283</td>
<td>1.596</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.469</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVP_Capture/r_Data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.369</td>
<td>1.687</td>
<td>tNET</td>
<td>RR</td>
<td>DVP_Capture/r_Data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.507</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>DVP_Capture/r_Data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVP_Capture/r_Data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.367</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>DVP_Capture/r_Data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.504</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>DVP_Capture/r_Data_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>8211</td>
<td>clk_ce</td>
<td>-3.114</td>
<td>0.922</td>
</tr>
<tr>
<td>4114</td>
<td>wbin[9]</td>
<td>-3.034</td>
<td>6.678</td>
</tr>
<tr>
<td>3257</td>
<td>ui_clk</td>
<td>-3.602</td>
<td>0.934</td>
</tr>
<tr>
<td>2196</td>
<td>ui_clk_sync_rst</td>
<td>-1.727</td>
<td>2.711</td>
</tr>
<tr>
<td>2067</td>
<td>wbin[8]</td>
<td>-3.072</td>
<td>7.875</td>
</tr>
<tr>
<td>1045</td>
<td>wbin[2]</td>
<td>-3.009</td>
<td>6.299</td>
</tr>
<tr>
<td>1043</td>
<td>wbin[7]</td>
<td>-3.114</td>
<td>8.226</td>
</tr>
<tr>
<td>1030</td>
<td>wbin[1]</td>
<td>-2.438</td>
<td>6.831</td>
</tr>
<tr>
<td>1024</td>
<td>n170_6</td>
<td>-13.451</td>
<td>7.464</td>
</tr>
<tr>
<td>1024</td>
<td>n171_6</td>
<td>-13.024</td>
<td>7.246</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C57</td>
<td>73.61%</td>
</tr>
<tr>
<td>R11C42</td>
<td>70.83%</td>
</tr>
<tr>
<td>R10C12</td>
<td>69.44%</td>
</tr>
<tr>
<td>R10C26</td>
<td>69.44%</td>
</tr>
<tr>
<td>R20C73</td>
<td>69.44%</td>
</tr>
<tr>
<td>R18C69</td>
<td>69.44%</td>
</tr>
<tr>
<td>R22C50</td>
<td>68.06%</td>
</tr>
<tr>
<td>R18C58</td>
<td>68.06%</td>
</tr>
<tr>
<td>R10C17</td>
<td>66.67%</td>
</tr>
<tr>
<td>R18C71</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
