--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml TOP_HEXCOUNTER.twx TOP_HEXCOUNTER.ncd -o TOP_HEXCOUNTER.twr
TOP_HEXCOUNTER.pcf -ucf TOP_HEXCOUNTER.ucf

Design file:              TOP_HEXCOUNTER.ncd
Physical constraint file: TOP_HEXCOUNTER.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIG_IN<0>   |    1.342(R)|    0.297(R)|CLK_BUFGP         |   0.000|
DIG_IN<1>   |    1.628(R)|    0.219(R)|CLK_BUFGP         |   0.000|
DIG_IN<2>   |    1.344(R)|    0.335(R)|CLK_BUFGP         |   0.000|
DIG_IN<3>   |    1.098(R)|    0.475(R)|CLK_BUFGP         |   0.000|
LOAD        |    0.363(R)|    0.985(R)|CLK_BUFGP         |   0.000|
PAUSE       |    0.344(R)|    1.000(R)|CLK_BUFGP         |   0.000|
RESET       |    1.780(R)|    0.955(R)|CLK_BUFGP         |   0.000|
START       |    0.348(R)|    0.997(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
DIG_OUT<1>    |   11.145(R)|CLK_BUFGP         |   0.000|
DIG_OUT<2>    |   11.718(R)|CLK_BUFGP         |   0.000|
DIG_OUT<3>    |   12.591(R)|CLK_BUFGP         |   0.000|
DIG_OUT<4>    |   12.023(R)|CLK_BUFGP         |   0.000|
DIG_OUT<5>    |   11.318(R)|CLK_BUFGP         |   0.000|
DIG_OUT<6>    |   11.232(R)|CLK_BUFGP         |   0.000|
DIG_OUT<7>    |   11.663(R)|CLK_BUFGP         |   0.000|
DISPLAY_SEL<0>|    8.868(R)|CLK_BUFGP         |   0.000|
DISPLAY_SEL<1>|    9.049(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.865|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 15 12:11:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



