part=xc7z007sclg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=10ns
clock_uncertainty=2ns
syn.file=accelerator.h
syn.file=accelerator.cpp
tb.file=tb_accelerator.cpp
syn.top=weighted_sum_accelerator
cosim.rtl=verilog
cosim.setup=1