[View]
Entity=ctrl_speed
Architecture=functional
TopLevelType=1
[file:.\src\asm_example.vhd]
Enabled=0
[file:.\src\counter.vhd]
Enabled=1
[file:.\src\adder_n_bits.vhd]
Enabled=1
[file:.\src\reg_nbits.vhd]
Enabled=1
[file:.\src\counter\counter.vhd]
Enabled=1
[file:.\src\counter\adder_n_bits.vhd]
Enabled=1
[file:.\src\counter\reg_nbits.vhd]
Enabled=1
[file:.\src\counter_up_down\counter.vhd]
Enabled=1
[file:.\src\counter_up_down\reg_nbits.vhd]
Enabled=1
[file:.\src\counter_up_down\adder_n_bits.vhd]
Enabled=1
[file:.\src\U0_ctrl_steps.vhd]
Enabled=1
[file:.\src\base_time.vhd]
Enabled=1
[file:.\src\U3_base_time\base_time.vhd]
Enabled=1
[file:.\src\adder_nbits.vhd]
Enabled=1
[file:.\src\U3_base_time\adder_nbits.vhd]
Enabled=1
[file:.\src\comp_n_bits.vhd]
Enabled=1
[file:.\src\U3_base_time\comp_n_bits.vhd]
Enabled=1
[file:.\src\U3_base_time\reg_nbits.vhd]
Enabled=1
[file:.\src\U2_base_time\base_time.vhd]
Enabled=1
[file:.\src\U2_base_time\adder_nbits.vhd]
Enabled=1
[file:.\src\U2_base_time\comp_n_bits.vhd]
Enabled=1
[file:.\src\U2_base_time\reg_nbits.vhd]
Enabled=1
[file:.\src\1.bde]
Enabled=1
[file:.\src\U1_ctrl_speed.bde]
Enabled=1
[file:.\src\U1_ctrl_speed.vhd]
Enabled=1
[file:.\src\U1_ctrl_speed\frec_out.vhd]
Enabled=1
[file:.\..\..\..\..\..\DispositivosDigitalesProgramables\Unidad2\Actividad4(FSMstepper)\FSM\Stepper\src\frec_out_1.asdb]
Enabled=1
[file:.\..\..\..\..\..\DispositivosDigitalesProgramables\Unidad2\Actividad4(FSMstepper)\FSM\Stepper\src\frec_out_1.awc]
Enabled=1
