// Seed: 1036502141
module module_0 ();
  assign id_1 = 1;
  assign id_2 = -1;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  parameter id_7 = -1;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = -1;
endmodule
module module_2 (
    input supply0 id_0
);
  id_2(
      .id_0(-1 + id_0),
      .id_1(1),
      .id_2(id_0),
      .id_3(id_0),
      .id_4(-1),
      .id_5(id_0 << id_0 < ""),
      .id_6(1)
  );
  wire id_3, id_4, id_5;
  assign id_2 = id_2;
  tri1 id_6;
  parameter id_7 = id_6;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_9, id_10, id_11;
  logic [7:0][1] id_12 (id_10);
endmodule
