<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/impl/gwsynthesis/DDS_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/DDS_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul  7 18:39:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1791</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>801</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>306</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>input_clk_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>input_clk_27M_ibuf/I </td>
</tr>
<tr>
<td>fg_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0/Q </td>
</tr>
<tr>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>input_clk_27M_ibuf/I</td>
<td>input_clk_27M</td>
<td>PLL_module/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>input_clk_27M</td>
<td>27.000(MHz)</td>
<td>81.360(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>fg_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">38.783(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>508.769(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>input_clk_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>input_clk_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fg_clk</td>
<td>Setup</td>
<td>-83.364</td>
<td>16</td>
</tr>
<tr>
<td>fg_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.785</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/Enable_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.385</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.615</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_1_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.615</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_10_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.592</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_11_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.224</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_0_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.224</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_3_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.224</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_4_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.224</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_5_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.146</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_7_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.146</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_13_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.119</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_8_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.088</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_2_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.878</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_6_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.878</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_9_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.878</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_12_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.726</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_14_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.350</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>MODE_BTN_module/IntBTN_s0/CE</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>3.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.599</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>STEP_BTN_module/IntBTN_s0/CE</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>2.667</td>
</tr>
<tr>
<td>19</td>
<td>1.459</td>
<td>CLK_DIV_module/n7_s2/I0</td>
<td>CLK_DIV_module/Fg_CLK_s0/D</td>
<td>fg_clk:[F]</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>-1.690</td>
<td>0.634</td>
</tr>
<tr>
<td>20</td>
<td>2.088</td>
<td>lookup_module/rom_module/prom_inst_3/DO[2]</td>
<td>OSC_module/out1_26_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.512</td>
</tr>
<tr>
<td>21</td>
<td>2.097</td>
<td>lookup_module/rom_module/prom_inst_3/DO[2]</td>
<td>OSC_module/out1_30_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.503</td>
</tr>
<tr>
<td>22</td>
<td>2.379</td>
<td>lookup_module/rom_module/prom_inst_3/DO[2]</td>
<td>OSC_module/out1_31_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.221</td>
</tr>
<tr>
<td>23</td>
<td>2.379</td>
<td>lookup_module/rom_module/prom_inst_3/DO[2]</td>
<td>OSC_module/out1_29_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.221</td>
</tr>
<tr>
<td>24</td>
<td>2.744</td>
<td>lookup_module/rom_module/prom_inst_3/DO[2]</td>
<td>OSC_module/out1_28_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.856</td>
</tr>
<tr>
<td>25</td>
<td>2.979</td>
<td>lookup_module/rom_module/prom_inst_3/DO[2]</td>
<td>OSC_module/out1_27_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.621</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.287</td>
<td>CLK_DIV_module/n7_s2/I0</td>
<td>CLK_DIV_module/Fg_CLK_s0/D</td>
<td>fg_clk:[R]</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.431</td>
<td>ROTARY_module/Address_10_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/AD[13]</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>3</td>
<td>0.447</td>
<td>ROTARY_module/Address_3_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/AD[6]</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>OSC_module/out2_30_s3/Q</td>
<td>OSC_module/out2_30_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>ROTARY_module/counter_6_s0/Q</td>
<td>ROTARY_module/counter_6_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>ROTARY_module/counter_7_s0/Q</td>
<td>ROTARY_module/counter_7_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>STEP_BTN_module/counter_19_s0/Q</td>
<td>STEP_BTN_module/counter_19_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>SAMP_module/reg_pulse_s5/Q</td>
<td>SAMP_module/reg_pulse_s5/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>MODE_BTN_module/counter_2_s0/Q</td>
<td>MODE_BTN_module/counter_2_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>MODE_BTN_module/counter_3_s0/Q</td>
<td>MODE_BTN_module/counter_3_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>MODE_BTN_module/counter_14_s0/Q</td>
<td>MODE_BTN_module/counter_14_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>MODE_BTN_module/counter_22_s0/Q</td>
<td>MODE_BTN_module/counter_22_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>RESETGEN_module/rHoldCnt_0_s1/Q</td>
<td>RESETGEN_module/rHoldCnt_0_s1/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>RESETGEN_module/rHoldCnt_1_s0/Q</td>
<td>RESETGEN_module/rHoldCnt_1_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>OSC_module/out2_0_s3/Q</td>
<td>OSC_module/out2_0_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>OSC_module/out2_7_s3/Q</td>
<td>OSC_module/out2_7_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>OSC_module/out2_12_s3/Q</td>
<td>OSC_module/out2_12_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>OSC_module/out2_13_s3/Q</td>
<td>OSC_module/out2_13_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>OSC_module/out2_14_s3/Q</td>
<td>OSC_module/out2_14_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>ROTARY_module/counter_0_s0/Q</td>
<td>ROTARY_module/counter_0_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.856</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_5/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.856</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_4/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.856</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_3/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.856</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_2/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.856</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.856</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>OSC_module/c_63_s1/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.694</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>0.600</td>
<td>4.761</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.289</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.231</td>
<td>3.103</td>
</tr>
<tr>
<td>2</td>
<td>3.663</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_5/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>3</td>
<td>3.663</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_4/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>4</td>
<td>3.663</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_3/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>5</td>
<td>3.663</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_2/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>6</td>
<td>3.663</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>7</td>
<td>3.663</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>8</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>9</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>10</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>11</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>12</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>13</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>14</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>15</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>16</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>17</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>18</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>19</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>20</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>21</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>22</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>23</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>24</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
<tr>
<td>25</td>
<td>3.670</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.612</td>
<td>3.103</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/D2_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/counter_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/counter_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/D1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/enable_counter_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>ROTARY_module/step_exp_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>INTERPOLATOR_module/delta_y_25_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>INTERPOLATOR_module/delta_y_26_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.621</td>
<td>8.871</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>ROTARY_module/B_pulse_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/Enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>27.162</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/Enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>SAMP_module/Enable_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>SAMP_module/Enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.932, 58.825%; route: 9.994, 39.369%; tC2Q: 0.458, 1.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.894</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>SAMP_module/n125_s3/I0</td>
</tr>
<tr>
<td>26.993</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n125_s3/F</td>
</tr>
<tr>
<td>26.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>SAMP_module/counter_Enable_1_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>SAMP_module/counter_Enable_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.031, 63.580%; route: 8.725, 34.602%; tC2Q: 0.458, 1.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.894</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>SAMP_module/n116_s5/I0</td>
</tr>
<tr>
<td>26.993</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n116_s5/F</td>
</tr>
<tr>
<td>26.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>SAMP_module/counter_Enable_10_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>SAMP_module/counter_Enable_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.031, 63.580%; route: 8.725, 34.602%; tC2Q: 0.458, 1.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.871</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>SAMP_module/n115_s5/I2</td>
</tr>
<tr>
<td>26.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n115_s5/F</td>
</tr>
<tr>
<td>26.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>SAMP_module/counter_Enable_11_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>SAMP_module/counter_Enable_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.031, 63.637%; route: 8.702, 34.543%; tC2Q: 0.458, 1.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.570</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>SAMP_module/n126_s3/I1</td>
</tr>
<tr>
<td>26.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n126_s3/F</td>
</tr>
<tr>
<td>26.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>SAMP_module/counter_Enable_0_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.964, 64.310%; route: 8.402, 33.844%; tC2Q: 0.458, 1.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.570</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>SAMP_module/n123_s3/I2</td>
</tr>
<tr>
<td>26.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n123_s3/F</td>
</tr>
<tr>
<td>26.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>SAMP_module/counter_Enable_3_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>SAMP_module/counter_Enable_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.964, 64.310%; route: 8.402, 33.844%; tC2Q: 0.458, 1.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.570</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>SAMP_module/n122_s3/I0</td>
</tr>
<tr>
<td>26.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n122_s3/F</td>
</tr>
<tr>
<td>26.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>SAMP_module/counter_Enable_4_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>SAMP_module/counter_Enable_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.964, 64.310%; route: 8.402, 33.844%; tC2Q: 0.458, 1.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.570</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>SAMP_module/n121_s3/I2</td>
</tr>
<tr>
<td>26.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n121_s3/F</td>
</tr>
<tr>
<td>26.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>SAMP_module/counter_Enable_5_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.964, 64.310%; route: 8.402, 33.844%; tC2Q: 0.458, 1.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.898</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>SAMP_module/n119_s36/I0</td>
</tr>
<tr>
<td>26.524</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n119_s36/F</td>
</tr>
<tr>
<td>26.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>SAMP_module/counter_Enable_7_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>SAMP_module/counter_Enable_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.558, 62.872%; route: 8.729, 35.276%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.898</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>SAMP_module/n113_s5/I0</td>
</tr>
<tr>
<td>26.524</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n113_s5/F</td>
</tr>
<tr>
<td>26.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>SAMP_module/counter_Enable_13_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>SAMP_module/counter_Enable_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.558, 62.872%; route: 8.729, 35.276%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.871</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>SAMP_module/n118_s5/I2</td>
</tr>
<tr>
<td>26.497</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n118_s5/F</td>
</tr>
<tr>
<td>26.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>SAMP_module/counter_Enable_8_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.558, 62.941%; route: 8.702, 35.204%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>24.996</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.434</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>SAMP_module/n124_s3/I2</td>
</tr>
<tr>
<td>26.466</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n124_s3/F</td>
</tr>
<tr>
<td>26.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>SAMP_module/counter_Enable_2_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>SAMP_module/counter_Enable_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.926, 64.511%; route: 8.303, 33.633%; tC2Q: 0.458, 1.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>24.996</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.434</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>SAMP_module/n120_s3/I2</td>
</tr>
<tr>
<td>26.256</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n120_s3/F</td>
</tr>
<tr>
<td>26.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>SAMP_module/counter_Enable_6_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>SAMP_module/counter_Enable_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.716, 64.206%; route: 8.303, 33.921%; tC2Q: 0.458, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>24.996</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.434</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>SAMP_module/n117_s5/I0</td>
</tr>
<tr>
<td>26.256</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n117_s5/F</td>
</tr>
<tr>
<td>26.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>SAMP_module/counter_Enable_9_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>SAMP_module/counter_Enable_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.716, 64.206%; route: 8.303, 33.921%; tC2Q: 0.458, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>24.996</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.434</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>SAMP_module/n114_s5/I0</td>
</tr>
<tr>
<td>26.256</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n114_s5/F</td>
</tr>
<tr>
<td>26.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>SAMP_module/counter_Enable_12_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>SAMP_module/counter_Enable_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.716, 64.206%; route: 8.303, 33.921%; tC2Q: 0.458, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>2.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>5.481</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][B]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.699</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[0][A]</td>
<td>SAMP_module/n179_s1/B[23]</td>
</tr>
<tr>
<td>7.982</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>9.278</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>SAMP_module/n110_s119/I3</td>
</tr>
<tr>
<td>10.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s119/F</td>
</tr>
<tr>
<td>10.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>SAMP_module/n110_s117/I1</td>
</tr>
<tr>
<td>11.409</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>SAMP_module/n110_s114/I2</td>
</tr>
<tr>
<td>13.993</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s114/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>15.473</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>15.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>SAMP_module/n110_s111/I2</td>
</tr>
<tr>
<td>16.714</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s111/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>SAMP_module/n110_s107/I2</td>
</tr>
<tr>
<td>18.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>SAMP_module/n110_s104/I2</td>
</tr>
<tr>
<td>19.784</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s104/F</td>
</tr>
<tr>
<td>20.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>21.025</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>21.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>SAMP_module/n110_s95/I2</td>
</tr>
<tr>
<td>22.057</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>SAMP_module/n110_s90/I2</td>
</tr>
<tr>
<td>23.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s90/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>SAMP_module/n110_s87/I1</td>
</tr>
<tr>
<td>23.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s87/F</td>
</tr>
<tr>
<td>23.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>SAMP_module/n110_s85/I1</td>
</tr>
<tr>
<td>25.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>25.072</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>SAMP_module/n112_s5/I2</td>
</tr>
<tr>
<td>26.104</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n112_s5/F</td>
</tr>
<tr>
<td>26.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>SAMP_module/counter_Enable_14_s0/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>SAMP_module/counter_Enable_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.964, 65.627%; route: 7.903, 32.489%; tC2Q: 0.458, 1.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>263.726</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>MODE_BTN_module/IntBTN_s2/I1</td>
</tr>
<tr>
<td>264.351</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/IntBTN_s2/F</td>
</tr>
<tr>
<td>265.055</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" font-weight:bold;">MODE_BTN_module/IntBTN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>MODE_BTN_module/IntBTN_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MODE_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>MODE_BTN_module/IntBTN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 18.287%; route: 2.334, 68.302%; tC2Q: 0.458, 13.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>264.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.907</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>STEP_BTN_module/IntBTN_s2/I1</td>
</tr>
<tr>
<td>263.968</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">STEP_BTN_module/IntBTN_s2/F</td>
</tr>
<tr>
<td>264.304</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/IntBTN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>STEP_BTN_module/IntBTN_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>STEP_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>STEP_BTN_module/IntBTN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 39.786%; route: 1.147, 43.027%; tC2Q: 0.458, 17.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>270.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.000</td>
<td>270.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>270.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/n7_s2/I0</td>
</tr>
<tr>
<td>270.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n7_s2/F</td>
</tr>
<tr>
<td>270.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.833</td>
<td>270.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>272.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_L</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>272.524</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>272.494</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>272.094</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[2]</td>
</tr>
<tr>
<td>7.998</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>OSC_module/n287_s2/I1</td>
</tr>
<tr>
<td>9.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>10.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.479</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.281</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>15.528</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>OSC_module/n271_s1/I1</td>
</tr>
<tr>
<td>16.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">OSC_module/n271_s1/F</td>
</tr>
<tr>
<td>18.258</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>OSC_module/n271_s0/I0</td>
</tr>
<tr>
<td>19.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n271_s0/F</td>
</tr>
<tr>
<td>19.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>OSC_module/out1_26_s1/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>OSC_module/out1_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.893, 45.073%; route: 6.159, 35.169%; tC2Q: 3.460, 19.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[2]</td>
</tr>
<tr>
<td>7.998</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>OSC_module/n287_s2/I1</td>
</tr>
<tr>
<td>9.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>10.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.479</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.281</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>15.508</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>OSC_module/n266_s1/I1</td>
</tr>
<tr>
<td>17.028</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>OSC_module/n267_s0/I2</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n267_s0/F</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>OSC_module/out1_30_s1/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>OSC_module/out1_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.413, 48.066%; route: 5.630, 32.166%; tC2Q: 3.460, 19.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[2]</td>
</tr>
<tr>
<td>7.998</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>OSC_module/n287_s2/I1</td>
</tr>
<tr>
<td>9.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>10.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.479</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.281</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>15.508</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>OSC_module/n266_s1/I1</td>
</tr>
<tr>
<td>17.028</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>18.177</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>OSC_module/n266_s0/I2</td>
</tr>
<tr>
<td>18.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s0/F</td>
</tr>
<tr>
<td>18.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>OSC_module/out1_31_s1/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>OSC_module/out1_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.136, 47.244%; route: 5.625, 32.665%; tC2Q: 3.460, 20.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[2]</td>
</tr>
<tr>
<td>7.998</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>OSC_module/n287_s2/I1</td>
</tr>
<tr>
<td>9.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>10.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.479</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.281</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>15.508</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>OSC_module/n266_s1/I1</td>
</tr>
<tr>
<td>17.028</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>18.177</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>OSC_module/n268_s0/I2</td>
</tr>
<tr>
<td>18.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n268_s0/F</td>
</tr>
<tr>
<td>18.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" font-weight:bold;">OSC_module/out1_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>OSC_module/out1_29_s1/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>OSC_module/out1_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.136, 47.244%; route: 5.625, 32.665%; tC2Q: 3.460, 20.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[2]</td>
</tr>
<tr>
<td>7.998</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>OSC_module/n287_s2/I1</td>
</tr>
<tr>
<td>9.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>10.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.479</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.281</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>15.508</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>OSC_module/n266_s1/I1</td>
</tr>
<tr>
<td>17.028</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>18.008</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/n269_s0/I2</td>
</tr>
<tr>
<td>18.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n269_s0/F</td>
</tr>
<tr>
<td>18.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/out1_28_s1/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/out1_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.940, 47.104%; route: 5.456, 32.369%; tC2Q: 3.460, 20.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>5.238</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[2]</td>
</tr>
<tr>
<td>7.998</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>OSC_module/n287_s2/I1</td>
</tr>
<tr>
<td>9.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>10.145</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>10.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C38[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.479</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.281</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>OSC_module/n266_s3/I3</td>
</tr>
<tr>
<td>15.528</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s3/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>OSC_module/n270_s1/I1</td>
</tr>
<tr>
<td>16.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n270_s1/F</td>
</tr>
<tr>
<td>17.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>OSC_module/n270_s0/I0</td>
</tr>
<tr>
<td>18.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" background: #97FFFF;">OSC_module/n270_s0/F</td>
</tr>
<tr>
<td>18.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">OSC_module/out1_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>OSC_module/out1_27_s1/CLK</td>
</tr>
<tr>
<td>21.378</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>OSC_module/out1_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.487, 45.045%; route: 5.674, 34.138%; tC2Q: 3.460, 20.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>500.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>500.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/n7_s2/I0</td>
</tr>
<tr>
<td>500.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n7_s2/F</td>
</tr>
<tr>
<td>500.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_L</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>501.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>501.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>501.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>ROTARY_module/Address_10_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_10_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 43.029%; tC2Q: 0.333, 56.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>ROTARY_module/Address_3_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C41[2][B]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_3_s0/Q</td>
</tr>
<tr>
<td>1.851</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_30_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_30_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>OSC_module/out2_30_s3/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_30_s3/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>OSC_module/n367_s4/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n367_s4/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_30_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>OSC_module/out2_30_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>OSC_module/out2_30_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>ROTARY_module/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>ROTARY_module/n370_s2/I3</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n370_s2/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>ROTARY_module/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>ROTARY_module/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>ROTARY_module/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>ROTARY_module/n369_s2/I1</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n369_s2/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>ROTARY_module/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>ROTARY_module/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>STEP_BTN_module/counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_BTN_module/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>STEP_BTN_module/counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/counter_19_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>STEP_BTN_module/n57_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" background: #97FFFF;">STEP_BTN_module/n57_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">STEP_BTN_module/counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>STEP_BTN_module/counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>STEP_BTN_module/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/reg_pulse_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/reg_pulse_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>SAMP_module/reg_pulse_s5/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/reg_pulse_s5/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>SAMP_module/n184_s5/I0</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n184_s5/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/reg_pulse_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>SAMP_module/reg_pulse_s5/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>SAMP_module/reg_pulse_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>MODE_BTN_module/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>MODE_BTN_module/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>MODE_BTN_module/n74_s3/I0</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/n74_s3/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>MODE_BTN_module/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>MODE_BTN_module/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>MODE_BTN_module/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>MODE_BTN_module/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C40[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>MODE_BTN_module/n73_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/n73_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>MODE_BTN_module/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>MODE_BTN_module/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>MODE_BTN_module/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>MODE_BTN_module/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>MODE_BTN_module/n62_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/n62_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>MODE_BTN_module/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>MODE_BTN_module/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>MODE_BTN_module/counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>MODE_BTN_module/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_22_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>MODE_BTN_module/n54_s1/I2</td>
</tr>
<tr>
<td>1.958</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">MODE_BTN_module/n54_s1/F</td>
</tr>
<tr>
<td>1.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>MODE_BTN_module/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>MODE_BTN_module/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rHoldCnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rHoldCnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_0_s1/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s4/I0</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/rHoldCnt_0_s4/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>RESETGEN_module/rHoldCnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>RESETGEN_module/n134_s3/I1</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n134_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C21[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>RESETGEN_module/n55_s3/I1</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n55_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_8_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>RESETGEN_module/n48_s3/I0</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n48_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_12_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>RESETGEN_module/n44_s3/I3</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n44_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_14_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>RESETGEN_module/n42_s3/I2</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n42_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_20_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>RESETGEN_module/n36_s3/I0</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n36_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>OSC_module/out2_0_s3/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_0_s3/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>OSC_module/n397_s4/I3</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n397_s4/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>OSC_module/out2_0_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>OSC_module/out2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>OSC_module/out2_7_s3/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_7_s3/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>OSC_module/n390_s4/I2</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n390_s4/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>OSC_module/out2_7_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>OSC_module/out2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_12_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>OSC_module/out2_12_s3/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_12_s3/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>OSC_module/n385_s4/I2</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n385_s4/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>OSC_module/out2_12_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>OSC_module/out2_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>OSC_module/out2_13_s3/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_13_s3/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>OSC_module/n384_s4/I2</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n384_s4/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>OSC_module/out2_13_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>OSC_module/out2_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>OSC_module/out2_14_s3/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_14_s3/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>OSC_module/n383_s4/I2</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n383_s4/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>OSC_module/out2_14_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>OSC_module/out2_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>ROTARY_module/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>ROTARY_module/n376_s3/I0</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n376_s3/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>ROTARY_module/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>ROTARY_module/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td>261.543</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td>261.543</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td>261.543</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td>261.543</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td>261.543</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td>261.543</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/c_63_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[4]</td>
<td style=" font-weight:bold;">OSC_module/c_63_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4]</td>
<td>OSC_module/c_63_s1/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSC_module/c_63_s1</td>
</tr>
<tr>
<td>261.692</td>
<td>-0.056</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4]</td>
<td>OSC_module/c_63_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[B]</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[B]</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT2[A]</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.517</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.616</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>266.399</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>261.748</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td>261.705</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.081%; route: 3.204, 67.293%; tC2Q: 0.458, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_L</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td>1.302</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td>1.302</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td>1.302</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td>1.302</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td>1.302</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td>1.302</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[B]</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[B]</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT8[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT2[A]</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>288</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.965</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>289</td>
<td>R5C35[0][A]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td>1.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.330%; route: 2.046, 65.929%; tC2Q: 0.333, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/D2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/D2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/D2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/D1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/D1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/D1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/enable_counter_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/enable_counter_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/enable_counter_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROTARY_module/step_exp_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>ROTARY_module/step_exp_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>ROTARY_module/step_exp_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>INTERPOLATOR_module/delta_y_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>INTERPOLATOR_module/delta_y_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>INTERPOLATOR_module/delta_y_25_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>INTERPOLATOR_module/delta_y_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>INTERPOLATOR_module/delta_y_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>INTERPOLATOR_module/delta_y_26_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROTARY_module/B_pulse_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>12.379</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>ROTARY_module/B_pulse_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>ROTARY_module/B_pulse_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>289</td>
<td>fg_clk</td>
<td>-5.785</td>
<td>2.379</td>
</tr>
<tr>
<td>288</td>
<td>n6_6</td>
<td>-4.856</td>
<td>2.782</td>
</tr>
<tr>
<td>66</td>
<td>n168_15</td>
<td>7.233</td>
<td>1.904</td>
</tr>
<tr>
<td>41</td>
<td>wire_enable</td>
<td>13.620</td>
<td>4.422</td>
</tr>
<tr>
<td>34</td>
<td>input_clk_27M_d</td>
<td>-4.856</td>
<td>1.546</td>
</tr>
<tr>
<td>30</td>
<td>Enable_delay</td>
<td>16.354</td>
<td>1.965</td>
</tr>
<tr>
<td>30</td>
<td>wire_mode[2]</td>
<td>-5.785</td>
<td>1.832</td>
</tr>
<tr>
<td>28</td>
<td>out1_30_44</td>
<td>10.380</td>
<td>1.335</td>
</tr>
<tr>
<td>27</td>
<td>wire_out2[31]</td>
<td>14.770</td>
<td>2.145</td>
</tr>
<tr>
<td>24</td>
<td>enable_counter_9</td>
<td>12.251</td>
<td>0.892</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C14</td>
<td>90.28%</td>
</tr>
<tr>
<td>R15C40</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C40</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C38</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C38</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C39</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C15</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R23C23</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
