//
// Written by Synplify Pro 
// Product Version "R-2021.03LR-SP1"
// Program "Synplify Pro", Mapper "map202103lat, Build 074R"
// Wed Mar 23 10:33:02 2022
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\lscc\radiant\3.1\synpbase\lib\generic\ice40up.v "
// file 1 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\hypermods.v "
// file 2 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\umr_capim.v "
// file 3 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\scemi_objects.v "
// file 4 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ice40up.v "
// file 6 "\c:\lscc\radiant\3.1\ip\pmi\pmi_addsub.v "
// file 7 "\c:\lscc\radiant\3.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v "
// file 8 "\c:\lscc\radiant\3.1\ip\pmi\pmi_add.v "
// file 9 "\c:\lscc\radiant\3.1\ip\pmi\../common/adder/rtl\lscc_adder.v "
// file 10 "\c:\lscc\radiant\3.1\ip\pmi\pmi_complex_mult.v "
// file 11 "\c:\lscc\radiant\3.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v "
// file 12 "\c:\lscc\radiant\3.1\ip\pmi\pmi_counter.v "
// file 13 "\c:\lscc\radiant\3.1\ip\pmi\../common/counter/rtl\lscc_cntr.v "
// file 14 "\c:\lscc\radiant\3.1\ip\pmi\pmi_fifo.v "
// file 15 "\c:\lscc\radiant\3.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v "
// file 16 "\c:\lscc\radiant\3.1\ip\pmi\pmi_fifo_dc.v "
// file 17 "\c:\lscc\radiant\3.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v "
// file 18 "\c:\lscc\radiant\3.1\ip\pmi\pmi_mac.v "
// file 19 "\c:\lscc\radiant\3.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v "
// file 20 "\c:\lscc\radiant\3.1\ip\pmi\pmi_multaddsubsum.v "
// file 21 "\c:\lscc\radiant\3.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v "
// file 22 "\c:\lscc\radiant\3.1\ip\pmi\pmi_multaddsub.v "
// file 23 "\c:\lscc\radiant\3.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v "
// file 24 "\c:\lscc\radiant\3.1\ip\pmi\pmi_mult.v "
// file 25 "\c:\lscc\radiant\3.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v "
// file 26 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dp.v "
// file 27 "\c:\lscc\radiant\3.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v "
// file 28 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dq.v "
// file 29 "\c:\lscc\radiant\3.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v "
// file 30 "\c:\lscc\radiant\3.1\ip\pmi\pmi_rom.v "
// file 31 "\c:\lscc\radiant\3.1\ip\pmi\../common/rom/rtl\lscc_rom.v "
// file 32 "\c:\lscc\radiant\3.1\ip\pmi\pmi_sub.v "
// file 33 "\c:\lscc\radiant\3.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v "
// file 34 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dp_be.v "
// file 35 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dq_be.v "
// file 36 "\c:\lscc\radiant\3.1\ip\pmi\pmi_dsp.v "
// file 37 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\ice40_himax_signdet_clkgen.v "
// file 38 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\lsc_ml_ice40_himax_signdet_top.v "
// file 39 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\signdet_post.v "
// file 40 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\signdet_decision_filter.v "
// file 41 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\himax_led_strobe.v "
// file 42 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\strobe_ctl.v "
// file 43 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\lsc_i2cs_signdet.v "
// file 44 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\ice40_resetn.v "
// file 45 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_i2cm.v "
// file 46 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_i2cm_16.v "
// file 47 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_i2cm_himax.v "
// file 48 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_i2cs.v "
// file 49 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_i2cs_fsm.v "
// file 50 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_led_con.v "
// file 51 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\lsc_uart.v "
// file 52 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\spi_loader_spram.v "
// file 53 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\spi_loader_tri_spram.v "
// file 54 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\spi_loader_wrap.v "
// file 55 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\spi_lcd_tx.v "
// file 56 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\ice40_himax_video_process_128_32_wide_br.v "
// file 57 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\ice40_himax_video_process_128_32_seq_wide_br.v "
// file 58 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram1024x8\rtl\dpram1024x8.v "
// file 59 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram256x16\rtl\dpram256x16.v "
// file 60 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram_oled_fifo\rtl\dpram_oled_fifo.v "
// file 61 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram256x32\rtl\dpram256x32.v "
// file 62 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram2048x8\rtl\dpram2048x8.v "
// file 63 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram4096x8\rtl\dpram4096x8.v "
// file 64 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\dpram_lcd_fifo\rtl\dpram_lcd_fifo.v "
// file 65 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\radiant_mem\rom_himax_cfg_20fps_ir\rtl\rom_himax_cfg_20fps_ir.v "
// file 66 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\ice40_himax_upduino2_signdet\cnn_accel\rtl\cnn_accel.v "
// file 67 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\ice40_himax_upduino2_signdet\i2c\rtl\i2c.v "
// file 68 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\src\common\spi_loader_ebram.v "
// file 69 "\c:\lscc\radiant\3.1\synpbase\lib\nlconst.dat "
// file 70 "\c:\users\lunar\desktop\ice40 ultraplus hand gesture detection\ice40 ultraplus hand gesture detection design\hand_gesture_rtl\ice40_himax_upduino2_signdet\impl_1\ice40_himax_upduino2_signdet_impl_1_cpe.ldc "
// file 71 "\c:/users/lunar/desktop/ice40 ultraplus hand gesture detection/ice40 ultraplus hand gesture detection design/hand_gesture_rtl/ice40_himax_upduino2_signdet/impl_1/ice40_himax_upduino2_signdet_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module ice40_himax_signdet_clkgen_0_0_0_1_2_3_7_6 (
  lcd_resetn_c_i,
  clk,
  w_init
)
;
input lcd_resetn_c_i ;
input clk ;
output w_init ;
wire lcd_resetn_c_i ;
wire clk ;
wire w_init ;
wire VCC ;
wire GND_x ;
wire GND ;
// @37:234
  FD1P3DZ o_init (
	.Q(w_init),
	.D(VCC),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ice40_himax_signdet_clkgen_0_0_0_1_2_3_7_6 */

module ice40_resetn (
  clk_i,
  lcd_resetn_c_i,
  lcd_resetn_c
)
;
input clk_i ;
output lcd_resetn_c_i ;
output lcd_resetn_c ;
wire clk_i ;
wire lcd_resetn_c_i ;
wire lcd_resetn_c ;
wire [7:1] fabvar_0;
wire [0:0] fabvar_0_i;
wire [7:1] cnt_in_1;
wire un3_cnt_en_4 ;
wire un3_cnt_en_3 ;
wire un3_cnt_en_i ;
wire GND ;
wire N_885 ;
wire u_r_resetn0_RNO ;
wire cnt_in_1_cry_5 ;
wire cnt_in_1_cry_6_c_0_COUT ;
wire cnt_in_1_cry_3 ;
wire cnt_in_1_cry_1 ;
wire VCC ;
wire N_1 ;
  LUT4 \u_cnt_reg[4]_RNI4PBA  (
	.A(un3_cnt_en_4),
	.B(un3_cnt_en_3),
	.C(fabvar_0[5]),
	.D(fabvar_0[4]),
	.Z(un3_cnt_en_i)
);
defparam \u_cnt_reg[4]_RNI4PBA .INIT="0x7FFF";
  LUT4 \u_cnt_reg[6]_RNIF4J2  (
	.A(fabvar_0[6]),
	.B(fabvar_0[7]),
	.C(GND),
	.D(GND),
	.Z(un3_cnt_en_3)
);
defparam \u_cnt_reg[6]_RNIF4J2 .INIT="0x8888";
  LUT4 u_r_resetn0_RNIPFH8 (
	.A(lcd_resetn_c),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(lcd_resetn_c_i)
);
defparam u_r_resetn0_RNIPFH8.INIT="0x5555";
  LUT4 \u_cnt_reg[0]_RNO  (
	.A(N_885),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(fabvar_0_i[0])
);
defparam \u_cnt_reg[0]_RNO .INIT="0x5555";
  LUT4 \u_cnt_reg[1]_RNIAK55  (
	.A(N_885),
	.B(fabvar_0[1]),
	.C(fabvar_0[2]),
	.D(fabvar_0[3]),
	.Z(un3_cnt_en_4)
);
defparam \u_cnt_reg[1]_RNIAK55 .INIT="0x8000";
  LUT4 u_r_resetn0_RNO_cZ (
	.A(fabvar_0[4]),
	.B(fabvar_0[5]),
	.C(un3_cnt_en_3),
	.D(un3_cnt_en_4),
	.Z(u_r_resetn0_RNO)
);
defparam u_r_resetn0_RNO_cZ.INIT="0x8000";
// @44:68
  CCU2_B cnt_in_1_cry_6_c_0 (
	.CIN(cnt_in_1_cry_5),
	.A0(GND),
	.A1(fabvar_0[7]),
	.B0(fabvar_0[6]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(cnt_in_1_cry_6_c_0_COUT),
	.S0(cnt_in_1[6]),
	.S1(cnt_in_1[7])
);
defparam cnt_in_1_cry_6_c_0.INIT0="0x9966";
defparam cnt_in_1_cry_6_c_0.INIT1="0x55AA";
// @44:68
  CCU2_B cnt_in_1_cry_4_c_0 (
	.CIN(cnt_in_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(fabvar_0[4]),
	.B1(fabvar_0[5]),
	.C0(GND),
	.C1(GND),
	.COUT(cnt_in_1_cry_5),
	.S0(cnt_in_1[4]),
	.S1(cnt_in_1[5])
);
defparam cnt_in_1_cry_4_c_0.INIT0="0x9966";
defparam cnt_in_1_cry_4_c_0.INIT1="0x9966";
// @44:68
  CCU2_B cnt_in_1_cry_2_c_0 (
	.CIN(cnt_in_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(fabvar_0[2]),
	.B1(fabvar_0[3]),
	.C0(GND),
	.C1(GND),
	.COUT(cnt_in_1_cry_3),
	.S0(cnt_in_1[2]),
	.S1(cnt_in_1[3])
);
defparam cnt_in_1_cry_2_c_0.INIT0="0x9966";
defparam cnt_in_1_cry_2_c_0.INIT1="0x9966";
// @44:68
  CCU2_B cnt_in_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_885),
	.B1(fabvar_0[1]),
	.C0(N_885),
	.C1(GND),
	.COUT(cnt_in_1_cry_1),
	.S0(N_1),
	.S1(cnt_in_1[1])
);
defparam cnt_in_1_cry_1_c_0.INIT0="0xC33C";
defparam cnt_in_1_cry_1_c_0.INIT1="0x9966";
// @44:56
  FD1P3XZ u_r_resetn0 (
	.D(VCC),
	.SP(u_r_resetn0_RNO),
	.CK(clk_i),
	.SR(GND),
	.Q(lcd_resetn_c)
);
defparam u_r_resetn0.REGSET="RESET";
defparam u_r_resetn0.SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[7]  (
	.D(cnt_in_1[7]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[7])
);
defparam \u_cnt_reg[7] .REGSET="RESET";
defparam \u_cnt_reg[7] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[6]  (
	.D(cnt_in_1[6]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[6])
);
defparam \u_cnt_reg[6] .REGSET="RESET";
defparam \u_cnt_reg[6] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[5]  (
	.D(cnt_in_1[5]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[5])
);
defparam \u_cnt_reg[5] .REGSET="RESET";
defparam \u_cnt_reg[5] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[4]  (
	.D(cnt_in_1[4]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[4])
);
defparam \u_cnt_reg[4] .REGSET="RESET";
defparam \u_cnt_reg[4] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[3]  (
	.D(cnt_in_1[3]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[3])
);
defparam \u_cnt_reg[3] .REGSET="RESET";
defparam \u_cnt_reg[3] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[2]  (
	.D(cnt_in_1[2]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[2])
);
defparam \u_cnt_reg[2] .REGSET="RESET";
defparam \u_cnt_reg[2] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[1]  (
	.D(cnt_in_1[1]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[1])
);
defparam \u_cnt_reg[1] .REGSET="RESET";
defparam \u_cnt_reg[1] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[0]  (
	.D(fabvar_0_i[0]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(N_885)
);
defparam \u_cnt_reg[0] .REGSET="RESET";
defparam \u_cnt_reg[0] .SRMODE="CE_OVER_LSR";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ice40_resetn */

module lsc_i2cm_16 (
  state,
  i2c_cmd,
  ofs_addr,
  i2c_cnte_0,
  i2c_running,
  r_scl_out_1z,
  lcd_resetn_c_i,
  clk,
  r_sda_out_1z
)
;
input [2:0] state ;
input [7:0] i2c_cmd ;
input [15:0] ofs_addr ;
output i2c_cnte_0 ;
output i2c_running ;
output r_scl_out_1z ;
input lcd_resetn_c_i ;
input clk ;
output r_sda_out_1z ;
wire i2c_cnte_0 ;
wire i2c_running ;
wire r_scl_out_1z ;
wire lcd_resetn_c_i ;
wire clk ;
wire r_sda_out_1z ;
wire [5:0] interval_cnt_lm;
wire [7:0] main_cnt;
wire [7:0] main_cnt_lm;
wire [15:0] ofs_addr_lat;
wire [7:0] wr_data_lat;
wire [6:0] main_cnt_cry;
wire [4:0] interval_cnt_cry;
wire r_sda_out_71 ;
wire VCC ;
wire r_scl_out_11 ;
wire tick_5 ;
wire tick_4_i ;
wire tick_3_i ;
wire tick_2_i ;
wire tick_1_i ;
wire tick_0 ;
wire un1_tick_0_i ;
wire i2c_done ;
wire done6 ;
wire GND ;
wire i2c_running_i ;
wire running ;
wire done6_0 ;
wire done6_3 ;
wire N_67 ;
wire N_77 ;
wire r_sda_out_71_30_1 ;
wire N_79 ;
wire N_67_0 ;
wire N_70 ;
wire r_sda_out_71_13_ns_1 ;
wire N_62 ;
wire r_sda_out_71_25_ns_1 ;
wire N_83 ;
wire N_86 ;
wire N_87 ;
wire N_56 ;
wire N_63 ;
wire N_64 ;
wire N_55 ;
wire done6_5 ;
wire done6_2 ;
wire N_59 ;
wire N_63_0 ;
wire N_64_0 ;
wire N_68 ;
wire N_84 ;
wire un1_dev_addr_lat3_0_58_a3_2 ;
wire tick_NE_3 ;
wire r_scl_out74_2 ;
wire N_59_0 ;
wire done6_4 ;
wire r_scl_out_11_sn_N_2 ;
wire N_116_0_i ;
wire N_80 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_17 ;
wire N_16 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
// @46:115
  FD1P3BZ r_sda_out (
	.Q(r_sda_out_1z),
	.D(r_sda_out_71),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:90
  FD1P3BZ r_scl_out (
	.Q(r_scl_out_1z),
	.D(r_scl_out_11),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[5]  (
	.Q(tick_5),
	.D(interval_cnt_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[4]  (
	.Q(tick_4_i),
	.D(interval_cnt_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[3]  (
	.Q(tick_3_i),
	.D(interval_cnt_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[2]  (
	.Q(tick_2_i),
	.D(interval_cnt_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[1]  (
	.Q(tick_1_i),
	.D(interval_cnt_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[0]  (
	.Q(tick_0),
	.D(interval_cnt_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:63
  FD1P3DZ \main_cnt_Z[7]  (
	.Q(main_cnt[7]),
	.D(main_cnt_lm[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[6]  (
	.Q(main_cnt[6]),
	.D(main_cnt_lm[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[5]  (
	.Q(main_cnt[5]),
	.D(main_cnt_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[4]  (
	.Q(main_cnt[4]),
	.D(main_cnt_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[3]  (
	.Q(main_cnt[3]),
	.D(main_cnt_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[2]  (
	.Q(main_cnt[2]),
	.D(main_cnt_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[1]  (
	.Q(main_cnt[1]),
	.D(main_cnt_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[0]  (
	.Q(main_cnt[0]),
	.D(main_cnt_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:82
  FD1P3DZ done (
	.Q(i2c_done),
	.D(done6),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[15]  (
	.Q(ofs_addr_lat[15]),
	.D(ofs_addr[15]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[14]  (
	.Q(ofs_addr_lat[14]),
	.D(ofs_addr[14]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[13]  (
	.Q(ofs_addr_lat[13]),
	.D(ofs_addr[13]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[12]  (
	.Q(ofs_addr_lat[12]),
	.D(ofs_addr[12]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[11]  (
	.Q(ofs_addr_lat[11]),
	.D(ofs_addr[11]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[10]  (
	.Q(ofs_addr_lat[10]),
	.D(ofs_addr[10]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[9]  (
	.Q(ofs_addr_lat[9]),
	.D(ofs_addr[9]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[8]  (
	.Q(ofs_addr_lat[8]),
	.D(ofs_addr[8]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[7]  (
	.Q(ofs_addr_lat[7]),
	.D(ofs_addr[7]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[6]  (
	.Q(ofs_addr_lat[6]),
	.D(ofs_addr[6]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[5]  (
	.Q(ofs_addr_lat[5]),
	.D(ofs_addr[5]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[4]  (
	.Q(ofs_addr_lat[4]),
	.D(ofs_addr[4]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[3]  (
	.Q(ofs_addr_lat[3]),
	.D(ofs_addr[3]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[2]  (
	.Q(ofs_addr_lat[2]),
	.D(ofs_addr[2]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[1]  (
	.Q(ofs_addr_lat[1]),
	.D(ofs_addr[1]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[0]  (
	.Q(ofs_addr_lat[0]),
	.D(ofs_addr[0]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[7]  (
	.Q(wr_data_lat[7]),
	.D(i2c_cmd[7]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[6]  (
	.Q(wr_data_lat[6]),
	.D(i2c_cmd[6]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[5]  (
	.Q(wr_data_lat[5]),
	.D(i2c_cmd[5]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[4]  (
	.Q(wr_data_lat[4]),
	.D(i2c_cmd[4]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[3]  (
	.Q(wr_data_lat[3]),
	.D(i2c_cmd[3]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[2]  (
	.Q(wr_data_lat[2]),
	.D(i2c_cmd[2]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[1]  (
	.Q(wr_data_lat[1]),
	.D(i2c_cmd[1]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[0]  (
	.Q(wr_data_lat[0]),
	.D(i2c_cmd[0]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:75
  FD1P3DZ running_Z (
	.Q(i2c_running),
	.D(running),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 done_RNO_1 (
	.A(done6_0),
	.B(i2c_running),
	.C(main_cnt[6]),
	.D(main_cnt[5]),
	.Z(done6_3)
);
defparam done_RNO_1.INIT="0x0008";
  LUT4 done_RNI2F1I (
	.A(i2c_done),
	.B(state[2]),
	.C(state[1]),
	.D(state[0]),
	.Z(i2c_cnte_0)
);
defparam done_RNI2F1I.INIT="0x5554";
  LUT4 r_sda_out_RNO_3 (
	.A(N_67),
	.B(N_77),
	.C(main_cnt[6]),
	.D(r_sda_out_71_30_1),
	.Z(N_79)
);
defparam r_sda_out_RNO_3.INIT="0xA0CF";
  LUT4 r_sda_out_RNO_10 (
	.A(N_67_0),
	.B(N_70),
	.C(main_cnt[2]),
	.D(main_cnt[6]),
	.Z(r_sda_out_71_30_1)
);
defparam r_sda_out_RNO_10.INIT="0x0F35";
  LUT4 r_sda_out_RNO_12 (
	.A(main_cnt[3]),
	.B(ofs_addr_lat[3]),
	.C(ofs_addr_lat[7]),
	.D(r_sda_out_71_13_ns_1),
	.Z(N_62)
);
defparam r_sda_out_RNO_12.INIT="0xA0DD";
  LUT4 r_sda_out_RNO_18 (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(ofs_addr_lat[5]),
	.D(ofs_addr_lat[8]),
	.Z(r_sda_out_71_13_ns_1)
);
defparam r_sda_out_RNO_18.INIT="0x2637";
  LUT4 r_sda_out_RNO_8 (
	.A(main_cnt[3]),
	.B(ofs_addr_lat[0]),
	.C(r_sda_out_71_25_ns_1),
	.D(wr_data_lat[5]),
	.Z(N_67)
);
defparam r_sda_out_RNO_8.INIT="0x8F85";
  LUT4 r_sda_out_RNO_14 (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(ofs_addr_lat[2]),
	.D(wr_data_lat[7]),
	.Z(r_sda_out_71_25_ns_1)
);
defparam r_sda_out_RNO_14.INIT="0x2367";
  LUT4 r_sda_out_RNO_1 (
	.A(N_83),
	.B(N_86),
	.C(main_cnt[2]),
	.D(GND),
	.Z(N_87)
);
defparam r_sda_out_RNO_1.INIT="0xCACA";
  LUT4 r_sda_out_RNO_2 (
	.A(N_56),
	.B(N_63),
	.C(main_cnt[6]),
	.D(GND),
	.Z(N_64)
);
defparam r_sda_out_RNO_2.INIT="0xCACA";
  LUT4 \main_cnt_RNIGOB8[7]  (
	.A(main_cnt[3]),
	.B(main_cnt[7]),
	.C(GND),
	.D(GND),
	.Z(done6_0)
);
defparam \main_cnt_RNIGOB8[7] .INIT="0x4444";
  LUT4 \main_cnt_RNIDLB8[3]  (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(GND),
	.D(GND),
	.Z(N_55)
);
defparam \main_cnt_RNIDLB8[3] .INIT="0x4444";
  LUT4 \main_cnt_RNIHPB8[5]  (
	.A(main_cnt[5]),
	.B(main_cnt[6]),
	.C(GND),
	.D(GND),
	.Z(done6_5)
);
defparam \main_cnt_RNIHPB8[5] .INIT="0x1111";
  LUT4 \main_cnt_RNICKB8[2]  (
	.A(main_cnt[2]),
	.B(main_cnt[4]),
	.C(GND),
	.D(GND),
	.Z(done6_2)
);
defparam \main_cnt_RNICKB8[2] .INIT="0x8888";
  LUT4 running_RNIJ4Q4 (
	.A(i2c_running),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(i2c_running_i)
);
defparam running_RNIJ4Q4.INIT="0x5555";
  LUT4 r_sda_out_RNO_19 (
	.A(main_cnt[4]),
	.B(ofs_addr_lat[6]),
	.C(ofs_addr_lat[9]),
	.D(GND),
	.Z(N_59)
);
defparam r_sda_out_RNO_19.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_20 (
	.A(main_cnt[4]),
	.B(ofs_addr_lat[11]),
	.C(ofs_addr_lat[15]),
	.D(GND),
	.Z(N_63_0)
);
defparam r_sda_out_RNO_20.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_21 (
	.A(main_cnt[4]),
	.B(ofs_addr_lat[10]),
	.C(ofs_addr_lat[14]),
	.D(GND),
	.Z(N_64_0)
);
defparam r_sda_out_RNO_21.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_15 (
	.A(main_cnt[4]),
	.B(ofs_addr_lat[1]),
	.C(wr_data_lat[6]),
	.D(GND),
	.Z(N_68)
);
defparam r_sda_out_RNO_15.INIT="0xE4E4";
  LUT4 r_sda_out_RNO_11 (
	.A(main_cnt[1]),
	.B(main_cnt[4]),
	.C(wr_data_lat[2]),
	.D(GND),
	.Z(N_84)
);
defparam r_sda_out_RNO_11.INIT="0xB8B8";
  LUT4 \main_cnt_RNIM6NG[0]  (
	.A(main_cnt[0]),
	.B(main_cnt[1]),
	.C(main_cnt[2]),
	.D(main_cnt[7]),
	.Z(un1_dev_addr_lat3_0_58_a3_2)
);
defparam \main_cnt_RNIM6NG[0] .INIT="0x8000";
  LUT4 \interval_cnt_RNIIADU[0]  (
	.A(tick_0),
	.B(tick_1_i),
	.C(tick_2_i),
	.D(tick_3_i),
	.Z(tick_NE_3)
);
defparam \interval_cnt_RNIIADU[0] .INIT="0x4000";
  LUT4 r_scl_out_RNO_1 (
	.A(main_cnt[2]),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(main_cnt[7]),
	.Z(r_scl_out74_2)
);
defparam r_scl_out_RNO_1.INIT="0x0001";
  LUT4 r_sda_out_RNO_4 (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(wr_data_lat[1]),
	.D(wr_data_lat[3]),
	.Z(N_83)
);
defparam r_sda_out_RNO_4.INIT="0xFDEC";
  LUT4 r_sda_out_RNO_13 (
	.A(N_59),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(ofs_addr_lat[4]),
	.Z(N_59_0)
);
defparam r_sda_out_RNO_13.INIT="0xEE2E";
  LUT4 r_sda_out_RNO_16 (
	.A(N_63_0),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(ofs_addr_lat[13]),
	.Z(N_67_0)
);
defparam r_sda_out_RNO_16.INIT="0xB888";
  LUT4 r_sda_out_RNO_17 (
	.A(N_64_0),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(ofs_addr_lat[12]),
	.Z(N_70)
);
defparam r_sda_out_RNO_17.INIT="0xBB8B";
  LUT4 r_sda_out_RNO_9 (
	.A(N_68),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(wr_data_lat[4]),
	.Z(N_77)
);
defparam r_sda_out_RNO_9.INIT="0xEE2E";
  LUT4 r_sda_out_RNO_5 (
	.A(N_84),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(wr_data_lat[0]),
	.Z(N_86)
);
defparam r_sda_out_RNO_5.INIT="0xEEE2";
  LUT4 running_RNO (
	.A(i2c_done),
	.B(i2c_running),
	.C(state[0]),
	.D(state[1]),
	.Z(running)
);
defparam running_RNO.INIT="0x5444";
  LUT4 done_RNO_0 (
	.A(done6_2),
	.B(done6_3),
	.C(main_cnt[0]),
	.D(main_cnt[1]),
	.Z(done6_4)
);
defparam done_RNO_0.INIT="0x8000";
  LUT4 r_sda_out_RNO_6 (
	.A(main_cnt[1]),
	.B(main_cnt[2]),
	.C(main_cnt[3]),
	.D(main_cnt[4]),
	.Z(N_56)
);
defparam r_sda_out_RNO_6.INIT="0x0C31";
  LUT4 r_scl_out_RNO_0 (
	.A(done6_0),
	.B(done6_2),
	.C(done6_5),
	.D(r_scl_out74_2),
	.Z(r_scl_out_11_sn_N_2)
);
defparam r_scl_out_RNO_0.INIT="0x0F7F";
  LUT4 r_sda_out_RNO_7 (
	.A(N_62),
	.B(N_59_0),
	.C(main_cnt[2]),
	.D(GND),
	.Z(N_63)
);
defparam r_sda_out_RNO_7.INIT="0xACAC";
  LUT4 done_RNO (
	.A(done6_4),
	.B(tick_4_i),
	.C(tick_5),
	.D(tick_NE_3),
	.Z(done6)
);
defparam done_RNO.INIT="0x0800";
  LUT4 \interval_cnt_RNIKAEI1[4]  (
	.A(i2c_running),
	.B(tick_4_i),
	.C(tick_5),
	.D(tick_NE_3),
	.Z(un1_tick_0_i)
);
defparam \interval_cnt_RNIKAEI1[4] .INIT="0x5D55";
  LUT4 running_RNI7Q861 (
	.A(i2c_running),
	.B(N_55),
	.C(done6_5),
	.D(un1_dev_addr_lat3_0_58_a3_2),
	.Z(N_116_0_i)
);
defparam running_RNI7Q861.INIT="0xD555";
  LUT4 r_scl_out_RNO (
	.A(done6_2),
	.B(main_cnt[0]),
	.C(main_cnt[1]),
	.D(r_scl_out_11_sn_N_2),
	.Z(r_scl_out_11)
);
defparam r_scl_out_RNO.INIT="0x3CBD";
  LUT4 r_sda_out_RNO_0 (
	.A(N_64),
	.B(N_79),
	.C(main_cnt[5]),
	.D(GND),
	.Z(N_80)
);
defparam r_sda_out_RNO_0.INIT="0xCACA";
  LUT4 r_sda_out_RNO (
	.A(N_80),
	.B(N_87),
	.C(done6_5),
	.D(main_cnt[7]),
	.Z(r_sda_out_71)
);
defparam r_sda_out_RNO.INIT="0xCFAA";
  CCU2_B \main_cnt_RNO[7]  (
	.CIN(main_cnt_cry[6]),
	.A0(main_cnt[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_116_0_i),
	.C1(GND),
	.COUT(N_1),
	.S0(main_cnt_lm[7]),
	.S1(N_2)
);
defparam \main_cnt_RNO[7] .INIT0="0x050A";
defparam \main_cnt_RNO[7] .INIT1="0xC33C";
// @46:63
  CCU2_B \main_cnt_cry_c_0[5]  (
	.CIN(main_cnt_cry[4]),
	.A0(N_116_0_i),
	.A1(N_116_0_i),
	.B0(main_cnt[5]),
	.B1(main_cnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(main_cnt_cry[6]),
	.S0(main_cnt_lm[5]),
	.S1(main_cnt_lm[6])
);
defparam \main_cnt_cry_c_0[5] .INIT0="0x1144";
defparam \main_cnt_cry_c_0[5] .INIT1="0x1144";
// @46:63
  CCU2_B \main_cnt_cry_c_0[3]  (
	.CIN(main_cnt_cry[2]),
	.A0(N_116_0_i),
	.A1(N_116_0_i),
	.B0(main_cnt[3]),
	.B1(main_cnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(main_cnt_cry[4]),
	.S0(main_cnt_lm[3]),
	.S1(main_cnt_lm[4])
);
defparam \main_cnt_cry_c_0[3] .INIT0="0x1144";
defparam \main_cnt_cry_c_0[3] .INIT1="0x1144";
// @46:63
  CCU2_B \main_cnt_cry_c_0[1]  (
	.CIN(main_cnt_cry[0]),
	.A0(N_116_0_i),
	.A1(N_116_0_i),
	.B0(main_cnt[1]),
	.B1(main_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(main_cnt_cry[2]),
	.S0(main_cnt_lm[1]),
	.S1(main_cnt_lm[2])
);
defparam \main_cnt_cry_c_0[1] .INIT0="0x1144";
defparam \main_cnt_cry_c_0[1] .INIT1="0x1144";
// @46:63
  CCU2_B \main_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(N_116_0_i),
	.B0(VCC),
	.B1(main_cnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(main_cnt_cry[0]),
	.S0(N_3),
	.S1(main_cnt_lm[0])
);
defparam \main_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \main_cnt_cry_c_0[0] .INIT1="0x1144";
  CCU2_B \interval_cnt_RNO[5]  (
	.CIN(interval_cnt_cry[4]),
	.A0(tick_5),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(un1_tick_0_i),
	.C1(GND),
	.COUT(N_4),
	.S0(interval_cnt_lm[5]),
	.S1(N_5)
);
defparam \interval_cnt_RNO[5] .INIT0="0x050A";
defparam \interval_cnt_RNO[5] .INIT1="0xC33C";
// @46:46
  CCU2_B \interval_cnt_cry_c_0[3]  (
	.CIN(interval_cnt_cry[2]),
	.A0(un1_tick_0_i),
	.A1(un1_tick_0_i),
	.B0(tick_3_i),
	.B1(tick_4_i),
	.C0(GND),
	.C1(GND),
	.COUT(interval_cnt_cry[4]),
	.S0(interval_cnt_lm[3]),
	.S1(interval_cnt_lm[4])
);
defparam \interval_cnt_cry_c_0[3] .INIT0="0x1144";
defparam \interval_cnt_cry_c_0[3] .INIT1="0x1144";
// @46:46
  CCU2_B \interval_cnt_cry_c_0[1]  (
	.CIN(interval_cnt_cry[0]),
	.A0(un1_tick_0_i),
	.A1(un1_tick_0_i),
	.B0(tick_1_i),
	.B1(tick_2_i),
	.C0(GND),
	.C1(GND),
	.COUT(interval_cnt_cry[2]),
	.S0(interval_cnt_lm[1]),
	.S1(interval_cnt_lm[2])
);
defparam \interval_cnt_cry_c_0[1] .INIT0="0x1144";
defparam \interval_cnt_cry_c_0[1] .INIT1="0x1144";
// @46:46
  CCU2_B \interval_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(un1_tick_0_i),
	.B0(VCC),
	.B1(tick_0),
	.C0(VCC),
	.C1(GND),
	.COUT(interval_cnt_cry[0]),
	.S0(N_6),
	.S1(interval_cnt_lm[0])
);
defparam \interval_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \interval_cnt_cry_c_0[0] .INIT1="0x1144";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_i2cm_16 */

module rom_himax_cfg_20fps_ir_ipgen_lscc_rom_inst_core_Z2_layer0 (
  i2c_cmd,
  i2c_cnt,
  clk,
  N_38_0
)
;
output [15:0] i2c_cmd ;
input [6:0] i2c_cnt ;
input clk ;
input N_38_0 ;
wire clk ;
wire N_38_0 ;
wire GND ;
wire VCC ;
// @65:1738
  PDP4K \iCE40UP.sp4k  (
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, i2c_cnt[6:0], N_38_0}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, i2c_cnt[6:0], N_38_0}),
	.CKW(clk),
	.CEW(VCC),
	.WE(GND),
	.DO(i2c_cmd[15:0])
);
defparam \iCE40UP.sp4k .INITVAL_0="0x00C03050000A304700003045000A304400081007000810030000010000000103";
defparam \iCE40UP.sp4k .INITVAL_1="0x001F30580029305700F8305600F7305500033054000030530050305200423051";
defparam \iCE40UP.sp4k .INITVAL_2="0x00011006007F03500032100200401001004310000004306500003064001E3059";
defparam \iCE40UP.sp4k .INITVAL_3="0x0000200300072000000010120040100C0090100B0060100A00A0100900001008";
defparam \iCE40UP.sp4k .INITVAL_4="0x0000201300B820100000200F007A200C0000200B0058200800002007001C2004";
defparam \iCE40UP.sp4k .INITVAL_5="0x0033210800A42106000321050007210400002100009B20180000201700582014";
defparam \iCE40UP.sp4k .INITVAL_6="0x0002034000032150001721120001211100E921100000210F0080210B0000210A";
defparam \iCE40UP.sp4k .INITVAL_7="0x00423059000003900000038700000383000030100000034300020342000A0341";
defparam \iCE40UP.sp4k .INITVAL_8="0x00013067002030610000020F0040210200802101000501000000010100513060";
defparam \iCE40UP.sp4k .INITVAL_9="0x0000000000000000000000000000000000000104007002050030020300000202";
defparam \iCE40UP.sp4k .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .DATA_WIDTH_W="16";
defparam \iCE40UP.sp4k .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_20fps_ir_ipgen_lscc_rom_inst_core_Z2_layer0 */

module rom_himax_cfg_20fps_ir_ipgen_lscc_rom_inst_Z1_layer0 (
  i2c_cnt,
  i2c_cmd,
  N_38_0,
  clk
)
;
input [6:0] i2c_cnt ;
output [15:0] i2c_cmd ;
input N_38_0 ;
input clk ;
wire N_38_0 ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @65:710
  rom_himax_cfg_20fps_ir_ipgen_lscc_rom_inst_core_Z2_layer0 \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (
	.i2c_cmd(i2c_cmd[15:0]),
	.i2c_cnt(i2c_cnt[6:0]),
	.clk(clk),
	.N_38_0(N_38_0)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_20fps_ir_ipgen_lscc_rom_inst_Z1_layer0 */

module rom_himax_cfg_20fps_ir_ipgen_lscc_rom_Z3_layer0 (
  i2c_cmd,
  i2c_cnt,
  clk,
  N_38_0
)
;
output [15:0] i2c_cmd ;
input [6:0] i2c_cnt ;
input clk ;
input N_38_0 ;
wire clk ;
wire N_38_0 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @65:342
  rom_himax_cfg_20fps_ir_ipgen_lscc_rom_inst_Z1_layer0 u_rom (
	.i2c_cnt(i2c_cnt[6:0]),
	.i2c_cmd(i2c_cmd[15:0]),
	.N_38_0(N_38_0),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_20fps_ir_ipgen_lscc_rom_Z3_layer0 */

module rom_himax_cfg_20fps_ir (
  i2c_cnt,
  i2c_cmd,
  N_38_0,
  clk
)
;
input [6:0] i2c_cnt ;
output [15:0] i2c_cmd ;
input N_38_0 ;
input clk ;
wire N_38_0 ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @65:100
  rom_himax_cfg_20fps_ir_ipgen_lscc_rom_Z3_layer0 lscc_rom_inst (
	.i2c_cmd(i2c_cmd[15:0]),
	.i2c_cnt(i2c_cnt[6:0]),
	.clk(clk),
	.N_38_0(N_38_0)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_20fps_ir */

module lsc_i2cm_himax_80_0s_324x324_20fps_ir_0_1_2_3_7 (
  init_d_i_0,
  init_d_0,
  r_sda_out,
  r_scl_out,
  w_init_done,
  w_init,
  lcd_resetn_c_i,
  clk
)
;
output init_d_i_0 ;
output init_d_0 ;
output r_sda_out ;
output r_scl_out ;
output w_init_done ;
input w_init ;
input lcd_resetn_c_i ;
input clk ;
wire init_d_i_0 ;
wire init_d_0 ;
wire r_sda_out ;
wire r_scl_out ;
wire w_init_done ;
wire w_init ;
wire lcd_resetn_c_i ;
wire clk ;
wire [6:0] i2c_cnt;
wire [2:0] state;
wire [2:2] state_ns;
wire [1:1] init_d;
wire [15:0] ofs_addr;
wire [15:0] i2c_cmd;
wire [0:0] state_ns_i_1;
wire [0:0] state_ns_i_a2_0_1;
wire [5:0] i2c_cnt_s;
wire [5:0] i2c_cnt_cry;
wire i2c_cnt_0 ;
wire VCC ;
wire i2c_cnt_1 ;
wire i2c_cnt_2 ;
wire i2c_cnt_3 ;
wire i2c_cnt_4 ;
wire i2c_cnt_5 ;
wire i2c_cnt_6 ;
wire N_33_i ;
wire N_28_0 ;
wire N_38_0 ;
wire init_req ;
wire init_req_0 ;
wire init_done ;
wire N_36_5 ;
wire i2c_running ;
wire GND ;
wire un1_init_req_0_a3_0 ;
wire state_6_d ;
wire i2c_cnte_0 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_6 ;
wire N_7 ;
// @47:88
  FD1P3DZ \i2c_cnt_Z[6]  (
	.Q(i2c_cnt[6]),
	.D(i2c_cnt_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[5]  (
	.Q(i2c_cnt[5]),
	.D(i2c_cnt_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[4]  (
	.Q(i2c_cnt[4]),
	.D(i2c_cnt_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[3]  (
	.Q(i2c_cnt[3]),
	.D(i2c_cnt_3),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[2]  (
	.Q(i2c_cnt[2]),
	.D(i2c_cnt_4),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[1]  (
	.Q(i2c_cnt[1]),
	.D(i2c_cnt_5),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[0]  (
	.Q(i2c_cnt[0]),
	.D(i2c_cnt_6),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:60
  FD1P3DZ \state_Z[2]  (
	.Q(state[2]),
	.D(state_ns[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:60
  FD1P3DZ \state_Z[1]  (
	.Q(state[1]),
	.D(N_33_i),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:60
  FD1P3DZ \state_Z[0]  (
	.Q(state[0]),
	.D(N_28_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:42
  FD1P3DZ \init_d_Z[1]  (
	.Q(init_d[1]),
	.D(init_d_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:42
  FD1P3DZ \init_d[0]  (
	.Q(init_d_0),
	.D(w_init),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[15]  (
	.Q(ofs_addr[15]),
	.D(i2c_cmd[15]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[14]  (
	.Q(ofs_addr[14]),
	.D(i2c_cmd[14]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[13]  (
	.Q(ofs_addr[13]),
	.D(i2c_cmd[13]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[12]  (
	.Q(ofs_addr[12]),
	.D(i2c_cmd[12]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[11]  (
	.Q(ofs_addr[11]),
	.D(i2c_cmd[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[10]  (
	.Q(ofs_addr[10]),
	.D(i2c_cmd[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[9]  (
	.Q(ofs_addr[9]),
	.D(i2c_cmd[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[8]  (
	.Q(ofs_addr[8]),
	.D(i2c_cmd[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[7]  (
	.Q(ofs_addr[7]),
	.D(i2c_cmd[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[6]  (
	.Q(ofs_addr[6]),
	.D(i2c_cmd[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[5]  (
	.Q(ofs_addr[5]),
	.D(i2c_cmd[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[4]  (
	.Q(ofs_addr[4]),
	.D(i2c_cmd[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[3]  (
	.Q(ofs_addr[3]),
	.D(i2c_cmd[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[2]  (
	.Q(ofs_addr[2]),
	.D(i2c_cmd[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[1]  (
	.Q(ofs_addr[1]),
	.D(i2c_cmd[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[0]  (
	.Q(ofs_addr[0]),
	.D(i2c_cmd[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:50
  FD1P3BZ init_req_Z (
	.Q(init_req),
	.D(init_req_0),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:100
  FD1P3DZ init_done_Z (
	.Q(w_init_done),
	.D(init_done),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 \state_RNO[0]  (
	.A(N_36_5),
	.B(state[0]),
	.C(state_ns_i_1[0]),
	.D(state_ns_i_a2_0_1[0]),
	.Z(N_28_0)
);
defparam \state_RNO[0] .INIT="0x1030";
  LUT4 \state_RNO_0[0]  (
	.A(i2c_running),
	.B(init_req),
	.C(state[1]),
	.D(state[2]),
	.Z(state_ns_i_1[0])
);
defparam \state_RNO_0[0] .INIT="0x55FC";
  LUT4 \state_RNO[1]  (
	.A(state[0]),
	.B(state[1]),
	.C(GND),
	.D(GND),
	.Z(N_33_i)
);
defparam \state_RNO[1] .INIT="0x6666";
  LUT4 \init_d_RNI3KF3[0]  (
	.A(init_d_0),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(init_d_i_0)
);
defparam \init_d_RNI3KF3[0] .INIT="0x5555";
  LUT4 \state_RNIR5K4[0]  (
	.A(state[0]),
	.B(state[1]),
	.C(GND),
	.D(GND),
	.Z(N_38_0)
);
defparam \state_RNIR5K4[0] .INIT="0x4444";
  LUT4 \state_RNO_1[0]  (
	.A(i2c_cnt[2]),
	.B(i2c_cnt[3]),
	.C(i2c_cnt[5]),
	.D(state[2]),
	.Z(state_ns_i_a2_0_1[0])
);
defparam \state_RNO_1[0] .INIT="0x0100";
  LUT4 init_done_RNO_0 (
	.A(i2c_cnt[2]),
	.B(i2c_cnt[3]),
	.C(i2c_cnt[5]),
	.D(GND),
	.Z(un1_init_req_0_a3_0)
);
defparam init_done_RNO_0.INIT="0x0101";
  LUT4 \i2c_cnt_RNI3DO81[6]  (
	.A(i2c_cnt[0]),
	.B(i2c_cnt[1]),
	.C(i2c_cnt[4]),
	.D(i2c_cnt[6]),
	.Z(N_36_5)
);
defparam \i2c_cnt_RNI3DO81[6] .INIT="0x1000";
  LUT4 \state_RNIAAU6[2]  (
	.A(state[0]),
	.B(state[1]),
	.C(state[2]),
	.D(GND),
	.Z(state_6_d)
);
defparam \state_RNIAAU6[2] .INIT="0x0101";
  LUT4 \state_RNO[2]  (
	.A(i2c_running),
	.B(state[0]),
	.C(state[1]),
	.D(state[2]),
	.Z(state_ns[2])
);
defparam \state_RNO[2] .INIT="0xE2C0";
  LUT4 init_req_RNO (
	.A(init_d_0),
	.B(init_d[1]),
	.C(init_req),
	.D(state_6_d),
	.Z(init_req_0)
);
defparam init_req_RNO.INIT="0x22F2";
  LUT4 \i2c_cnt_RNO[0]  (
	.A(i2c_cnt[0]),
	.B(i2c_cnt_s[0]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_6)
);
defparam \i2c_cnt_RNO[0] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[1]  (
	.A(i2c_cnt[1]),
	.B(i2c_cnt_s[1]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_5)
);
defparam \i2c_cnt_RNO[1] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[2]  (
	.A(i2c_cnt[2]),
	.B(i2c_cnt_s[2]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_4)
);
defparam \i2c_cnt_RNO[2] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[3]  (
	.A(i2c_cnt[3]),
	.B(i2c_cnt_s[3]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_3)
);
defparam \i2c_cnt_RNO[3] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[4]  (
	.A(i2c_cnt[4]),
	.B(i2c_cnt_s[4]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_2)
);
defparam \i2c_cnt_RNO[4] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[5]  (
	.A(i2c_cnt[5]),
	.B(i2c_cnt_s[5]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_1)
);
defparam \i2c_cnt_RNO[5] .INIT="0xA0AC";
  LUT4 init_done_RNO (
	.A(N_36_5),
	.B(init_req),
	.C(un1_init_req_0_a3_0),
	.D(w_init_done),
	.Z(init_done)
);
defparam init_done_RNO.INIT="0x3320";
  LUT4 \i2c_cnt_RNO[6]  (
	.A(i2c_cnt[6]),
	.B(i2c_cnt_cry[5]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_0)
);
defparam \i2c_cnt_RNO[6] .INIT="0xA0A6";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[5]  (
	.CIN(i2c_cnt_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(i2c_cnt[5]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_6),
	.S0(i2c_cnt_s[5]),
	.S1(i2c_cnt_cry[5])
);
defparam \i2c_cnt_cry_c_0[5] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[5] .INIT1="0xC33C";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[3]  (
	.CIN(i2c_cnt_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(i2c_cnt[3]),
	.B1(i2c_cnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(i2c_cnt_cry[4]),
	.S0(i2c_cnt_s[3]),
	.S1(i2c_cnt_s[4])
);
defparam \i2c_cnt_cry_c_0[3] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[3] .INIT1="0xC33C";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[1]  (
	.CIN(i2c_cnt_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(i2c_cnt[1]),
	.B1(i2c_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(i2c_cnt_cry[2]),
	.S0(i2c_cnt_s[1]),
	.S1(i2c_cnt_s[2])
);
defparam \i2c_cnt_cry_c_0[1] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[1] .INIT1="0xC33C";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(i2c_cnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(i2c_cnt_cry[0]),
	.S0(N_7),
	.S1(i2c_cnt_s[0])
);
defparam \i2c_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[0] .INIT1="0xC33C";
// @47:118
  lsc_i2cm_16 u_lsc_i2cm (
	.state(state[2:0]),
	.i2c_cmd(i2c_cmd[7:0]),
	.ofs_addr(ofs_addr[15:0]),
	.i2c_cnte_0(i2c_cnte_0),
	.i2c_running(i2c_running),
	.r_scl_out_1z(r_scl_out),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk),
	.r_sda_out_1z(r_sda_out)
);
// @47:314
  rom_himax_cfg_20fps_ir \genblk1.u_rom_himax_cfg  (
	.i2c_cnt(i2c_cnt[6:0]),
	.i2c_cmd(i2c_cmd[15:0]),
	.N_38_0(N_38_0),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_i2cm_himax_80_0s_324x324_20fps_ir_0_1_2_3_7 */

module strobe_ctl_0 (
  w_obj_det,
  w_obj_search_i,
  un3_o_en_strobe,
  w_obj_det_trig,
  lcd_resetn_c_i,
  cam_pclk_c,
  w_obj_search,
  clk,
  o_en_engine_1z
)
;
input w_obj_det ;
output w_obj_search_i ;
output un3_o_en_strobe ;
input w_obj_det_trig ;
input lcd_resetn_c_i ;
input cam_pclk_c ;
output w_obj_search ;
input clk ;
output o_en_engine_1z ;
wire w_obj_det ;
wire w_obj_search_i ;
wire un3_o_en_strobe ;
wire w_obj_det_trig ;
wire lcd_resetn_c_i ;
wire cam_pclk_c ;
wire w_obj_search ;
wire clk ;
wire o_en_engine_1z ;
wire [3:0] det_cnt;
wire [3:0] det_cnt_2;
wire [3:0] undet_cnt;
wire [3:0] undet_cnt_2;
wire [3:0] skip_cnt_2;
wire r_en_engine ;
wire GND ;
wire VCC ;
wire o_search_mode ;
wire r_en_engine_0 ;
wire ANB3 ;
wire ANB2 ;
wire ANB1 ;
wire CO0 ;
wire CO1_0 ;
wire CO1_1 ;
wire un3_o_en_strobe_1 ;
wire o_search_mode7 ;
wire un9_undet_cnt ;
wire N_55 ;
// @42:45
  FD1P3DZ o_en_engine (
	.Q(o_en_engine_1z),
	.D(r_en_engine),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:25
  FD1P3BZ o_search_mode_Z (
	.Q(w_obj_search),
	.D(o_search_mode),
	.CK(cam_pclk_c),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:35
  FD1P3DZ r_en_engine_Z (
	.Q(r_en_engine),
	.D(r_en_engine_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:58
  FD1P3DZ \det_cnt_Z[3]  (
	.Q(det_cnt[3]),
	.D(det_cnt_2[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:58
  FD1P3DZ \det_cnt_Z[2]  (
	.Q(det_cnt[2]),
	.D(det_cnt_2[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:58
  FD1P3DZ \det_cnt_Z[1]  (
	.Q(det_cnt[1]),
	.D(det_cnt_2[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:58
  FD1P3DZ \det_cnt_Z[0]  (
	.Q(det_cnt[0]),
	.D(det_cnt_2[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:66
  FD1P3DZ \undet_cnt_Z[3]  (
	.Q(undet_cnt[3]),
	.D(undet_cnt_2[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:66
  FD1P3DZ \undet_cnt_Z[2]  (
	.Q(undet_cnt[2]),
	.D(undet_cnt_2[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:66
  FD1P3DZ \undet_cnt_Z[1]  (
	.Q(undet_cnt[1]),
	.D(undet_cnt_2[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:66
  FD1P3DZ \undet_cnt_Z[0]  (
	.Q(undet_cnt[0]),
	.D(undet_cnt_2[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:50
  FD1P3DZ \skip_cnt[3]  (
	.Q(ANB3),
	.D(skip_cnt_2[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:50
  FD1P3DZ \skip_cnt[2]  (
	.Q(ANB2),
	.D(skip_cnt_2[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:50
  FD1P3DZ \skip_cnt[1]  (
	.Q(ANB1),
	.D(skip_cnt_2[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
// @42:50
  FD1P3DZ \skip_cnt[0]  (
	.Q(CO0),
	.D(skip_cnt_2[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(w_obj_det_trig)
);
  LUT4 \skip_cnt_RNIAJBI[3]  (
	.A(ANB3),
	.B(ANB2),
	.C(CO0),
	.D(ANB1),
	.Z(un3_o_en_strobe)
);
defparam \skip_cnt_RNIAJBI[3] .INIT="0x0001";
  LUT4 \undet_cnt_RNIE0RB_0[1]  (
	.A(undet_cnt[1]),
	.B(undet_cnt[0]),
	.C(undet_cnt[3]),
	.D(undet_cnt[2]),
	.Z(CO1_0)
);
defparam \undet_cnt_RNIE0RB_0[1] .INIT="0x0888";
  LUT4 \det_cnt_RNI28QK_0[0]  (
	.A(det_cnt[1]),
	.B(det_cnt[3]),
	.C(det_cnt[2]),
	.D(det_cnt[0]),
	.Z(CO1_1)
);
defparam \det_cnt_RNI28QK_0[0] .INIT="0x2A00";
  LUT4 \skip_cnt_RNIJN59[1]  (
	.A(ANB1),
	.B(CO0),
	.C(GND),
	.D(GND),
	.Z(un3_o_en_strobe_1)
);
defparam \skip_cnt_RNIJN59[1] .INIT="0x1111";
  LUT4 o_search_mode_RNIEC82 (
	.A(w_obj_search),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(w_obj_search_i)
);
defparam o_search_mode_RNIEC82.INIT="0x5555";
  LUT4 \det_cnt_RNI28QK_1[0]  (
	.A(det_cnt[0]),
	.B(det_cnt[1]),
	.C(det_cnt[2]),
	.D(det_cnt[3]),
	.Z(o_search_mode7)
);
defparam \det_cnt_RNI28QK_1[0] .INIT="0x0010";
  LUT4 \undet_cnt_RNIE0RB[1]  (
	.A(undet_cnt[0]),
	.B(undet_cnt[1]),
	.C(undet_cnt[2]),
	.D(undet_cnt[3]),
	.Z(un9_undet_cnt)
);
defparam \undet_cnt_RNIE0RB[1] .INIT="0x8000";
  LUT4 \skip_cnt_RNO[1]  (
	.A(ANB1),
	.B(CO0),
	.C(w_obj_det),
	.D(GND),
	.Z(skip_cnt_2[1])
);
defparam \skip_cnt_RNO[1] .INIT="0x0909";
  LUT4 \det_cnt_RNI28QK[0]  (
	.A(det_cnt[0]),
	.B(det_cnt[1]),
	.C(det_cnt[2]),
	.D(det_cnt[3]),
	.Z(N_55)
);
defparam \det_cnt_RNI28QK[0] .INIT="0x2AAA";
  LUT4 \skip_cnt_RNO[3]  (
	.A(ANB2),
	.B(ANB3),
	.C(un3_o_en_strobe_1),
	.D(w_obj_det),
	.Z(skip_cnt_2[3])
);
defparam \skip_cnt_RNO[3] .INIT="0x009C";
  LUT4 \skip_cnt_RNO[0]  (
	.A(CO0),
	.B(un3_o_en_strobe),
	.C(w_obj_det),
	.D(GND),
	.Z(skip_cnt_2[0])
);
defparam \skip_cnt_RNO[0] .INIT="0x0101";
  LUT4 \skip_cnt_RNO[2]  (
	.A(ANB2),
	.B(un3_o_en_strobe),
	.C(un3_o_en_strobe_1),
	.D(w_obj_det),
	.Z(skip_cnt_2[2])
);
defparam \skip_cnt_RNO[2] .INIT="0x0012";
  LUT4 \undet_cnt_RNO[0]  (
	.A(un9_undet_cnt),
	.B(undet_cnt[0]),
	.C(w_obj_det),
	.D(GND),
	.Z(undet_cnt_2[0])
);
defparam \undet_cnt_RNO[0] .INIT="0x0909";
  LUT4 \det_cnt_RNO[0]  (
	.A(N_55),
	.B(w_obj_det),
	.C(GND),
	.D(GND),
	.Z(det_cnt_2[0])
);
defparam \det_cnt_RNO[0] .INIT="0x4444";
  LUT4 r_en_engine_RNO (
	.A(o_search_mode7),
	.B(r_en_engine),
	.C(un9_undet_cnt),
	.D(GND),
	.Z(r_en_engine_0)
);
defparam r_en_engine_RNO.INIT="0xAEAE";
  LUT4 o_search_mode_RNO (
	.A(o_search_mode7),
	.B(un9_undet_cnt),
	.C(w_obj_search),
	.D(GND),
	.Z(o_search_mode)
);
defparam o_search_mode_RNO.INIT="0x5454";
  LUT4 \undet_cnt_RNO[1]  (
	.A(un9_undet_cnt),
	.B(undet_cnt[0]),
	.C(undet_cnt[1]),
	.D(w_obj_det),
	.Z(undet_cnt_2[1])
);
defparam \undet_cnt_RNO[1] .INIT="0x0096";
  LUT4 \det_cnt_RNO[1]  (
	.A(N_55),
	.B(det_cnt[1]),
	.C(w_obj_det),
	.D(GND),
	.Z(det_cnt_2[1])
);
defparam \det_cnt_RNO[1] .INIT="0x6060";
  LUT4 \undet_cnt_RNO[2]  (
	.A(CO1_0),
	.B(undet_cnt[2]),
	.C(w_obj_det),
	.D(GND),
	.Z(undet_cnt_2[2])
);
defparam \undet_cnt_RNO[2] .INIT="0x0606";
  LUT4 \det_cnt_RNO[2]  (
	.A(CO1_1),
	.B(det_cnt[2]),
	.C(w_obj_det),
	.D(GND),
	.Z(det_cnt_2[2])
);
defparam \det_cnt_RNO[2] .INIT="0x6060";
  LUT4 \undet_cnt_RNO[3]  (
	.A(CO1_0),
	.B(undet_cnt[2]),
	.C(undet_cnt[3]),
	.D(w_obj_det),
	.Z(undet_cnt_2[3])
);
defparam \undet_cnt_RNO[3] .INIT="0x0078";
  LUT4 \det_cnt_RNO[3]  (
	.A(CO1_1),
	.B(det_cnt[2]),
	.C(det_cnt[3]),
	.D(w_obj_det),
	.Z(det_cnt_2[3])
);
defparam \det_cnt_RNO[3] .INIT="0x7800";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* strobe_ctl_0 */

module himax_led_strobe (
  un3_o_en_strobe,
  w_strobe_req,
  lcd_resetn_c_i,
  w_obj_search_i,
  w_obj_search,
  w_strobe_i,
  cam_vsync_c,
  cam_pclk_c
)
;
input un3_o_en_strobe ;
input w_strobe_req ;
input lcd_resetn_c_i ;
input w_obj_search_i ;
input w_obj_search ;
output w_strobe_i ;
input cam_vsync_c ;
input cam_pclk_c ;
wire un3_o_en_strobe ;
wire w_strobe_req ;
wire lcd_resetn_c_i ;
wire w_obj_search_i ;
wire w_obj_search ;
wire w_strobe_i ;
wire cam_vsync_c ;
wire cam_pclk_c ;
wire [23:0] period_cnt_i;
wire [23:1] period_cnt;
wire [2:0] vs_d;
wire [23:0] period_lat;
wire [23:1] duration_cnt;
wire [23:0] duration_cnt_1;
wire [0:0] period_cnt_RNO;
wire [5:0] r_delay;
wire [19:0] un1_period_cnt_a_5;
wire [0:0] r_delay_i;
wire [19:19] period_lat_RNI4BGK;
wire [14:14] period_lat_RNIQ0GK;
wire [18:18] period_lat_RNIAMGK;
wire [16:16] period_lat_RNI6IGK;
wire [16:16] period_lat_RNI6IGK_0;
wire [11:0] un1_r_duration_0_data_tmp;
wire N_887 ;
wire GND ;
wire VCC ;
wire w_vs_edge ;
wire N_886 ;
wire un2_period_cnt_cry_22_c_0_S1 ;
wire un2_period_cnt_cry_22_c_0_S0 ;
wire un2_period_cnt_cry_20_c_0_S1 ;
wire un2_period_cnt_cry_20_c_0_S0 ;
wire un2_period_cnt_cry_18_c_0_S1 ;
wire un2_period_cnt_cry_18_c_0_S0 ;
wire un2_period_cnt_cry_16_c_0_S1 ;
wire un2_period_cnt_cry_16_c_0_S0 ;
wire un2_period_cnt_cry_14_c_0_S1 ;
wire un2_period_cnt_cry_14_c_0_S0 ;
wire un2_period_cnt_cry_12_c_0_S1 ;
wire un2_period_cnt_cry_12_c_0_S0 ;
wire un2_period_cnt_cry_10_c_0_S1 ;
wire un2_period_cnt_cry_10_c_0_S0 ;
wire un2_period_cnt_cry_8_c_0_S1 ;
wire un2_period_cnt_cry_8_c_0_S0 ;
wire un2_period_cnt_cry_6_c_0_S1 ;
wire un2_period_cnt_cry_6_c_0_S0 ;
wire un2_period_cnt_cry_4_c_0_S1 ;
wire un2_period_cnt_cry_4_c_0_S0 ;
wire un2_period_cnt_cry_2_c_0_S1 ;
wire un2_period_cnt_cry_2_c_0_S0 ;
wire un2_period_cnt_cry_1_c_0_S1 ;
wire w_strobe ;
wire o_strobe ;
wire un1_period_cnt_a_5_0_cry_11_c_0_RNO_2 ;
wire un1_period_cnt_a_5_0_cry_13_c_0_RNO_1 ;
wire un1_period_cnt_a_5_0_cry_15_c_0_RNO_1 ;
wire un1_period_cnt_a_5_0_cry_19_c_0_RNO_1 ;
wire un1_period_cnt_a_5_0_cry_21_c_0_RNO_1 ;
wire un1_period_cnt_a_5_0_cry_21_c_0_RNO_2 ;
wire un1_r_duration_0_I_45_c_0_RNO ;
wire un1_r_duration_0_I_57_c_0_RNO_0 ;
wire un1_r_duration_0_I_57_c_0_RNO ;
wire un1_r_duration_0_I_21_c_0_RNO_0 ;
wire un1_r_duration_0_I_21_c_0_RNO ;
wire un1_r_duration_0_I_33_c_0_RNO_0 ;
wire un1_r_duration_0_I_33_c_0_RNO ;
wire un1_r_duration_0_I_27_c_0_RNO_0 ;
wire un1_r_duration_0_I_27_c_0_RNO ;
wire un1_r_duration_0_I_9_c_0_RNO_0 ;
wire un1_r_duration_0_I_9_c_0_RNO ;
wire un1_r_duration_0_I_1_c_0_RNO ;
wire o_strobe6_1_and_1 ;
wire o_strobe6_0_and ;
wire o_strobe6_1_and ;
wire o_strobe6_2_and ;
wire un1_period_cnt_11 ;
wire un1_period_cnt_12 ;
wire un1_period_cnt_13 ;
wire un1_period_cnt_14 ;
wire o_strobe6_3_and ;
wire un1_period_cnt_15 ;
wire un1_period_cnt_16 ;
wire un1_period_cnt_17 ;
wire un1_period_cnt_18 ;
wire o_strobe6_4_and ;
wire un1_period_cnt_20 ;
wire un1_period_cnt_21 ;
wire un1_period_cnt_22 ;
wire o_strobe6_5_and ;
wire un1_period_cnt_a_5_0_cry_21_c_0_RNO_0 ;
wire un1_period_cnt_a_5_0_cry_21_c_0_RNO ;
wire un1_period_cnt_a_5_0_cry_19_c_0_RNO_0 ;
wire un1_period_cnt_a_5_10_0 ;
wire un1_period_cnt_a_5_0_cry_15_c_0_RNO ;
wire un1_period_cnt_a_5_3_0 ;
wire un1_period_cnt_a_5_0_cry_13_c_0_RNO ;
wire un1_period_cnt_a_5_0_cry_11_c_0_RNO_0 ;
wire un1_period_cnt_a_5_0_cry_11_c_0_RNO ;
wire un1_period_cnt_a_5_0_axb_23 ;
wire un1_period_cnt_a_5_0_cry_13_c_0_RNO_0 ;
wire un1_period_cnt_a_5_0_cry_15_c_0_RNO_0 ;
wire un1_period_cnt_a_5_0_cry_17_c_0_RNO ;
wire un1_period_cnt_a_5_0_cry_17_c_0_RNO_0 ;
wire un1_period_cnt_a_5_0_cry_19_c_0_RNO ;
wire un1_r_duration_0_I_45_c_0_S0 ;
wire un1_r_duration_0_I_57_c_0_S0 ;
wire un1_r_duration_0_I_57_c_0_S1 ;
wire un1_r_duration_0_I_21_c_0_S0 ;
wire un1_r_duration_0_I_21_c_0_S1 ;
wire un1_r_duration_0_I_33_c_0_S0 ;
wire un1_r_duration_0_I_33_c_0_S1 ;
wire un1_r_duration_0_I_27_c_0_S0 ;
wire un1_r_duration_0_I_27_c_0_S1 ;
wire un1_r_duration_0_I_9_c_0_S0 ;
wire un1_r_duration_0_I_9_c_0_S1 ;
wire un1_r_duration_0_I_1_c_0_S1 ;
wire o_strobe6 ;
wire o_strobe6_4 ;
wire un1_period_cnt_23_i ;
wire o_strobe6_6_c_0_S0 ;
wire o_strobe6_6_c_0_S1 ;
wire o_strobe6_2 ;
wire o_strobe6_4_c_0_S0 ;
wire o_strobe6_4_c_0_S1 ;
wire o_strobe6_0 ;
wire o_strobe6_2_c_0_S0 ;
wire o_strobe6_2_c_0_S1 ;
wire o_strobe6_1_c_0_S1 ;
wire un1_period_cnt_a_5_0_cry_22 ;
wire un1_period_cnt_a_5_0_cry_20 ;
wire un1_period_cnt_a_5_0_cry_18 ;
wire un1_period_cnt_a_5_0_cry_16 ;
wire un1_period_cnt_a_5_0_cry_14 ;
wire un1_period_cnt_a_5_0_cry_12 ;
wire un1_period_cnt_a_5_0_cry_10 ;
wire un1_period_cnt_a_5_0_cry_8 ;
wire un1_period_cnt_a_5_0_cry_6 ;
wire un1_period_cnt_a_5_0_cry_4 ;
wire un1_period_cnt_a_5_0_cry_2 ;
wire un1_period_cnt_a_5_0_cry_0 ;
wire un2_period_cnt_cry_21 ;
wire un2_period_cnt_cry_22_c_0_COUT ;
wire un2_period_cnt_cry_19 ;
wire un2_period_cnt_cry_17 ;
wire un2_period_cnt_cry_15 ;
wire un2_period_cnt_cry_13 ;
wire un2_period_cnt_cry_11 ;
wire un2_period_cnt_cry_9 ;
wire un2_period_cnt_cry_7 ;
wire un2_period_cnt_cry_5 ;
wire un2_period_cnt_cry_3 ;
wire un2_period_cnt_cry_1 ;
wire duration_cnt_1_cry_21 ;
wire duration_cnt_1_cry_22_c_0_COUT ;
wire duration_cnt_1_cry_19 ;
wire duration_cnt_1_cry_17 ;
wire duration_cnt_1_cry_15 ;
wire duration_cnt_1_cry_13 ;
wire duration_cnt_1_cry_11 ;
wire duration_cnt_1_cry_9 ;
wire duration_cnt_1_cry_7 ;
wire duration_cnt_1_cry_5 ;
wire duration_cnt_1_cry_3 ;
wire duration_cnt_1_cry_1 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
// @41:50
  INV \period_cnt_sbtinv[0]  (
	.Z(period_cnt_i[0]),
	.A(N_887)
);
// @41:50
  INV \period_cnt_sbtinv[1]  (
	.Z(period_cnt_i[1]),
	.A(period_cnt[1])
);
// @41:50
  INV \period_cnt_sbtinv[2]  (
	.Z(period_cnt_i[2]),
	.A(period_cnt[2])
);
// @41:50
  INV \period_cnt_sbtinv[3]  (
	.Z(period_cnt_i[3]),
	.A(period_cnt[3])
);
// @41:50
  INV \period_cnt_sbtinv[4]  (
	.Z(period_cnt_i[4]),
	.A(period_cnt[4])
);
// @41:50
  INV \period_cnt_sbtinv[5]  (
	.Z(period_cnt_i[5]),
	.A(period_cnt[5])
);
// @41:50
  INV \period_cnt_sbtinv[6]  (
	.Z(period_cnt_i[6]),
	.A(period_cnt[6])
);
// @41:50
  INV \period_cnt_sbtinv[7]  (
	.Z(period_cnt_i[7]),
	.A(period_cnt[7])
);
// @41:50
  INV \period_cnt_sbtinv[8]  (
	.Z(period_cnt_i[8]),
	.A(period_cnt[8])
);
// @41:50
  INV \period_cnt_sbtinv[9]  (
	.Z(period_cnt_i[9]),
	.A(period_cnt[9])
);
// @41:50
  INV \period_cnt_sbtinv[10]  (
	.Z(period_cnt_i[10]),
	.A(period_cnt[10])
);
// @41:34
  FD1P3DZ \vs_d_Z[2]  (
	.Q(vs_d[2]),
	.D(vs_d[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @41:34
  FD1P3DZ \vs_d_Z[1]  (
	.Q(vs_d[1]),
	.D(vs_d[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @41:34
  FD1P3DZ \vs_d_Z[0]  (
	.Q(vs_d[0]),
	.D(cam_vsync_c),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @41:58
  FD1P3DZ \period_lat_Z[23]  (
	.Q(period_lat[23]),
	.D(period_cnt[23]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[22]  (
	.Q(period_lat[22]),
	.D(period_cnt[22]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[21]  (
	.Q(period_lat[21]),
	.D(period_cnt[21]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[20]  (
	.Q(period_lat[20]),
	.D(period_cnt[20]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[19]  (
	.Q(period_lat[19]),
	.D(period_cnt[19]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[18]  (
	.Q(period_lat[18]),
	.D(period_cnt[18]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[17]  (
	.Q(period_lat[17]),
	.D(period_cnt[17]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[16]  (
	.Q(period_lat[16]),
	.D(period_cnt[16]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[15]  (
	.Q(period_lat[15]),
	.D(period_cnt[15]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[14]  (
	.Q(period_lat[14]),
	.D(period_cnt[14]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[13]  (
	.Q(period_lat[13]),
	.D(period_cnt[13]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[12]  (
	.Q(period_lat[12]),
	.D(period_cnt[12]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[11]  (
	.Q(period_lat[11]),
	.D(period_cnt[11]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[10]  (
	.Q(period_lat[10]),
	.D(period_cnt[10]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[9]  (
	.Q(period_lat[9]),
	.D(period_cnt[9]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[8]  (
	.Q(period_lat[8]),
	.D(period_cnt[8]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[7]  (
	.Q(period_lat[7]),
	.D(period_cnt[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[6]  (
	.Q(period_lat[6]),
	.D(period_cnt[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[5]  (
	.Q(period_lat[5]),
	.D(period_cnt[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[4]  (
	.Q(period_lat[4]),
	.D(period_cnt[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[3]  (
	.Q(period_lat[3]),
	.D(period_cnt[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[2]  (
	.Q(period_lat[2]),
	.D(period_cnt[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[1]  (
	.Q(period_lat[1]),
	.D(period_cnt[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:58
  FD1P3DZ \period_lat_Z[0]  (
	.Q(period_lat[0]),
	.D(N_887),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[23]  (
	.Q(duration_cnt[23]),
	.D(duration_cnt_1[23]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[22]  (
	.Q(duration_cnt[22]),
	.D(duration_cnt_1[22]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[21]  (
	.Q(duration_cnt[21]),
	.D(duration_cnt_1[21]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[20]  (
	.Q(duration_cnt[20]),
	.D(duration_cnt_1[20]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[19]  (
	.Q(duration_cnt[19]),
	.D(duration_cnt_1[19]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[18]  (
	.Q(duration_cnt[18]),
	.D(duration_cnt_1[18]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[17]  (
	.Q(duration_cnt[17]),
	.D(duration_cnt_1[17]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[16]  (
	.Q(duration_cnt[16]),
	.D(duration_cnt_1[16]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[15]  (
	.Q(duration_cnt[15]),
	.D(duration_cnt_1[15]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[14]  (
	.Q(duration_cnt[14]),
	.D(duration_cnt_1[14]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[13]  (
	.Q(duration_cnt[13]),
	.D(duration_cnt_1[13]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[12]  (
	.Q(duration_cnt[12]),
	.D(duration_cnt_1[12]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[11]  (
	.Q(duration_cnt[11]),
	.D(duration_cnt_1[11]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[10]  (
	.Q(duration_cnt[10]),
	.D(duration_cnt_1[10]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[9]  (
	.Q(duration_cnt[9]),
	.D(duration_cnt_1[9]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[8]  (
	.Q(duration_cnt[8]),
	.D(duration_cnt_1[8]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[7]  (
	.Q(duration_cnt[7]),
	.D(duration_cnt_1[7]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[6]  (
	.Q(duration_cnt[6]),
	.D(duration_cnt_1[6]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[5]  (
	.Q(duration_cnt[5]),
	.D(duration_cnt_1[5]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[4]  (
	.Q(duration_cnt[4]),
	.D(duration_cnt_1[4]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[3]  (
	.Q(duration_cnt[3]),
	.D(duration_cnt_1[3]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[2]  (
	.Q(duration_cnt[2]),
	.D(duration_cnt_1[2]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt_Z[1]  (
	.Q(duration_cnt[1]),
	.D(duration_cnt_1[1]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:74
  FD1P3IZ \duration_cnt[0]  (
	.Q(N_886),
	.D(duration_cnt_1[0]),
	.CK(cam_pclk_c),
	.CD(w_strobe_i),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[23]  (
	.Q(period_cnt[23]),
	.D(un2_period_cnt_cry_22_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[22]  (
	.Q(period_cnt[22]),
	.D(un2_period_cnt_cry_22_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[21]  (
	.Q(period_cnt[21]),
	.D(un2_period_cnt_cry_20_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[20]  (
	.Q(period_cnt[20]),
	.D(un2_period_cnt_cry_20_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[19]  (
	.Q(period_cnt[19]),
	.D(un2_period_cnt_cry_18_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[18]  (
	.Q(period_cnt[18]),
	.D(un2_period_cnt_cry_18_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[17]  (
	.Q(period_cnt[17]),
	.D(un2_period_cnt_cry_16_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[16]  (
	.Q(period_cnt[16]),
	.D(un2_period_cnt_cry_16_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[15]  (
	.Q(period_cnt[15]),
	.D(un2_period_cnt_cry_14_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[14]  (
	.Q(period_cnt[14]),
	.D(un2_period_cnt_cry_14_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[13]  (
	.Q(period_cnt[13]),
	.D(un2_period_cnt_cry_12_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[12]  (
	.Q(period_cnt[12]),
	.D(un2_period_cnt_cry_12_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[11]  (
	.Q(period_cnt[11]),
	.D(un2_period_cnt_cry_10_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[10]  (
	.Q(period_cnt[10]),
	.D(un2_period_cnt_cry_10_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[9]  (
	.Q(period_cnt[9]),
	.D(un2_period_cnt_cry_8_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[8]  (
	.Q(period_cnt[8]),
	.D(un2_period_cnt_cry_8_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[7]  (
	.Q(period_cnt[7]),
	.D(un2_period_cnt_cry_6_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[6]  (
	.Q(period_cnt[6]),
	.D(un2_period_cnt_cry_6_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[5]  (
	.Q(period_cnt[5]),
	.D(un2_period_cnt_cry_4_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[4]  (
	.Q(period_cnt[4]),
	.D(un2_period_cnt_cry_4_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[3]  (
	.Q(period_cnt[3]),
	.D(un2_period_cnt_cry_2_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[2]  (
	.Q(period_cnt[2]),
	.D(un2_period_cnt_cry_2_c_0_S0),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt_Z[1]  (
	.Q(period_cnt[1]),
	.D(un2_period_cnt_cry_1_c_0_S1),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:50
  FD1P3IZ \period_cnt[0]  (
	.Q(N_887),
	.D(period_cnt_RNO[0]),
	.CK(cam_pclk_c),
	.CD(w_vs_edge),
	.SP(VCC)
);
// @41:39
  FD1P3DZ \r_delay_Z[0]  (
	.Q(r_delay[0]),
	.D(w_obj_search),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:39
  FD1P3DZ \r_delay_Z[5]  (
	.Q(r_delay[5]),
	.D(w_obj_search_i),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(w_vs_edge)
);
// @41:64
  FD1P3DZ o_strobe_Z (
	.Q(w_strobe),
	.D(o_strobe),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 un1_period_cnt_a_5_0_cry_11_c_0_RNO_2_cZ (
	.A(period_lat[11]),
	.B(period_cnt_i[11]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_11_c_0_RNO_2)
);
defparam un1_period_cnt_a_5_0_cry_11_c_0_RNO_2_cZ.INIT="0x8888";
  LUT4 un1_period_cnt_a_5_0_cry_13_c_0_RNO_1_cZ (
	.A(period_lat[12]),
	.B(period_cnt_i[12]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_13_c_0_RNO_1)
);
defparam un1_period_cnt_a_5_0_cry_13_c_0_RNO_1_cZ.INIT="0x8888";
  LUT4 un1_period_cnt_a_5_0_cry_15_c_0_RNO_1_cZ (
	.A(period_lat[14]),
	.B(period_cnt_i[14]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_15_c_0_RNO_1)
);
defparam un1_period_cnt_a_5_0_cry_15_c_0_RNO_1_cZ.INIT="0x8888";
  LUT4 un1_period_cnt_a_5_0_cry_19_c_0_RNO_1_cZ (
	.A(period_lat[19]),
	.B(period_cnt_i[19]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_19_c_0_RNO_1)
);
defparam un1_period_cnt_a_5_0_cry_19_c_0_RNO_1_cZ.INIT="0x8888";
  LUT4 un1_period_cnt_a_5_0_cry_21_c_0_RNO_1_cZ (
	.A(period_lat[20]),
	.B(period_cnt_i[20]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_21_c_0_RNO_1)
);
defparam un1_period_cnt_a_5_0_cry_21_c_0_RNO_1_cZ.INIT="0x8888";
  LUT4 un1_period_cnt_a_5_0_cry_21_c_0_RNO_2_cZ (
	.A(period_lat[21]),
	.B(period_cnt_i[21]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_21_c_0_RNO_2)
);
defparam un1_period_cnt_a_5_0_cry_21_c_0_RNO_2_cZ.INIT="0x8888";
  LUT4 \period_cnt_RNO_cZ[0]  (
	.A(N_887),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_RNO[0])
);
defparam \period_cnt_RNO_cZ[0] .INIT="0x5555";
  LUT4 \duration_cnt_RNO[0]  (
	.A(N_886),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(duration_cnt_1[0])
);
defparam \duration_cnt_RNO[0] .INIT="0x5555";
  LUT4 un1_r_duration_0_I_45_c_0_RNO_cZ (
	.A(VCC),
	.B(duration_cnt[22]),
	.C(duration_cnt[23]),
	.D(GND),
	.Z(un1_r_duration_0_I_45_c_0_RNO)
);
defparam un1_r_duration_0_I_45_c_0_RNO_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_57_c_0_RNO_0_cZ (
	.A(VCC),
	.B(duration_cnt[20]),
	.C(duration_cnt[21]),
	.D(GND),
	.Z(un1_r_duration_0_I_57_c_0_RNO_0)
);
defparam un1_r_duration_0_I_57_c_0_RNO_0_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_57_c_0_RNO_cZ (
	.A(VCC),
	.B(duration_cnt[18]),
	.C(duration_cnt[19]),
	.D(r_delay[5]),
	.Z(un1_r_duration_0_I_57_c_0_RNO)
);
defparam un1_r_duration_0_I_57_c_0_RNO_cZ.INIT="0xF3FC";
  LUT4 un1_r_duration_0_I_21_c_0_RNO_0_cZ (
	.A(VCC),
	.B(duration_cnt[16]),
	.C(duration_cnt[17]),
	.D(r_delay[5]),
	.Z(un1_r_duration_0_I_21_c_0_RNO_0)
);
defparam un1_r_duration_0_I_21_c_0_RNO_0_cZ.INIT="0xF3FC";
  LUT4 un1_r_duration_0_I_21_c_0_RNO_cZ (
	.A(VCC),
	.B(duration_cnt[14]),
	.C(duration_cnt[15]),
	.D(r_delay[0]),
	.Z(un1_r_duration_0_I_21_c_0_RNO)
);
defparam un1_r_duration_0_I_21_c_0_RNO_cZ.INIT="0x3FFC";
  LUT4 un1_r_duration_0_I_33_c_0_RNO_0_cZ (
	.A(VCC),
	.B(duration_cnt[12]),
	.C(duration_cnt[13]),
	.D(GND),
	.Z(un1_r_duration_0_I_33_c_0_RNO_0)
);
defparam un1_r_duration_0_I_33_c_0_RNO_0_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_33_c_0_RNO_cZ (
	.A(VCC),
	.B(duration_cnt[10]),
	.C(duration_cnt[11]),
	.D(GND),
	.Z(un1_r_duration_0_I_33_c_0_RNO)
);
defparam un1_r_duration_0_I_33_c_0_RNO_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_27_c_0_RNO_0_cZ (
	.A(VCC),
	.B(duration_cnt[8]),
	.C(duration_cnt[9]),
	.D(GND),
	.Z(un1_r_duration_0_I_27_c_0_RNO_0)
);
defparam un1_r_duration_0_I_27_c_0_RNO_0_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_27_c_0_RNO_cZ (
	.A(VCC),
	.B(duration_cnt[6]),
	.C(duration_cnt[7]),
	.D(GND),
	.Z(un1_r_duration_0_I_27_c_0_RNO)
);
defparam un1_r_duration_0_I_27_c_0_RNO_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_9_c_0_RNO_0_cZ (
	.A(VCC),
	.B(duration_cnt[4]),
	.C(duration_cnt[5]),
	.D(GND),
	.Z(un1_r_duration_0_I_9_c_0_RNO_0)
);
defparam un1_r_duration_0_I_9_c_0_RNO_0_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_9_c_0_RNO_cZ (
	.A(VCC),
	.B(duration_cnt[2]),
	.C(duration_cnt[3]),
	.D(GND),
	.Z(un1_r_duration_0_I_9_c_0_RNO)
);
defparam un1_r_duration_0_I_9_c_0_RNO_cZ.INIT="0xFCFC";
  LUT4 un1_r_duration_0_I_1_c_0_RNO_cZ (
	.A(VCC),
	.B(N_886),
	.C(duration_cnt[1]),
	.D(GND),
	.Z(un1_r_duration_0_I_1_c_0_RNO)
);
defparam un1_r_duration_0_I_1_c_0_RNO_cZ.INIT="0xFCFC";
  LUT4 o_strobe6_1_c_0_RNO_0 (
	.A(un1_period_cnt_a_5[0]),
	.B(un1_period_cnt_a_5[1]),
	.C(w_strobe_req),
	.D(GND),
	.Z(o_strobe6_1_and_1)
);
defparam o_strobe6_1_c_0_RNO_0.INIT="0x8080";
  LUT4 o_strobe6_1_c_0_RNO (
	.A(un3_o_en_strobe),
	.B(o_strobe6_1_and_1),
	.C(un1_period_cnt_a_5[2]),
	.D(w_obj_search),
	.Z(o_strobe6_0_and)
);
defparam o_strobe6_1_c_0_RNO.INIT="0x80C0";
  LUT4 o_strobe6_2_c_0_RNO (
	.A(un1_period_cnt_a_5[3]),
	.B(un1_period_cnt_a_5[4]),
	.C(un1_period_cnt_a_5[5]),
	.D(un1_period_cnt_a_5[6]),
	.Z(o_strobe6_1_and)
);
defparam o_strobe6_2_c_0_RNO.INIT="0x8000";
  LUT4 o_strobe6_2_c_0_RNO_0 (
	.A(un1_period_cnt_a_5[7]),
	.B(un1_period_cnt_a_5[8]),
	.C(un1_period_cnt_a_5[9]),
	.D(un1_period_cnt_a_5[10]),
	.Z(o_strobe6_2_and)
);
defparam o_strobe6_2_c_0_RNO_0.INIT="0x8000";
  LUT4 o_strobe6_4_c_0_RNO (
	.A(un1_period_cnt_11),
	.B(un1_period_cnt_12),
	.C(un1_period_cnt_13),
	.D(un1_period_cnt_14),
	.Z(o_strobe6_3_and)
);
defparam o_strobe6_4_c_0_RNO.INIT="0x0001";
  LUT4 o_strobe6_4_c_0_RNO_0 (
	.A(un1_period_cnt_15),
	.B(un1_period_cnt_16),
	.C(un1_period_cnt_17),
	.D(un1_period_cnt_18),
	.Z(o_strobe6_4_and)
);
defparam o_strobe6_4_c_0_RNO_0.INIT="0x0001";
  LUT4 o_strobe6_6_c_0_RNO (
	.A(un1_period_cnt_20),
	.B(un1_period_cnt_21),
	.C(un1_period_cnt_22),
	.D(un1_period_cnt_a_5[19]),
	.Z(o_strobe6_5_and)
);
defparam o_strobe6_6_c_0_RNO.INIT="0x0100";
  LUT4 un1_period_cnt_a_5_0_cry_21_c_0_RNO_0_cZ (
	.A(period_lat[21]),
	.B(period_cnt_i[21]),
	.C(period_lat[22]),
	.D(period_cnt_i[22]),
	.Z(un1_period_cnt_a_5_0_cry_21_c_0_RNO_0)
);
defparam un1_period_cnt_a_5_0_cry_21_c_0_RNO_0_cZ.INIT="0x0FF0";
  LUT4 un1_period_cnt_a_5_0_cry_21_c_0_RNO_cZ (
	.A(period_lat[20]),
	.B(period_cnt_i[20]),
	.C(period_lat[21]),
	.D(period_cnt_i[21]),
	.Z(un1_period_cnt_a_5_0_cry_21_c_0_RNO)
);
defparam un1_period_cnt_a_5_0_cry_21_c_0_RNO_cZ.INIT="0x0FF0";
  LUT4 un1_period_cnt_a_5_0_cry_19_c_0_RNO_0_cZ (
	.A(period_lat[19]),
	.B(period_cnt_i[19]),
	.C(period_lat[20]),
	.D(period_cnt_i[20]),
	.Z(un1_period_cnt_a_5_0_cry_19_c_0_RNO_0)
);
defparam un1_period_cnt_a_5_0_cry_19_c_0_RNO_0_cZ.INIT="0x0FF0";
  LUT4 un1_period_cnt_a_5_0_cry_15_c_0_RNO_cZ (
	.A(period_lat[14]),
	.B(period_cnt_i[14]),
	.C(r_delay[0]),
	.D(un1_period_cnt_a_5_10_0),
	.Z(un1_period_cnt_a_5_0_cry_15_c_0_RNO)
);
defparam un1_period_cnt_a_5_0_cry_15_c_0_RNO_cZ.INIT="0xF00F";
  LUT4 un1_period_cnt_a_5_0_cry_13_c_0_RNO_cZ (
	.A(period_lat[12]),
	.B(period_cnt_i[12]),
	.C(r_delay[0]),
	.D(un1_period_cnt_a_5_3_0),
	.Z(un1_period_cnt_a_5_0_cry_13_c_0_RNO)
);
defparam un1_period_cnt_a_5_0_cry_13_c_0_RNO_cZ.INIT="0xF00F";
  LUT4 un1_period_cnt_a_5_0_cry_11_c_0_RNO_0_cZ (
	.A(period_lat[11]),
	.B(period_cnt_i[11]),
	.C(period_lat[12]),
	.D(period_cnt_i[12]),
	.Z(un1_period_cnt_a_5_0_cry_11_c_0_RNO_0)
);
defparam un1_period_cnt_a_5_0_cry_11_c_0_RNO_0_cZ.INIT="0x0FF0";
  LUT4 un1_period_cnt_a_5_0_cry_11_c_0_RNO_cZ (
	.A(r_delay[0]),
	.B(period_lat[11]),
	.C(period_cnt_i[11]),
	.D(GND),
	.Z(un1_period_cnt_a_5_0_cry_11_c_0_RNO)
);
defparam un1_period_cnt_a_5_0_cry_11_c_0_RNO_cZ.INIT="0x3C3C";
  LUT4 un1_period_cnt_a_5_0_cry_13_c_0_RNO_2 (
	.A(period_cnt[13]),
	.B(period_lat[13]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_3_0)
);
defparam un1_period_cnt_a_5_0_cry_13_c_0_RNO_2.INIT="0x9999";
  LUT4 un1_period_cnt_a_5_0_cry_15_c_0_RNO_2 (
	.A(period_cnt[15]),
	.B(period_lat[15]),
	.C(GND),
	.D(GND),
	.Z(un1_period_cnt_a_5_10_0)
);
defparam un1_period_cnt_a_5_0_cry_15_c_0_RNO_2.INIT="0x9999";
  LUT4 o_strobe_RNIOHEB (
	.A(w_strobe),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(w_strobe_i)
);
defparam o_strobe_RNIOHEB.INIT="0x5555";
  LUT4 un1_period_cnt_a_5_0_cry_11_c_0_RNO_1 (
	.A(r_delay[0]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(r_delay_i[0])
);
defparam un1_period_cnt_a_5_0_cry_11_c_0_RNO_1.INIT="0x5555";
  LUT4 o_strobe6_6_c_0_RNO_2 (
	.A(period_cnt[23]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[23])
);
defparam o_strobe6_6_c_0_RNO_2.INIT="0x5555";
  LUT4 \period_cnt_RNIUL69[22]  (
	.A(period_cnt[22]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[22])
);
defparam \period_cnt_RNIUL69[22] .INIT="0x5555";
  LUT4 \period_cnt_RNITK69[21]  (
	.A(period_cnt[21]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[21])
);
defparam \period_cnt_RNITK69[21] .INIT="0x5555";
  LUT4 \period_cnt_RNISJ69[20]  (
	.A(period_cnt[20]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[20])
);
defparam \period_cnt_RNISJ69[20] .INIT="0x5555";
  LUT4 \period_cnt_RNI4R59[19]  (
	.A(period_cnt[19]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[19])
);
defparam \period_cnt_RNI4R59[19] .INIT="0x5555";
  LUT4 \period_cnt_RNIVL59[14]  (
	.A(period_cnt[14]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[14])
);
defparam \period_cnt_RNIVL59[14] .INIT="0x5555";
  LUT4 \period_cnt_RNITJ59[12]  (
	.A(period_cnt[12]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[12])
);
defparam \period_cnt_RNITJ59[12] .INIT="0x5555";
  LUT4 \period_cnt_RNISI59[11]  (
	.A(period_cnt[11]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(period_cnt_i[11])
);
defparam \period_cnt_RNISI59[11] .INIT="0x5555";
  LUT4 \period_lat_RNI4BGK_cZ[19]  (
	.A(period_lat[19]),
	.B(period_cnt_i[19]),
	.C(GND),
	.D(GND),
	.Z(period_lat_RNI4BGK[19])
);
defparam \period_lat_RNI4BGK_cZ[19] .INIT="0x6666";
  LUT4 \period_lat_RNIQ0GK_cZ[14]  (
	.A(period_lat[14]),
	.B(period_cnt_i[14]),
	.C(GND),
	.D(GND),
	.Z(period_lat_RNIQ0GK[14])
);
defparam \period_lat_RNIQ0GK_cZ[14] .INIT="0x6666";
  LUT4 \vs_d_RNI1M3[2]  (
	.A(vs_d[1]),
	.B(vs_d[2]),
	.C(GND),
	.D(GND),
	.Z(w_vs_edge)
);
defparam \vs_d_RNI1M3[2] .INIT="0x4444";
  LUT4 \period_lat_RNIAMGK_cZ[18]  (
	.A(period_cnt[18]),
	.B(period_lat[18]),
	.C(r_delay[5]),
	.D(GND),
	.Z(period_lat_RNIAMGK[18])
);
defparam \period_lat_RNIAMGK_cZ[18] .INIT="0x9696";
  LUT4 \period_lat_RNI6IGK_cZ[16]  (
	.A(period_cnt[16]),
	.B(period_lat[16]),
	.C(r_delay[5]),
	.D(GND),
	.Z(period_lat_RNI6IGK[16])
);
defparam \period_lat_RNI6IGK_cZ[16] .INIT="0x9696";
  LUT4 o_strobe6_6_c_0_RNO_1 (
	.A(period_lat[22]),
	.B(period_cnt_i[22]),
	.C(period_lat[23]),
	.D(period_cnt_i[23]),
	.Z(un1_period_cnt_a_5_0_axb_23)
);
defparam o_strobe6_6_c_0_RNO_1.INIT="0x8778";
  LUT4 \period_lat_RNI6IGK_0_cZ[16]  (
	.A(period_cnt[16]),
	.B(period_lat[16]),
	.C(r_delay[5]),
	.D(GND),
	.Z(period_lat_RNI6IGK_0[16])
);
defparam \period_lat_RNI6IGK_0_cZ[16] .INIT="0x4D4D";
  LUT4 un1_period_cnt_a_5_0_cry_13_c_0_RNO_0_cZ (
	.A(period_lat_RNIQ0GK[14]),
	.B(period_cnt[13]),
	.C(period_lat[13]),
	.D(r_delay[0]),
	.Z(un1_period_cnt_a_5_0_cry_13_c_0_RNO_0)
);
defparam un1_period_cnt_a_5_0_cry_13_c_0_RNO_0_cZ.INIT="0x30F3";
  LUT4 un1_period_cnt_a_5_0_cry_15_c_0_RNO_0_cZ (
	.A(period_lat_RNI6IGK[16]),
	.B(period_cnt[15]),
	.C(period_lat[15]),
	.D(r_delay[0]),
	.Z(un1_period_cnt_a_5_0_cry_15_c_0_RNO_0)
);
defparam un1_period_cnt_a_5_0_cry_15_c_0_RNO_0_cZ.INIT="0x30F3";
  LUT4 un1_period_cnt_a_5_0_cry_17_c_0_RNO_cZ (
	.A(period_lat_RNI6IGK_0[16]),
	.B(period_cnt[17]),
	.C(period_lat[17]),
	.D(r_delay[0]),
	.Z(un1_period_cnt_a_5_0_cry_17_c_0_RNO)
);
defparam un1_period_cnt_a_5_0_cry_17_c_0_RNO_cZ.INIT="0xC33C";
  LUT4 un1_period_cnt_a_5_0_cry_17_c_0_RNO_0_cZ (
	.A(period_lat_RNIAMGK[18]),
	.B(period_cnt[17]),
	.C(period_lat[17]),
	.D(r_delay[0]),
	.Z(un1_period_cnt_a_5_0_cry_17_c_0_RNO_0)
);
defparam un1_period_cnt_a_5_0_cry_17_c_0_RNO_0_cZ.INIT="0x30F3";
  LUT4 un1_period_cnt_a_5_0_cry_19_c_0_RNO_cZ (
	.A(period_lat_RNI4BGK[19]),
	.B(period_cnt[18]),
	.C(period_lat[18]),
	.D(r_delay[5]),
	.Z(un1_period_cnt_a_5_0_cry_19_c_0_RNO)
);
defparam un1_period_cnt_a_5_0_cry_19_c_0_RNO_cZ.INIT="0x30F3";
// @41:70
  CCU2_B un1_r_duration_0_I_45_c_0 (
	.CIN(un1_r_duration_0_data_tmp[10]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(un1_r_duration_0_I_45_c_0_RNO),
	.C1(GND),
	.COUT(N_1),
	.S0(un1_r_duration_0_I_45_c_0_S0),
	.S1(un1_r_duration_0_data_tmp[11])
);
defparam un1_r_duration_0_I_45_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_45_c_0.INIT1="0xC33C";
// @41:70
  CCU2_B un1_r_duration_0_I_57_c_0 (
	.CIN(un1_r_duration_0_data_tmp[8]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_r_duration_0_I_57_c_0_RNO),
	.C1(un1_r_duration_0_I_57_c_0_RNO_0),
	.COUT(un1_r_duration_0_data_tmp[10]),
	.S0(un1_r_duration_0_I_57_c_0_S0),
	.S1(un1_r_duration_0_I_57_c_0_S1)
);
defparam un1_r_duration_0_I_57_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_57_c_0.INIT1="0xC33C";
// @41:70
  CCU2_B un1_r_duration_0_I_21_c_0 (
	.CIN(un1_r_duration_0_data_tmp[6]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_r_duration_0_I_21_c_0_RNO),
	.C1(un1_r_duration_0_I_21_c_0_RNO_0),
	.COUT(un1_r_duration_0_data_tmp[8]),
	.S0(un1_r_duration_0_I_21_c_0_S0),
	.S1(un1_r_duration_0_I_21_c_0_S1)
);
defparam un1_r_duration_0_I_21_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_21_c_0.INIT1="0xC33C";
// @41:70
  CCU2_B un1_r_duration_0_I_33_c_0 (
	.CIN(un1_r_duration_0_data_tmp[4]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_r_duration_0_I_33_c_0_RNO),
	.C1(un1_r_duration_0_I_33_c_0_RNO_0),
	.COUT(un1_r_duration_0_data_tmp[6]),
	.S0(un1_r_duration_0_I_33_c_0_S0),
	.S1(un1_r_duration_0_I_33_c_0_S1)
);
defparam un1_r_duration_0_I_33_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_33_c_0.INIT1="0xC33C";
// @41:70
  CCU2_B un1_r_duration_0_I_27_c_0 (
	.CIN(un1_r_duration_0_data_tmp[2]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_r_duration_0_I_27_c_0_RNO),
	.C1(un1_r_duration_0_I_27_c_0_RNO_0),
	.COUT(un1_r_duration_0_data_tmp[4]),
	.S0(un1_r_duration_0_I_27_c_0_S0),
	.S1(un1_r_duration_0_I_27_c_0_S1)
);
defparam un1_r_duration_0_I_27_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_27_c_0.INIT1="0xC33C";
// @41:70
  CCU2_B un1_r_duration_0_I_9_c_0 (
	.CIN(un1_r_duration_0_data_tmp[0]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_r_duration_0_I_9_c_0_RNO),
	.C1(un1_r_duration_0_I_9_c_0_RNO_0),
	.COUT(un1_r_duration_0_data_tmp[2]),
	.S0(un1_r_duration_0_I_9_c_0_S0),
	.S1(un1_r_duration_0_I_9_c_0_S1)
);
defparam un1_r_duration_0_I_9_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_9_c_0.INIT1="0xC33C";
// @41:70
  CCU2_B un1_r_duration_0_I_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(VCC),
	.C0(GND),
	.C1(un1_r_duration_0_I_1_c_0_RNO),
	.COUT(un1_r_duration_0_data_tmp[0]),
	.S0(N_2),
	.S1(un1_r_duration_0_I_1_c_0_S1)
);
defparam un1_r_duration_0_I_1_c_0.INIT0="0xC33C";
defparam un1_r_duration_0_I_1_c_0.INIT1="0xC33C";
  CCU2_B o_strobe_RNO (
	.CIN(o_strobe6),
	.A0(GND),
	.A1(GND),
	.B0(un1_r_duration_0_data_tmp[11]),
	.B1(GND),
	.C0(w_strobe),
	.C1(GND),
	.COUT(N_3),
	.S0(o_strobe),
	.S1(N_4)
);
defparam o_strobe_RNO.INIT0="0xFFC0";
defparam o_strobe_RNO.INIT1="0xC33C";
// @41:68
  CCU2_B o_strobe6_6_c_0 (
	.CIN(o_strobe6_4),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(o_strobe6_5_and),
	.C1(un1_period_cnt_23_i),
	.COUT(o_strobe6),
	.S0(o_strobe6_6_c_0_S0),
	.S1(o_strobe6_6_c_0_S1)
);
defparam o_strobe6_6_c_0.INIT0="0xC33C";
defparam o_strobe6_6_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B o_strobe6_4_c_0 (
	.CIN(o_strobe6_2),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(o_strobe6_3_and),
	.C1(o_strobe6_4_and),
	.COUT(o_strobe6_4),
	.S0(o_strobe6_4_c_0_S0),
	.S1(o_strobe6_4_c_0_S1)
);
defparam o_strobe6_4_c_0.INIT0="0xC33C";
defparam o_strobe6_4_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B o_strobe6_2_c_0 (
	.CIN(o_strobe6_0),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(o_strobe6_1_and),
	.C1(o_strobe6_2_and),
	.COUT(o_strobe6_2),
	.S0(o_strobe6_2_c_0_S0),
	.S1(o_strobe6_2_c_0_S1)
);
defparam o_strobe6_2_c_0.INIT0="0xC33C";
defparam o_strobe6_2_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B o_strobe6_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(VCC),
	.C1(o_strobe6_0_and),
	.COUT(o_strobe6_0),
	.S0(N_5),
	.S1(o_strobe6_1_c_0_S1)
);
defparam o_strobe6_1_c_0.INIT0="0xC33C";
defparam o_strobe6_1_c_0.INIT1="0xC33C";
  CCU2_B o_strobe6_6_c_0_RNO_0 (
	.CIN(un1_period_cnt_a_5_0_cry_22),
	.A0(un1_period_cnt_a_5_0_axb_23),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_6),
	.S0(un1_period_cnt_23_i),
	.S1(N_7)
);
defparam o_strobe6_6_c_0_RNO_0.INIT0="0xAA55";
defparam o_strobe6_6_c_0_RNO_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_21_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_20),
	.A0(GND),
	.A1(GND),
	.B0(un1_period_cnt_a_5_0_cry_21_c_0_RNO),
	.B1(un1_period_cnt_a_5_0_cry_21_c_0_RNO_0),
	.C0(un1_period_cnt_a_5_0_cry_21_c_0_RNO_1),
	.C1(un1_period_cnt_a_5_0_cry_21_c_0_RNO_2),
	.COUT(un1_period_cnt_a_5_0_cry_22),
	.S0(un1_period_cnt_21),
	.S1(un1_period_cnt_22)
);
defparam un1_period_cnt_a_5_0_cry_21_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_21_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_19_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_18),
	.A0(GND),
	.A1(GND),
	.B0(un1_period_cnt_a_5_0_cry_19_c_0_RNO),
	.B1(un1_period_cnt_a_5_0_cry_19_c_0_RNO_0),
	.C0(period_lat_RNI4BGK[19]),
	.C1(un1_period_cnt_a_5_0_cry_19_c_0_RNO_1),
	.COUT(un1_period_cnt_a_5_0_cry_20),
	.S0(un1_period_cnt_a_5[19]),
	.S1(un1_period_cnt_20)
);
defparam un1_period_cnt_a_5_0_cry_19_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_19_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_17_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_16),
	.A0(GND),
	.A1(GND),
	.B0(un1_period_cnt_a_5_0_cry_17_c_0_RNO),
	.B1(un1_period_cnt_a_5_0_cry_17_c_0_RNO_0),
	.C0(period_lat_RNI6IGK_0[16]),
	.C1(period_lat_RNIAMGK[18]),
	.COUT(un1_period_cnt_a_5_0_cry_18),
	.S0(un1_period_cnt_17),
	.S1(un1_period_cnt_18)
);
defparam un1_period_cnt_a_5_0_cry_17_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_17_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_15_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_14),
	.A0(GND),
	.A1(GND),
	.B0(un1_period_cnt_a_5_0_cry_15_c_0_RNO),
	.B1(un1_period_cnt_a_5_0_cry_15_c_0_RNO_0),
	.C0(un1_period_cnt_a_5_0_cry_15_c_0_RNO_1),
	.C1(period_lat_RNI6IGK[16]),
	.COUT(un1_period_cnt_a_5_0_cry_16),
	.S0(un1_period_cnt_15),
	.S1(un1_period_cnt_16)
);
defparam un1_period_cnt_a_5_0_cry_15_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_15_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_13_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_12),
	.A0(GND),
	.A1(GND),
	.B0(un1_period_cnt_a_5_0_cry_13_c_0_RNO),
	.B1(un1_period_cnt_a_5_0_cry_13_c_0_RNO_0),
	.C0(un1_period_cnt_a_5_0_cry_13_c_0_RNO_1),
	.C1(period_lat_RNIQ0GK[14]),
	.COUT(un1_period_cnt_a_5_0_cry_14),
	.S0(un1_period_cnt_13),
	.S1(un1_period_cnt_14)
);
defparam un1_period_cnt_a_5_0_cry_13_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_13_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_11_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_10),
	.A0(GND),
	.A1(GND),
	.B0(un1_period_cnt_a_5_0_cry_11_c_0_RNO),
	.B1(un1_period_cnt_a_5_0_cry_11_c_0_RNO_0),
	.C0(r_delay_i[0]),
	.C1(un1_period_cnt_a_5_0_cry_11_c_0_RNO_2),
	.COUT(un1_period_cnt_a_5_0_cry_12),
	.S0(un1_period_cnt_11),
	.S1(un1_period_cnt_12)
);
defparam un1_period_cnt_a_5_0_cry_11_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_11_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_9_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt_i[9]),
	.B1(period_cnt_i[10]),
	.C0(period_lat[9]),
	.C1(period_lat[10]),
	.COUT(un1_period_cnt_a_5_0_cry_10),
	.S0(un1_period_cnt_a_5[9]),
	.S1(un1_period_cnt_a_5[10])
);
defparam un1_period_cnt_a_5_0_cry_9_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_9_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_7_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt_i[7]),
	.B1(period_cnt_i[8]),
	.C0(period_lat[7]),
	.C1(period_lat[8]),
	.COUT(un1_period_cnt_a_5_0_cry_8),
	.S0(un1_period_cnt_a_5[7]),
	.S1(un1_period_cnt_a_5[8])
);
defparam un1_period_cnt_a_5_0_cry_7_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_7_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_5_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt_i[5]),
	.B1(period_cnt_i[6]),
	.C0(period_lat[5]),
	.C1(period_lat[6]),
	.COUT(un1_period_cnt_a_5_0_cry_6),
	.S0(un1_period_cnt_a_5[5]),
	.S1(un1_period_cnt_a_5[6])
);
defparam un1_period_cnt_a_5_0_cry_5_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_5_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_3_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt_i[3]),
	.B1(period_cnt_i[4]),
	.C0(period_lat[3]),
	.C1(period_lat[4]),
	.COUT(un1_period_cnt_a_5_0_cry_4),
	.S0(un1_period_cnt_a_5[3]),
	.S1(un1_period_cnt_a_5[4])
);
defparam un1_period_cnt_a_5_0_cry_3_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_3_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_1_c_0 (
	.CIN(un1_period_cnt_a_5_0_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt_i[1]),
	.B1(period_cnt_i[2]),
	.C0(period_lat[1]),
	.C1(period_lat[2]),
	.COUT(un1_period_cnt_a_5_0_cry_2),
	.S0(un1_period_cnt_a_5[1]),
	.S1(un1_period_cnt_a_5[2])
);
defparam un1_period_cnt_a_5_0_cry_1_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_1_c_0.INIT1="0xC33C";
// @41:68
  CCU2_B un1_period_cnt_a_5_0_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(period_cnt_i[0]),
	.C0(GND),
	.C1(period_lat[0]),
	.COUT(un1_period_cnt_a_5_0_cry_0),
	.S0(N_8),
	.S1(un1_period_cnt_a_5[0])
);
defparam un1_period_cnt_a_5_0_cry_0_c_0.INIT0="0xC33C";
defparam un1_period_cnt_a_5_0_cry_0_c_0.INIT1="0xC33C";
// @41:55
  CCU2_B un2_period_cnt_cry_22_c_0 (
	.CIN(un2_period_cnt_cry_21),
	.A0(GND),
	.A1(period_cnt[23]),
	.B0(period_cnt[22]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_22_c_0_COUT),
	.S0(un2_period_cnt_cry_22_c_0_S0),
	.S1(un2_period_cnt_cry_22_c_0_S1)
);
defparam un2_period_cnt_cry_22_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_22_c_0.INIT1="0x55AA";
// @41:55
  CCU2_B un2_period_cnt_cry_20_c_0 (
	.CIN(un2_period_cnt_cry_19),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[20]),
	.B1(period_cnt[21]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_21),
	.S0(un2_period_cnt_cry_20_c_0_S0),
	.S1(un2_period_cnt_cry_20_c_0_S1)
);
defparam un2_period_cnt_cry_20_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_20_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_18_c_0 (
	.CIN(un2_period_cnt_cry_17),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[18]),
	.B1(period_cnt[19]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_19),
	.S0(un2_period_cnt_cry_18_c_0_S0),
	.S1(un2_period_cnt_cry_18_c_0_S1)
);
defparam un2_period_cnt_cry_18_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_18_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_16_c_0 (
	.CIN(un2_period_cnt_cry_15),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[16]),
	.B1(period_cnt[17]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_17),
	.S0(un2_period_cnt_cry_16_c_0_S0),
	.S1(un2_period_cnt_cry_16_c_0_S1)
);
defparam un2_period_cnt_cry_16_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_16_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_14_c_0 (
	.CIN(un2_period_cnt_cry_13),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[14]),
	.B1(period_cnt[15]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_15),
	.S0(un2_period_cnt_cry_14_c_0_S0),
	.S1(un2_period_cnt_cry_14_c_0_S1)
);
defparam un2_period_cnt_cry_14_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_14_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_12_c_0 (
	.CIN(un2_period_cnt_cry_11),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[12]),
	.B1(period_cnt[13]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_13),
	.S0(un2_period_cnt_cry_12_c_0_S0),
	.S1(un2_period_cnt_cry_12_c_0_S1)
);
defparam un2_period_cnt_cry_12_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_12_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_10_c_0 (
	.CIN(un2_period_cnt_cry_9),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[10]),
	.B1(period_cnt[11]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_11),
	.S0(un2_period_cnt_cry_10_c_0_S0),
	.S1(un2_period_cnt_cry_10_c_0_S1)
);
defparam un2_period_cnt_cry_10_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_10_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_8_c_0 (
	.CIN(un2_period_cnt_cry_7),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[8]),
	.B1(period_cnt[9]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_9),
	.S0(un2_period_cnt_cry_8_c_0_S0),
	.S1(un2_period_cnt_cry_8_c_0_S1)
);
defparam un2_period_cnt_cry_8_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_8_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_6_c_0 (
	.CIN(un2_period_cnt_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[6]),
	.B1(period_cnt[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_7),
	.S0(un2_period_cnt_cry_6_c_0_S0),
	.S1(un2_period_cnt_cry_6_c_0_S1)
);
defparam un2_period_cnt_cry_6_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_6_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_4_c_0 (
	.CIN(un2_period_cnt_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[4]),
	.B1(period_cnt[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_5),
	.S0(un2_period_cnt_cry_4_c_0_S0),
	.S1(un2_period_cnt_cry_4_c_0_S1)
);
defparam un2_period_cnt_cry_4_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_4_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_2_c_0 (
	.CIN(un2_period_cnt_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(period_cnt[2]),
	.B1(period_cnt[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_period_cnt_cry_3),
	.S0(un2_period_cnt_cry_2_c_0_S0),
	.S1(un2_period_cnt_cry_2_c_0_S1)
);
defparam un2_period_cnt_cry_2_c_0.INIT0="0x9966";
defparam un2_period_cnt_cry_2_c_0.INIT1="0x9966";
// @41:55
  CCU2_B un2_period_cnt_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_887),
	.B1(period_cnt[1]),
	.C0(N_887),
	.C1(GND),
	.COUT(un2_period_cnt_cry_1),
	.S0(N_9),
	.S1(un2_period_cnt_cry_1_c_0_S1)
);
defparam un2_period_cnt_cry_1_c_0.INIT0="0xC33C";
defparam un2_period_cnt_cry_1_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_22_c_0 (
	.CIN(duration_cnt_1_cry_21),
	.A0(GND),
	.A1(duration_cnt[23]),
	.B0(duration_cnt[22]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_22_c_0_COUT),
	.S0(duration_cnt_1[22]),
	.S1(duration_cnt_1[23])
);
defparam duration_cnt_1_cry_22_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_22_c_0.INIT1="0x55AA";
// @41:77
  CCU2_B duration_cnt_1_cry_20_c_0 (
	.CIN(duration_cnt_1_cry_19),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[20]),
	.B1(duration_cnt[21]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_21),
	.S0(duration_cnt_1[20]),
	.S1(duration_cnt_1[21])
);
defparam duration_cnt_1_cry_20_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_20_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_18_c_0 (
	.CIN(duration_cnt_1_cry_17),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[18]),
	.B1(duration_cnt[19]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_19),
	.S0(duration_cnt_1[18]),
	.S1(duration_cnt_1[19])
);
defparam duration_cnt_1_cry_18_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_18_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_16_c_0 (
	.CIN(duration_cnt_1_cry_15),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[16]),
	.B1(duration_cnt[17]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_17),
	.S0(duration_cnt_1[16]),
	.S1(duration_cnt_1[17])
);
defparam duration_cnt_1_cry_16_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_16_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_14_c_0 (
	.CIN(duration_cnt_1_cry_13),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[14]),
	.B1(duration_cnt[15]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_15),
	.S0(duration_cnt_1[14]),
	.S1(duration_cnt_1[15])
);
defparam duration_cnt_1_cry_14_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_14_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_12_c_0 (
	.CIN(duration_cnt_1_cry_11),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[12]),
	.B1(duration_cnt[13]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_13),
	.S0(duration_cnt_1[12]),
	.S1(duration_cnt_1[13])
);
defparam duration_cnt_1_cry_12_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_12_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_10_c_0 (
	.CIN(duration_cnt_1_cry_9),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[10]),
	.B1(duration_cnt[11]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_11),
	.S0(duration_cnt_1[10]),
	.S1(duration_cnt_1[11])
);
defparam duration_cnt_1_cry_10_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_10_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_8_c_0 (
	.CIN(duration_cnt_1_cry_7),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[8]),
	.B1(duration_cnt[9]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_9),
	.S0(duration_cnt_1[8]),
	.S1(duration_cnt_1[9])
);
defparam duration_cnt_1_cry_8_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_8_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_6_c_0 (
	.CIN(duration_cnt_1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[6]),
	.B1(duration_cnt[7]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_7),
	.S0(duration_cnt_1[6]),
	.S1(duration_cnt_1[7])
);
defparam duration_cnt_1_cry_6_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_6_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_4_c_0 (
	.CIN(duration_cnt_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[4]),
	.B1(duration_cnt[5]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_5),
	.S0(duration_cnt_1[4]),
	.S1(duration_cnt_1[5])
);
defparam duration_cnt_1_cry_4_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_4_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_2_c_0 (
	.CIN(duration_cnt_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(duration_cnt[2]),
	.B1(duration_cnt[3]),
	.C0(GND),
	.C1(GND),
	.COUT(duration_cnt_1_cry_3),
	.S0(duration_cnt_1[2]),
	.S1(duration_cnt_1[3])
);
defparam duration_cnt_1_cry_2_c_0.INIT0="0x9966";
defparam duration_cnt_1_cry_2_c_0.INIT1="0x9966";
// @41:77
  CCU2_B duration_cnt_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_886),
	.B1(duration_cnt[1]),
	.C0(N_886),
	.C1(GND),
	.COUT(duration_cnt_1_cry_1),
	.S0(N_10),
	.S1(duration_cnt_1[1])
);
defparam duration_cnt_1_cry_1_c_0.INIT0="0xC33C";
defparam duration_cnt_1_cry_1_c_0.INIT1="0x9966";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* himax_led_strobe */

module dpram1024x8_ipgen_lscc_ram_dp_core_Z10_layer0_0 (
  fifo_dout,
  fifo_waddr,
  fifo_raddr,
  r_uart_din_0,
  fifo_we,
  N_913,
  clk
)
;
output [7:4] fifo_dout ;
input [9:1] fifo_waddr ;
input [9:0] fifo_raddr ;
input r_uart_din_0 ;
input fifo_we ;
input N_913 ;
input clk ;
wire r_uart_din_0 ;
wire fifo_we ;
wire N_913 ;
wire clk ;
wire [15:0] rdata_w;
wire GND ;
wire VCC ;
// @58:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, r_uart_din_0, GND, GND, GND, r_uart_din_0, GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, fifo_raddr[9:0]}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, fifo_waddr[9:1], N_913}),
	.CKW(clk),
	.CEW(VCC),
	.WE(fifo_we),
	.DO({rdata_w[15:14], fifo_dout[7], rdata_w[12:10], fifo_dout[6], rdata_w[8:6], fifo_dout[5], rdata_w[4:2], fifo_dout[4], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_core_Z10_layer0_0 */

module dpram1024x8_ipgen_lscc_ram_dp_core_Z9_layer0_0 (
  fifo_dout,
  fifo_waddr,
  fifo_raddr,
  fifo_we,
  N_913,
  clk
)
;
output [3:0] fifo_dout ;
input [9:1] fifo_waddr ;
input [9:0] fifo_raddr ;
input fifo_we ;
input N_913 ;
input clk ;
wire fifo_we ;
wire N_913 ;
wire clk ;
wire [15:0] rdata_w;
wire GND ;
wire VCC ;
// @58:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, fifo_raddr[9:0]}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, fifo_waddr[9:1], N_913}),
	.CKW(clk),
	.CEW(VCC),
	.WE(fifo_we),
	.DO({rdata_w[15:14], fifo_dout[3], rdata_w[12:10], fifo_dout[2], rdata_w[8:6], fifo_dout[1], rdata_w[4:2], fifo_dout[0], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_core_Z9_layer0_0 */

module dpram1024x8_ipgen_lscc_ram_dp_main_Z8_layer0_0 (
  fifo_dout,
  r_uart_din_0,
  fifo_raddr,
  fifo_waddr,
  clk,
  N_913,
  fifo_we
)
;
output [7:0] fifo_dout ;
input r_uart_din_0 ;
input [9:0] fifo_raddr ;
input [9:1] fifo_waddr ;
input clk ;
input N_913 ;
input fifo_we ;
wire r_uart_din_0 ;
wire clk ;
wire N_913 ;
wire fifo_we ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:936
  dpram1024x8_ipgen_lscc_ram_dp_core_Z10_layer0_0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0  (
	.fifo_dout(fifo_dout[7:4]),
	.fifo_waddr(fifo_waddr[9:1]),
	.fifo_raddr(fifo_raddr[9:0]),
	.r_uart_din_0(r_uart_din_0),
	.fifo_we(fifo_we),
	.N_913(N_913),
	.clk(clk)
);
// @58:936
  dpram1024x8_ipgen_lscc_ram_dp_core_Z9_layer0_0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.fifo_dout(fifo_dout[3:0]),
	.fifo_waddr(fifo_waddr[9:1]),
	.fifo_raddr(fifo_raddr[9:0]),
	.fifo_we(fifo_we),
	.N_913(N_913),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_main_Z8_layer0_0 */

module dpram1024x8_ipgen_lscc_ram_dp_Z11_layer0_0 (
  fifo_waddr,
  fifo_raddr,
  r_uart_din_0,
  fifo_dout,
  fifo_we,
  N_913,
  clk
)
;
input [9:1] fifo_waddr ;
input [9:0] fifo_raddr ;
input r_uart_din_0 ;
output [7:0] fifo_dout ;
input fifo_we ;
input N_913 ;
input clk ;
wire r_uart_din_0 ;
wire fifo_we ;
wire N_913 ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:381
  dpram1024x8_ipgen_lscc_ram_dp_main_Z8_layer0_0 mem_main (
	.fifo_dout(fifo_dout[7:0]),
	.r_uart_din_0(r_uart_din_0),
	.fifo_raddr(fifo_raddr[9:0]),
	.fifo_waddr(fifo_waddr[9:1]),
	.clk(clk),
	.N_913(N_913),
	.fifo_we(fifo_we)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_Z11_layer0_0 */

module dpram1024x8_0 (
  fifo_dout,
  r_uart_din_0,
  fifo_raddr,
  fifo_waddr,
  clk,
  N_913,
  fifo_we
)
;
output [7:0] fifo_dout ;
input r_uart_din_0 ;
input [9:0] fifo_raddr ;
input [9:1] fifo_waddr ;
input clk ;
input N_913 ;
input fifo_we ;
wire r_uart_din_0 ;
wire clk ;
wire N_913 ;
wire fifo_we ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:116
  dpram1024x8_ipgen_lscc_ram_dp_Z11_layer0_0 lscc_ram_dp_inst (
	.fifo_waddr(fifo_waddr[9:1]),
	.fifo_raddr(fifo_raddr[9:0]),
	.r_uart_din_0(r_uart_din_0),
	.fifo_dout(fifo_dout[7:0]),
	.fifo_we(fifo_we),
	.N_913(N_913),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_0 */

module lsc_uart_103_1K_0 (
  r_uart_din_0,
  w_uart_dout,
  r_uart_vld,
  lcd_resetn_c,
  debug_sda_c,
  w_uart_dout_vld,
  w_uart_rxd,
  lcd_resetn_c_i,
  clk
)
;
input r_uart_din_0 ;
output [2:0] w_uart_dout ;
input r_uart_vld ;
input lcd_resetn_c ;
output debug_sda_c ;
output w_uart_dout_vld ;
input w_uart_rxd ;
input lcd_resetn_c_i ;
input clk ;
wire r_uart_din_0 ;
wire r_uart_vld ;
wire lcd_resetn_c ;
wire debug_sda_c ;
wire w_uart_dout_vld ;
wire w_uart_rxd ;
wire lcd_resetn_c_i ;
wire clk ;
wire [3:0] tx_bit_cnt;
wire [3:0] rx_bit_cnt;
wire [11:0] tx_period_cnt;
wire [0:0] tx_period_cnt_i;
wire [11:0] fifo_raddr;
wire [11:0] fifo_raddr_s;
wire [11:0] rx_period_cnt;
wire [11:0] rx_period_cnt_RNO;
wire [11:0] fifo_raddr_clk;
wire [9:1] fifo_waddr;
wire [9:0] fifo_waddr_p1;
wire [1:0] rxd_lat;
wire [1:0] rx_valid_tg_clk;
wire [11:10] fifo_raddr_lat;
wire [5:0] un1_fifo_raddr_clk_0_data_tmp;
wire [9:0] fifo_full_i_A;
wire [7:0] rxd_shift;
wire [11:3] un6_tx_period_cnt_1;
wire [7:0] fifo_dout;
wire [3:3] rx_period_cnt_0_1_i_a2_1;
wire [3:3] rx_period_cnt_RNIE1OI;
wire [11:11] rx_period_cnt_RNO_0;
wire [10:0] fifo_raddr_cry;
wire tx_bit_cntc ;
wire VCC ;
wire tx_bit_cntc_0 ;
wire un1_tx_bit_cnt_1_cry_1_c_0_S1 ;
wire tx_bit_cntc_1 ;
wire rx_bit_cntc ;
wire rx_bit_cntc_0 ;
wire un1_rx_bit_cnt_12_cry_1_c_0_S1 ;
wire rx_bit_cntc_1 ;
wire un6_tx_period_cnt_1_cry_5_c_0_S1 ;
wire un1_tx_bit_cnt11_0_i ;
wire tx_period_cntc ;
wire tx_period_cntc_0 ;
wire tx_period_cntc_1 ;
wire tx_period_cntc_2 ;
wire tx_period_cntc_3 ;
wire un6_tx_period_cnt_1_cry_1_c_0_S0 ;
wire un6_tx_period_cnt_1_cry_1_c_0_S1 ;
wire tx_period_cntc_4 ;
wire tx_period_cntc_5 ;
wire un6_tx_period_cnt_1_cry_5_c_0_S0 ;
wire fifo_rd ;
wire fifo_empty ;
wire r_fifo_empty ;
wire rx_sample_tick ;
wire rx_sample_tick8 ;
wire GND ;
wire rx_bit_tick ;
wire rx_bit_tick8 ;
wire r_fifo_empty_2 ;
wire tx_bit_tick ;
wire tx_bit_tick7 ;
wire fifo_we ;
wire N_913 ;
wire rx_valid_tg ;
wire o_valid_2 ;
wire rx_valid_tg_0 ;
wire o_dout ;
wire o_dout_0 ;
wire o_dout_1 ;
wire o_txd_11 ;
wire rx_sample_tick_0 ;
wire un1_tx_period_cnt_1_1 ;
wire un1_tx_period_cnt_1_2 ;
wire un1_tx_period_cnt_1_3 ;
wire N_741 ;
wire un1_fifo_rd ;
wire un1_fifo_rd_1 ;
wire N_742 ;
wire N_744 ;
wire N_746 ;
wire un1_rx_bit_cnt_1 ;
wire un1_rx_bit_cnt_5 ;
wire N_747 ;
wire N_749 ;
wire N_91 ;
wire N_93 ;
wire N_94 ;
wire fifo_rd_0 ;
wire rx_sample_tick8_0_a2_0_3 ;
wire o_txd_11_4_0 ;
wire un1_tx_bit_cnt11_1_0_i ;
wire r_fifo_empty_2_5 ;
wire fifo_full_3 ;
wire tx_bit_tick7_6 ;
wire un6_rx_period_cnt_1_cry_5_c_0_S1 ;
wire un6_rx_period_cnt_1_cry_5_c_0_S0 ;
wire un6_rx_period_cnt_1_cry_1_c_0_S1 ;
wire un6_rx_period_cnt_1_cry_1_c_0_S0 ;
wire N_92 ;
wire fifo_full_NE_3 ;
wire fifo_full_NE_2 ;
wire fifo_full_NE_0_0 ;
wire rx_sample_tick8_0_a2_1 ;
wire r_fifo_empty_2_NE_4 ;
wire r_fifo_empty_2_NE_3 ;
wire r_fifo_empty_2_NE_1 ;
wire r_fifo_empty_2_NE_0 ;
wire rx_bit_tick8_0_a2_0_0 ;
wire tx_bit_tick7_3_0 ;
wire tx_bit_tick7_2_0 ;
wire tx_bit_tick7_1 ;
wire rx_sample_tick8_0_a2_0_4 ;
wire un1_rx_bit_cnt_2 ;
wire o_txd_11_sn_N_9 ;
wire fifo_full_NE_6 ;
wire fifo_full_NE_5 ;
wire fifo_full_NE_4 ;
wire r_fifo_empty_2_NE_6 ;
wire N_745 ;
wire N_750 ;
wire N_60 ;
wire N_63 ;
wire un6_rx_period_cnt_1_cry_3_c_0_S0 ;
wire un6_rx_period_cnt_1_cry_3_c_0_S1 ;
wire un6_rx_period_cnt_1_cry_7_c_0_S0 ;
wire un6_rx_period_cnt_1_cry_7_c_0_S1 ;
wire un6_rx_period_cnt_1_cry_9_c_0_S0 ;
wire un6_rx_period_cnt_1_cry_9_c_0_S1 ;
wire un1_fifo_raddr_clk_0_I_1_c_0_RNO ;
wire un1_fifo_raddr_clk_0_I_15_c_0_RNO ;
wire un1_fifo_raddr_clk_0_I_15_c_0_RNO_0 ;
wire un1_fifo_raddr_clk_0_I_21_c_0_RNO ;
wire un1_fifo_raddr_clk_0_I_21_c_0_RNO_0 ;
wire un1_fifo_raddr_clk_0_I_9_c_0_RNO ;
wire un6_rx_period_cnt_1_cry_10 ;
wire N_1504 ;
wire N_1503 ;
wire N_1502 ;
wire N_1501 ;
wire N_1500 ;
wire N_1499 ;
wire N_1498 ;
wire N_1497 ;
wire un1_fifo_raddr_clk_0_I_9_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_21_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_21_c_0_S1 ;
wire un1_fifo_raddr_clk_0_I_15_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_15_c_0_S1 ;
wire un1_fifo_raddr_clk_0_I_1_c_0_S1 ;
wire fifo_waddr_p1_cry_7 ;
wire fifo_waddr_p1_cry_8_c_0_COUT ;
wire fifo_waddr_p1_cry_5 ;
wire fifo_waddr_p1_cry_3 ;
wire fifo_waddr_p1_cry_1 ;
wire un6_tx_period_cnt_1_cry_10 ;
wire un6_tx_period_cnt_1_cry_8 ;
wire un6_tx_period_cnt_1_cry_6 ;
wire un6_tx_period_cnt_1_cry_4 ;
wire un6_tx_period_cnt_1_cry_2 ;
wire un6_tx_period_cnt_1_cry_0 ;
wire un6_tx_period_cnt_1_cry_0_c_0_S1 ;
wire un6_rx_period_cnt_1_cry_8 ;
wire un6_rx_period_cnt_1_cry_6 ;
wire un6_rx_period_cnt_1_cry_4 ;
wire un6_rx_period_cnt_1_cry_2 ;
wire un6_rx_period_cnt_1_cry_0 ;
wire un6_rx_period_cnt_1_cry_0_c_0_S1 ;
wire un1_tx_bit_cnt_1_cry_2 ;
wire un1_tx_bit_cnt_1_cry_0 ;
wire un1_rx_bit_cnt_12_cry_2 ;
wire un1_rx_bit_cnt_12_cry_0 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire N_14 ;
wire N_15 ;
wire N_16 ;
wire N_17 ;
wire N_18 ;
wire N_19 ;
wire N_20 ;
wire N_21 ;
// @51:50
  FD1P3IZ \tx_bit_cnt_Z[0]  (
	.Q(tx_bit_cnt[0]),
	.D(tx_bit_cntc),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:50
  FD1P3IZ \tx_bit_cnt_Z[1]  (
	.Q(tx_bit_cnt[1]),
	.D(tx_bit_cntc_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:50
  FD1P3IZ \tx_bit_cnt_Z[2]  (
	.Q(tx_bit_cnt[2]),
	.D(un1_tx_bit_cnt_1_cry_1_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:50
  FD1P3IZ \tx_bit_cnt_Z[3]  (
	.Q(tx_bit_cnt[3]),
	.D(tx_bit_cntc_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:292
  FD1P3IZ \rx_bit_cnt_Z[0]  (
	.Q(rx_bit_cnt[0]),
	.D(rx_bit_cntc),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:292
  FD1P3IZ \rx_bit_cnt_Z[1]  (
	.Q(rx_bit_cnt[1]),
	.D(rx_bit_cntc_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:292
  FD1P3IZ \rx_bit_cnt_Z[2]  (
	.Q(rx_bit_cnt[2]),
	.D(un1_rx_bit_cnt_12_cry_1_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:292
  FD1P3IZ \rx_bit_cnt_Z[3]  (
	.Q(rx_bit_cnt[3]),
	.D(rx_bit_cntc_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[6]  (
	.Q(tx_period_cnt[6]),
	.D(un6_tx_period_cnt_1_cry_5_c_0_S1),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[7]  (
	.Q(tx_period_cnt[7]),
	.D(tx_period_cntc),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[8]  (
	.Q(tx_period_cnt[8]),
	.D(tx_period_cntc_0),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[9]  (
	.Q(tx_period_cnt[9]),
	.D(tx_period_cntc_1),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[10]  (
	.Q(tx_period_cnt[10]),
	.D(tx_period_cntc_2),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[11]  (
	.Q(tx_period_cnt[11]),
	.D(tx_period_cntc_3),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[0]  (
	.Q(tx_period_cnt[0]),
	.D(tx_period_cnt_i[0]),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[1]  (
	.Q(tx_period_cnt[1]),
	.D(un6_tx_period_cnt_1_cry_1_c_0_S0),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[2]  (
	.Q(tx_period_cnt[2]),
	.D(un6_tx_period_cnt_1_cry_1_c_0_S1),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[3]  (
	.Q(tx_period_cnt[3]),
	.D(tx_period_cntc_4),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[4]  (
	.Q(tx_period_cnt[4]),
	.D(tx_period_cntc_5),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:62
  FD1P3IZ \tx_period_cnt_Z[5]  (
	.Q(tx_period_cnt[5]),
	.D(un6_tx_period_cnt_1_cry_5_c_0_S0),
	.CK(clk),
	.CD(un1_tx_bit_cnt11_0_i),
	.SP(VCC)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[11]  (
	.Q(fifo_raddr[11]),
	.D(fifo_raddr_s[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[10]  (
	.Q(fifo_raddr[10]),
	.D(fifo_raddr_s[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[9]  (
	.Q(fifo_raddr[9]),
	.D(fifo_raddr_s[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[8]  (
	.Q(fifo_raddr[8]),
	.D(fifo_raddr_s[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[7]  (
	.Q(fifo_raddr[7]),
	.D(fifo_raddr_s[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[6]  (
	.Q(fifo_raddr[6]),
	.D(fifo_raddr_s[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[5]  (
	.Q(fifo_raddr[5]),
	.D(fifo_raddr_s[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[4]  (
	.Q(fifo_raddr[4]),
	.D(fifo_raddr_s[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[3]  (
	.Q(fifo_raddr[3]),
	.D(fifo_raddr_s[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[2]  (
	.Q(fifo_raddr[2]),
	.D(fifo_raddr_s[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[1]  (
	.Q(fifo_raddr[1]),
	.D(fifo_raddr_s[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:87
  FD1P3DZ \fifo_raddr_Z[0]  (
	.Q(fifo_raddr[0]),
	.D(fifo_raddr_s[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @51:156
  FD1P3BZ fifo_empty_Z (
	.Q(fifo_empty),
	.D(r_fifo_empty),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:326
  FD1P3DZ rx_sample_tick_Z (
	.Q(rx_sample_tick),
	.D(rx_sample_tick8),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:316
  FD1P3DZ rx_bit_tick_Z (
	.Q(rx_bit_tick),
	.D(rx_bit_tick8),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:136
  FD1P3BZ r_fifo_empty_Z (
	.Q(r_fifo_empty),
	.D(r_fifo_empty_2),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:74
  FD1P3DZ tx_bit_tick_Z (
	.Q(tx_bit_tick),
	.D(tx_bit_tick7),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[2]  (
	.Q(rx_period_cnt[2]),
	.D(rx_period_cnt_RNO[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[1]  (
	.Q(rx_period_cnt[1]),
	.D(rx_period_cnt_RNO[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[0]  (
	.Q(rx_period_cnt[0]),
	.D(rx_period_cnt_RNO[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[11]  (
	.Q(rx_period_cnt[11]),
	.D(rx_period_cnt_RNO[11]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[10]  (
	.Q(rx_period_cnt[10]),
	.D(rx_period_cnt_RNO[10]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[9]  (
	.Q(rx_period_cnt[9]),
	.D(rx_period_cnt_RNO[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[8]  (
	.Q(rx_period_cnt[8]),
	.D(rx_period_cnt_RNO[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[7]  (
	.Q(rx_period_cnt[7]),
	.D(rx_period_cnt_RNO[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[6]  (
	.Q(rx_period_cnt[6]),
	.D(rx_period_cnt_RNO[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[5]  (
	.Q(rx_period_cnt[5]),
	.D(rx_period_cnt_RNO[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[4]  (
	.Q(rx_period_cnt[4]),
	.D(rx_period_cnt_RNO[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:304
  FD1P3DZ \rx_period_cnt_Z[3]  (
	.Q(rx_period_cnt[3]),
	.D(rx_period_cnt_RNO[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[4]  (
	.Q(fifo_raddr_clk[4]),
	.D(fifo_raddr[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[3]  (
	.Q(fifo_raddr_clk[3]),
	.D(fifo_raddr[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[2]  (
	.Q(fifo_raddr_clk[2]),
	.D(fifo_raddr[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[1]  (
	.Q(fifo_raddr_clk[1]),
	.D(fifo_raddr[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[0]  (
	.Q(fifo_raddr_clk[0]),
	.D(fifo_raddr[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[11]  (
	.Q(fifo_raddr_clk[11]),
	.D(fifo_raddr[11]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[10]  (
	.Q(fifo_raddr_clk[10]),
	.D(fifo_raddr[10]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[9]  (
	.Q(fifo_raddr_clk[9]),
	.D(fifo_raddr[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[8]  (
	.Q(fifo_raddr_clk[8]),
	.D(fifo_raddr[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[7]  (
	.Q(fifo_raddr_clk[7]),
	.D(fifo_raddr[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[6]  (
	.Q(fifo_raddr_clk[6]),
	.D(fifo_raddr[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:123
  FD1P3DZ \fifo_raddr_clk_Z[5]  (
	.Q(fifo_raddr_clk[5]),
	.D(fifo_raddr[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[9]  (
	.Q(fifo_waddr[9]),
	.D(fifo_waddr_p1[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[8]  (
	.Q(fifo_waddr[8]),
	.D(fifo_waddr_p1[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[7]  (
	.Q(fifo_waddr[7]),
	.D(fifo_waddr_p1[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[6]  (
	.Q(fifo_waddr[6]),
	.D(fifo_waddr_p1[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[5]  (
	.Q(fifo_waddr[5]),
	.D(fifo_waddr_p1[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[4]  (
	.Q(fifo_waddr[4]),
	.D(fifo_waddr_p1[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[3]  (
	.Q(fifo_waddr[3]),
	.D(fifo_waddr_p1[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[2]  (
	.Q(fifo_waddr[2]),
	.D(fifo_waddr_p1[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr_Z[1]  (
	.Q(fifo_waddr[1]),
	.D(fifo_waddr_p1[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:148
  FD1P3DZ \fifo_waddr[0]  (
	.Q(N_913),
	.D(fifo_waddr_p1[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_we)
);
// @51:260
  FD1P3IZ \rxd_lat_Z[1]  (
	.Q(rxd_lat[1]),
	.D(rxd_lat[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:260
  FD1P3IZ \rxd_lat_Z[0]  (
	.Q(rxd_lat[0]),
	.D(w_uart_rxd),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:336
  FD1P3IZ \rx_valid_tg_clk_Z[1]  (
	.Q(rx_valid_tg_clk[1]),
	.D(rx_valid_tg_clk[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:336
  FD1P3IZ \rx_valid_tg_clk_Z[0]  (
	.Q(rx_valid_tg_clk[0]),
	.D(rx_valid_tg),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:344
  FD1P3IZ o_valid (
	.Q(w_uart_dout_vld),
	.D(o_valid_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:128
  FD1P3DZ \fifo_raddr_lat_Z[11]  (
	.Q(fifo_raddr_lat[11]),
	.D(fifo_raddr_clk[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat_Z[10]  (
	.Q(fifo_raddr_lat[10]),
	.D(fifo_raddr_clk[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[9]  (
	.Q(fifo_full_i_A[9]),
	.D(fifo_raddr_clk[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[8]  (
	.Q(fifo_full_i_A[8]),
	.D(fifo_raddr_clk[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[7]  (
	.Q(fifo_full_i_A[7]),
	.D(fifo_raddr_clk[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[6]  (
	.Q(fifo_full_i_A[6]),
	.D(fifo_raddr_clk[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[5]  (
	.Q(fifo_full_i_A[5]),
	.D(fifo_raddr_clk[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[4]  (
	.Q(fifo_full_i_A[4]),
	.D(fifo_raddr_clk[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[3]  (
	.Q(fifo_full_i_A[3]),
	.D(fifo_raddr_clk[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[2]  (
	.Q(fifo_full_i_A[2]),
	.D(fifo_raddr_clk[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[1]  (
	.Q(fifo_full_i_A[1]),
	.D(fifo_raddr_clk[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:128
  FD1P3DZ \fifo_raddr_lat[0]  (
	.Q(fifo_full_i_A[0]),
	.D(fifo_raddr_clk[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @51:276
  FD1P3IZ rx_valid_tg_Z (
	.Q(rx_valid_tg),
	.D(rx_valid_tg_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:284
  FD1P3IZ \o_dout[2]  (
	.Q(w_uart_dout[2]),
	.D(o_dout),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:284
  FD1P3IZ \o_dout[1]  (
	.Q(w_uart_dout[1]),
	.D(o_dout_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:284
  FD1P3IZ \o_dout[0]  (
	.Q(w_uart_dout[0]),
	.D(o_dout_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:95
  FD1P3IZ o_txd (
	.Q(debug_sda_c),
	.D(o_txd_11),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[7]  (
	.Q(rxd_shift[7]),
	.D(rxd_lat[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[6]  (
	.Q(rxd_shift[6]),
	.D(rxd_shift[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[5]  (
	.Q(rxd_shift[5]),
	.D(rxd_shift[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[4]  (
	.Q(rxd_shift[4]),
	.D(rxd_shift[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[3]  (
	.Q(rxd_shift[3]),
	.D(rxd_shift[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[2]  (
	.Q(rxd_shift[2]),
	.D(rxd_shift[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[1]  (
	.Q(rxd_shift[1]),
	.D(rxd_shift[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
// @51:268
  FD1P3IZ \rxd_shift_esr[0]  (
	.Q(rxd_shift[0]),
	.D(rxd_shift[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(rx_sample_tick_0)
);
  LUT4 \fifo_waddr_RNIQVJ4[0]  (
	.A(N_913),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(fifo_waddr_p1[0])
);
defparam \fifo_waddr_RNIQVJ4[0] .INIT="0x5555";
  LUT4 \tx_period_cnt_RNO[3]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[3]),
	.Z(tx_period_cntc_4)
);
defparam \tx_period_cnt_RNO[3] .INIT="0x7F00";
  LUT4 \tx_period_cnt_RNO[4]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[4]),
	.Z(tx_period_cntc_5)
);
defparam \tx_period_cnt_RNO[4] .INIT="0x7F00";
  LUT4 \tx_period_cnt_RNO[7]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[7]),
	.Z(tx_period_cntc)
);
defparam \tx_period_cnt_RNO[7] .INIT="0x7F00";
  LUT4 \tx_period_cnt_RNO[8]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[8]),
	.Z(tx_period_cntc_0)
);
defparam \tx_period_cnt_RNO[8] .INIT="0x7F00";
  LUT4 \tx_period_cnt_RNO[9]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[9]),
	.Z(tx_period_cntc_1)
);
defparam \tx_period_cnt_RNO[9] .INIT="0x7F00";
  LUT4 \tx_period_cnt_RNO[10]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[10]),
	.Z(tx_period_cntc_2)
);
defparam \tx_period_cnt_RNO[10] .INIT="0x7F00";
  LUT4 \tx_period_cnt_RNO[11]  (
	.A(un1_tx_period_cnt_1_1),
	.B(un1_tx_period_cnt_1_2),
	.C(un1_tx_period_cnt_1_3),
	.D(un6_tx_period_cnt_1[11]),
	.Z(tx_period_cntc_3)
);
defparam \tx_period_cnt_RNO[11] .INIT="0x7F00";
  LUT4 \tx_bit_cnt_RNO[0]  (
	.A(N_741),
	.B(fifo_empty),
	.C(un1_fifo_rd),
	.D(un1_fifo_rd_1),
	.Z(tx_bit_cntc)
);
defparam \tx_bit_cnt_RNO[0] .INIT="0x0B0A";
  LUT4 \tx_bit_cnt_RNO[1]  (
	.A(N_742),
	.B(fifo_empty),
	.C(un1_fifo_rd),
	.D(un1_fifo_rd_1),
	.Z(tx_bit_cntc_0)
);
defparam \tx_bit_cnt_RNO[1] .INIT="0x080A";
  LUT4 \tx_bit_cnt_RNO[3]  (
	.A(N_744),
	.B(fifo_empty),
	.C(un1_fifo_rd),
	.D(un1_fifo_rd_1),
	.Z(tx_bit_cntc_1)
);
defparam \tx_bit_cnt_RNO[3] .INIT="0x080A";
  LUT4 \rx_bit_cnt_RNO[0]  (
	.A(N_746),
	.B(rx_bit_tick),
	.C(un1_rx_bit_cnt_1),
	.D(un1_rx_bit_cnt_5),
	.Z(rx_bit_cntc)
);
defparam \rx_bit_cnt_RNO[0] .INIT="0x3F2A";
  LUT4 \rx_bit_cnt_RNO[1]  (
	.A(N_747),
	.B(rx_bit_tick),
	.C(un1_rx_bit_cnt_1),
	.D(un1_rx_bit_cnt_5),
	.Z(rx_bit_cntc_0)
);
defparam \rx_bit_cnt_RNO[1] .INIT="0x002A";
  LUT4 \rx_bit_cnt_RNO[3]  (
	.A(N_749),
	.B(rx_bit_tick),
	.C(un1_rx_bit_cnt_1),
	.D(un1_rx_bit_cnt_5),
	.Z(rx_bit_cntc_1)
);
defparam \rx_bit_cnt_RNO[3] .INIT="0x002A";
  LUT4 \tx_period_cnt_RNI80C61[9]  (
	.A(tx_period_cnt[11]),
	.B(tx_period_cnt[0]),
	.C(tx_period_cnt[10]),
	.D(tx_period_cnt[9]),
	.Z(un1_tx_period_cnt_1_3)
);
defparam \tx_period_cnt_RNI80C61[9] .INIT="0x0001";
  LUT4 o_txd_RNO_0 (
	.A(N_91),
	.B(N_93),
	.C(tx_bit_cnt[1]),
	.D(GND),
	.Z(N_94)
);
defparam o_txd_RNO_0.INIT="0xACAC";
  LUT4 tx_bit_tick_RNI7GR8 (
	.A(tx_bit_cnt[3]),
	.B(tx_bit_tick),
	.C(GND),
	.D(GND),
	.Z(fifo_rd_0)
);
defparam tx_bit_tick_RNI7GR8.INIT="0x8888";
  LUT4 \rx_period_cnt_RNID9QB[10]  (
	.A(rx_period_cnt[10]),
	.B(rx_period_cnt[11]),
	.C(GND),
	.D(GND),
	.Z(rx_sample_tick8_0_a2_0_3)
);
defparam \rx_period_cnt_RNID9QB[10] .INIT="0x1111";
  LUT4 o_txd_RNO_6 (
	.A(fifo_dout[2]),
	.B(tx_bit_cnt[2]),
	.C(GND),
	.D(GND),
	.Z(o_txd_11_4_0)
);
defparam o_txd_RNO_6.INIT="0x4444";
  LUT4 \tx_period_cnt_RNO[0]  (
	.A(tx_period_cnt[0]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_i[0])
);
defparam \tx_period_cnt_RNO[0] .INIT="0x5555";
  LUT4 \rx_period_cnt_RNO_cZ[0]  (
	.A(un1_tx_bit_cnt11_1_0_i),
	.B(rx_period_cnt[0]),
	.C(GND),
	.D(GND),
	.Z(rx_period_cnt_RNO[0])
);
defparam \rx_period_cnt_RNO_cZ[0] .INIT="0x1111";
  LUT4 r_fifo_empty_RNO_4 (
	.A(fifo_full_i_A[5]),
	.B(fifo_waddr[5]),
	.C(GND),
	.D(GND),
	.Z(r_fifo_empty_2_5)
);
defparam r_fifo_empty_RNO_4.INIT="0x6666";
  LUT4 fifo_waddr_p1_cry_2_c_0_RNIPN2E (
	.A(fifo_full_i_A[3]),
	.B(fifo_waddr_p1[3]),
	.C(GND),
	.D(GND),
	.Z(fifo_full_3)
);
defparam fifo_waddr_p1_cry_2_c_0_RNIPN2E.INIT="0x6666";
  LUT4 o_valid_RNO (
	.A(rx_valid_tg_clk[0]),
	.B(rx_valid_tg_clk[1]),
	.C(GND),
	.D(GND),
	.Z(o_valid_2)
);
defparam o_valid_RNO.INIT="0x6666";
  LUT4 tx_bit_tick_RNO_3 (
	.A(tx_period_cnt[9]),
	.B(tx_period_cnt[10]),
	.C(GND),
	.D(GND),
	.Z(tx_bit_tick7_6)
);
defparam tx_bit_tick_RNO_3.INIT="0x1111";
  LUT4 \rx_period_cnt_RNO_cZ[6]  (
	.A(un1_tx_bit_cnt11_1_0_i),
	.B(un6_rx_period_cnt_1_cry_5_c_0_S1),
	.C(GND),
	.D(GND),
	.Z(rx_period_cnt_RNO[6])
);
defparam \rx_period_cnt_RNO_cZ[6] .INIT="0x4444";
  LUT4 \rx_period_cnt_RNO_cZ[5]  (
	.A(un1_tx_bit_cnt11_1_0_i),
	.B(un6_rx_period_cnt_1_cry_5_c_0_S0),
	.C(GND),
	.D(GND),
	.Z(rx_period_cnt_RNO[5])
);
defparam \rx_period_cnt_RNO_cZ[5] .INIT="0x4444";
  LUT4 \rx_period_cnt_RNO_cZ[2]  (
	.A(un1_tx_bit_cnt11_1_0_i),
	.B(un6_rx_period_cnt_1_cry_1_c_0_S1),
	.C(GND),
	.D(GND),
	.Z(rx_period_cnt_RNO[2])
);
defparam \rx_period_cnt_RNO_cZ[2] .INIT="0x4444";
  LUT4 \rx_period_cnt_RNO_cZ[1]  (
	.A(un1_tx_bit_cnt11_1_0_i),
	.B(un6_rx_period_cnt_1_cry_1_c_0_S0),
	.C(GND),
	.D(GND),
	.Z(rx_period_cnt_RNO[1])
);
defparam \rx_period_cnt_RNO_cZ[1] .INIT="0x4444";
  LUT4 o_txd_RNO_3 (
	.A(fifo_dout[0]),
	.B(fifo_dout[4]),
	.C(tx_bit_cnt[2]),
	.D(GND),
	.Z(N_91)
);
defparam o_txd_RNO_3.INIT="0xCACA";
  LUT4 o_txd_RNO_7 (
	.A(fifo_dout[3]),
	.B(fifo_dout[5]),
	.C(tx_bit_cnt[1]),
	.D(GND),
	.Z(N_92)
);
defparam o_txd_RNO_7.INIT="0xCACA";
  LUT4 o_txd_RNO_4 (
	.A(fifo_dout[6]),
	.B(fifo_dout[7]),
	.C(tx_bit_cnt[0]),
	.D(GND),
	.Z(N_93)
);
defparam o_txd_RNO_4.INIT="0xCACA";
  LUT4 fifo_waddr_p1_cry_6_c_0_RNI1NMT (
	.A(fifo_full_i_A[6]),
	.B(fifo_full_i_A[7]),
	.C(fifo_waddr_p1[6]),
	.D(fifo_waddr_p1[7]),
	.Z(fifo_full_NE_3)
);
defparam fifo_waddr_p1_cry_6_c_0_RNI1NMT.INIT="0x8421";
  LUT4 fifo_waddr_p1_cry_4_c_0_RNIP2UC1 (
	.A(fifo_full_i_A[4]),
	.B(fifo_full_i_A[5]),
	.C(fifo_waddr_p1[4]),
	.D(fifo_waddr_p1[5]),
	.Z(fifo_full_NE_2)
);
defparam fifo_waddr_p1_cry_4_c_0_RNIP2UC1.INIT="0x8421";
  LUT4 fifo_waddr_p1_cry_1_c_0_RNI55BO (
	.A(fifo_full_i_A[0]),
	.B(fifo_full_i_A[1]),
	.C(fifo_waddr_p1[0]),
	.D(fifo_waddr_p1[1]),
	.Z(fifo_full_NE_0_0)
);
defparam fifo_waddr_p1_cry_1_c_0_RNI55BO.INIT="0x8421";
  LUT4 rx_sample_tick_RNO_0 (
	.A(rx_period_cnt[1]),
	.B(rx_period_cnt[4]),
	.C(rx_period_cnt[5]),
	.D(GND),
	.Z(rx_sample_tick8_0_a2_1)
);
defparam rx_sample_tick_RNO_0.INIT="0x8080";
  LUT4 r_fifo_empty_RNO_2 (
	.A(fifo_full_i_A[8]),
	.B(fifo_full_i_A[9]),
	.C(fifo_waddr[8]),
	.D(fifo_waddr[9]),
	.Z(r_fifo_empty_2_NE_4)
);
defparam r_fifo_empty_RNO_2.INIT="0x8421";
  LUT4 r_fifo_empty_RNO_5 (
	.A(fifo_full_i_A[6]),
	.B(fifo_full_i_A[7]),
	.C(fifo_waddr[6]),
	.D(fifo_waddr[7]),
	.Z(r_fifo_empty_2_NE_3)
);
defparam r_fifo_empty_RNO_5.INIT="0x8421";
  LUT4 r_fifo_empty_RNO_1 (
	.A(fifo_full_i_A[2]),
	.B(fifo_full_i_A[3]),
	.C(fifo_waddr[2]),
	.D(fifo_waddr[3]),
	.Z(r_fifo_empty_2_NE_1)
);
defparam r_fifo_empty_RNO_1.INIT="0x8421";
  LUT4 r_fifo_empty_RNO_0 (
	.A(fifo_full_i_A[0]),
	.B(fifo_full_i_A[1]),
	.C(N_913),
	.D(fifo_waddr[1]),
	.Z(r_fifo_empty_2_NE_0)
);
defparam r_fifo_empty_RNO_0.INIT="0x8421";
  LUT4 rx_bit_tick_RNO_0 (
	.A(rx_period_cnt[1]),
	.B(rx_period_cnt[4]),
	.C(rx_period_cnt[5]),
	.D(GND),
	.Z(rx_bit_tick8_0_a2_0_0)
);
defparam rx_bit_tick_RNO_0.INIT="0x0101";
  LUT4 \rx_period_cnt_RNIUCJ4[1]  (
	.A(rx_period_cnt[0]),
	.B(rx_period_cnt[1]),
	.C(rx_period_cnt[4]),
	.D(rx_period_cnt[5]),
	.Z(rx_period_cnt_0_1_i_a2_1[3])
);
defparam \rx_period_cnt_RNIUCJ4[1] .INIT="0x0001";
  LUT4 tx_bit_tick_RNO_2 (
	.A(tx_period_cnt[7]),
	.B(tx_period_cnt[8]),
	.C(tx_period_cnt[11]),
	.D(lcd_resetn_c),
	.Z(tx_bit_tick7_3_0)
);
defparam tx_bit_tick_RNO_2.INIT="0x0100";
  LUT4 tx_bit_tick_RNO_1 (
	.A(tx_period_cnt[3]),
	.B(tx_period_cnt[4]),
	.C(tx_period_cnt[5]),
	.D(tx_period_cnt[6]),
	.Z(tx_bit_tick7_2_0)
);
defparam tx_bit_tick_RNO_1.INIT="0x0001";
  LUT4 tx_bit_tick_RNO_0 (
	.A(tx_period_cnt[0]),
	.B(tx_period_cnt[1]),
	.C(tx_period_cnt[2]),
	.D(GND),
	.Z(tx_bit_tick7_1)
);
defparam tx_bit_tick_RNO_0.INIT="0x0202";
  LUT4 \tx_period_cnt_RNIMLVM[5]  (
	.A(tx_period_cnt[5]),
	.B(tx_period_cnt[6]),
	.C(tx_period_cnt[7]),
	.D(tx_period_cnt[8]),
	.Z(un1_tx_period_cnt_1_2)
);
defparam \tx_period_cnt_RNIMLVM[5] .INIT="0x0001";
  LUT4 \tx_period_cnt_RNI65VM[1]  (
	.A(tx_period_cnt[1]),
	.B(tx_period_cnt[2]),
	.C(tx_period_cnt[3]),
	.D(tx_period_cnt[4]),
	.Z(un1_tx_period_cnt_1_1)
);
defparam \tx_period_cnt_RNI65VM[1] .INIT="0x0001";
  LUT4 \rx_period_cnt_RNIETJ4[2]  (
	.A(rx_period_cnt[2]),
	.B(rx_period_cnt[7]),
	.C(rx_period_cnt[8]),
	.D(rx_period_cnt[9]),
	.Z(rx_sample_tick8_0_a2_0_4)
);
defparam \rx_period_cnt_RNIETJ4[2] .INIT="0x0001";
  LUT4 \rx_bit_cnt_RNIAGUH_0[0]  (
	.A(rx_bit_cnt[0]),
	.B(rx_bit_cnt[1]),
	.C(rx_bit_cnt[2]),
	.D(rx_bit_cnt[3]),
	.Z(un1_rx_bit_cnt_2)
);
defparam \rx_bit_cnt_RNIAGUH_0[0] .INIT="0x0001";
  LUT4 \rx_bit_cnt_RNIAGUH[0]  (
	.A(rx_bit_cnt[0]),
	.B(rx_bit_cnt[1]),
	.C(rx_bit_cnt[2]),
	.D(rx_bit_cnt[3]),
	.Z(un1_rx_bit_cnt_1)
);
defparam \rx_bit_cnt_RNIAGUH[0] .INIT="0x0400";
  LUT4 \tx_bit_cnt_RNIIGH2[3]  (
	.A(tx_bit_cnt[0]),
	.B(tx_bit_cnt[1]),
	.C(tx_bit_cnt[2]),
	.D(tx_bit_cnt[3]),
	.Z(un1_fifo_rd_1)
);
defparam \tx_bit_cnt_RNIIGH2[3] .INIT="0x0001";
  LUT4 o_txd_RNO_2 (
	.A(tx_bit_cnt[0]),
	.B(tx_bit_cnt[1]),
	.C(tx_bit_cnt[2]),
	.D(tx_bit_cnt[3]),
	.Z(o_txd_11_sn_N_9)
);
defparam o_txd_RNO_2.INIT="0x0344";
  LUT4 fifo_waddr_p1_cry_8_c_0_RNI6DUK1 (
	.A(fifo_full_NE_3),
	.B(fifo_full_i_A[9]),
	.C(fifo_waddr_p1[9]),
	.D(GND),
	.Z(fifo_full_NE_6)
);
defparam fifo_waddr_p1_cry_8_c_0_RNI6DUK1.INIT="0x8282";
  LUT4 fifo_waddr_p1_cry_2_c_0_RNIAH392 (
	.A(fifo_full_3),
	.B(fifo_full_NE_2),
	.C(fifo_full_i_A[2]),
	.D(fifo_waddr_p1[2]),
	.Z(fifo_full_NE_5)
);
defparam fifo_waddr_p1_cry_2_c_0_RNIAH392.INIT="0x4004";
  LUT4 fifo_waddr_p1_cry_8_c_0_RNI9QIF1 (
	.A(fifo_full_NE_0_0),
	.B(fifo_full_i_A[8]),
	.C(fifo_waddr_p1[8]),
	.D(GND),
	.Z(fifo_full_NE_4)
);
defparam fifo_waddr_p1_cry_8_c_0_RNI9QIF1.INIT="0x8282";
  LUT4 r_fifo_empty_RNO_3 (
	.A(fifo_full_i_A[4]),
	.B(fifo_waddr[4]),
	.C(r_fifo_empty_2_5),
	.D(r_fifo_empty_2_NE_3),
	.Z(r_fifo_empty_2_NE_6)
);
defparam r_fifo_empty_RNO_3.INIT="0x0900";
  LUT4 \rx_period_cnt_RNIE1OI_cZ[3]  (
	.A(rx_period_cnt[3]),
	.B(rx_period_cnt[6]),
	.C(rx_sample_tick8_0_a2_0_3),
	.D(rx_sample_tick8_0_a2_0_4),
	.Z(rx_period_cnt_RNIE1OI[3])
);
defparam \rx_period_cnt_RNIE1OI_cZ[3] .INIT="0x1000";
  LUT4 \tx_bit_cnt_RNI3JOA[0]  (
	.A(fifo_rd_0),
	.B(tx_bit_cnt[0]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_cnt[2]),
	.Z(un1_fifo_rd)
);
defparam \tx_bit_cnt_RNI3JOA[0] .INIT="0x0020";
  LUT4 \rxd_lat_RNIHAV61[1]  (
	.A(rxd_lat[0]),
	.B(rxd_lat[1]),
	.C(un1_rx_bit_cnt_2),
	.D(GND),
	.Z(un1_rx_bit_cnt_5)
);
defparam \rxd_lat_RNIHAV61[1] .INIT="0x4040";
  LUT4 \tx_bit_cnt_RNI3JOA_0[0]  (
	.A(fifo_rd_0),
	.B(tx_bit_cnt[0]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_cnt[2]),
	.Z(fifo_rd)
);
defparam \tx_bit_cnt_RNI3JOA_0[0] .INIT="0x0008";
  LUT4 tx_bit_tick_RNI3JOA (
	.A(tx_bit_tick),
	.B(un1_fifo_rd_1),
	.C(GND),
	.D(GND),
	.Z(N_745)
);
defparam tx_bit_tick_RNI3JOA.INIT="0x2222";
  LUT4 rx_bit_tick_RNIPUAN (
	.A(rx_bit_tick),
	.B(un1_rx_bit_cnt_2),
	.C(GND),
	.D(GND),
	.Z(N_750)
);
defparam rx_bit_tick_RNIPUAN.INIT="0x2222";
  LUT4 o_txd_RNO_5 (
	.A(N_92),
	.B(fifo_dout[1]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_cnt[2]),
	.Z(N_60)
);
defparam o_txd_RNO_5.INIT="0xAAC0";
  LUT4 rx_sample_tick_RNO (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(rx_period_cnt[0]),
	.C(rx_sample_tick8_0_a2_1),
	.D(lcd_resetn_c),
	.Z(rx_sample_tick8)
);
defparam rx_sample_tick_RNO.INIT="0x8000";
  LUT4 rx_bit_tick_RNO (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(rx_bit_tick8_0_a2_0_0),
	.C(rx_period_cnt[0]),
	.D(lcd_resetn_c),
	.Z(rx_bit_tick8)
);
defparam rx_bit_tick_RNO.INIT="0x8000";
  LUT4 tx_bit_tick_RNO (
	.A(tx_bit_tick7_1),
	.B(tx_bit_tick7_2_0),
	.C(tx_bit_tick7_3_0),
	.D(tx_bit_tick7_6),
	.Z(tx_bit_tick7)
);
defparam tx_bit_tick_RNO.INIT="0x8000";
  LUT4 \tx_bit_cnt_RNIB03B[3]  (
	.A(un1_fifo_rd_1),
	.B(lcd_resetn_c),
	.C(GND),
	.D(GND),
	.Z(un1_tx_bit_cnt11_0_i)
);
defparam \tx_bit_cnt_RNIB03B[3] .INIT="0xBBBB";
  LUT4 \rx_bit_cnt_RNI30GQ[0]  (
	.A(un1_rx_bit_cnt_2),
	.B(lcd_resetn_c),
	.C(GND),
	.D(GND),
	.Z(un1_tx_bit_cnt11_1_0_i)
);
defparam \rx_bit_cnt_RNI30GQ[0] .INIT="0xBBBB";
  LUT4 \o_dout_RNO[0]  (
	.A(rx_sample_tick),
	.B(rxd_shift[0]),
	.C(un1_rx_bit_cnt_1),
	.D(w_uart_dout[0]),
	.Z(o_dout_1)
);
defparam \o_dout_RNO[0] .INIT="0xDF80";
  LUT4 \o_dout_RNO[1]  (
	.A(rx_sample_tick),
	.B(rxd_shift[1]),
	.C(un1_rx_bit_cnt_1),
	.D(w_uart_dout[1]),
	.Z(o_dout_0)
);
defparam \o_dout_RNO[1] .INIT="0xDF80";
  LUT4 \o_dout_RNO[2]  (
	.A(rx_sample_tick),
	.B(rxd_shift[2]),
	.C(un1_rx_bit_cnt_1),
	.D(w_uart_dout[2]),
	.Z(o_dout)
);
defparam \o_dout_RNO[2] .INIT="0xDF80";
  LUT4 rx_valid_tg_RNO (
	.A(rx_sample_tick),
	.B(rx_valid_tg),
	.C(un1_rx_bit_cnt_1),
	.D(GND),
	.Z(rx_valid_tg_0)
);
defparam rx_valid_tg_RNO.INIT="0x6C6C";
  LUT4 o_txd_RNO_1 (
	.A(N_60),
	.B(o_txd_11_4_0),
	.C(tx_bit_cnt[0]),
	.D(tx_bit_cnt[3]),
	.Z(N_63)
);
defparam o_txd_RNO_1.INIT="0xFFA3";
  LUT4 r_fifo_empty_RNO (
	.A(r_fifo_empty_2_NE_0),
	.B(r_fifo_empty_2_NE_1),
	.C(r_fifo_empty_2_NE_4),
	.D(r_fifo_empty_2_NE_6),
	.Z(r_fifo_empty_2)
);
defparam r_fifo_empty_RNO.INIT="0x8000";
  LUT4 o_txd_RNO (
	.A(N_94),
	.B(N_63),
	.C(o_txd_11_sn_N_9),
	.D(GND),
	.Z(o_txd_11)
);
defparam o_txd_RNO.INIT="0xACAC";
  LUT4 \rx_period_cnt_RNO_cZ[3]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(un6_rx_period_cnt_1_cry_3_c_0_S0),
	.Z(rx_period_cnt_RNO[3])
);
defparam \rx_period_cnt_RNO_cZ[3] .INIT="0x1300";
  LUT4 \rx_period_cnt_RNO_cZ[4]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(un6_rx_period_cnt_1_cry_3_c_0_S1),
	.Z(rx_period_cnt_RNO[4])
);
defparam \rx_period_cnt_RNO_cZ[4] .INIT="0x1300";
  LUT4 \rx_period_cnt_RNO_cZ[7]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(un6_rx_period_cnt_1_cry_7_c_0_S0),
	.Z(rx_period_cnt_RNO[7])
);
defparam \rx_period_cnt_RNO_cZ[7] .INIT="0x1300";
  LUT4 \rx_period_cnt_RNO_cZ[8]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(un6_rx_period_cnt_1_cry_7_c_0_S1),
	.Z(rx_period_cnt_RNO[8])
);
defparam \rx_period_cnt_RNO_cZ[8] .INIT="0x1300";
  LUT4 \rx_period_cnt_RNO_cZ[9]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(un6_rx_period_cnt_1_cry_9_c_0_S0),
	.Z(rx_period_cnt_RNO[9])
);
defparam \rx_period_cnt_RNO_cZ[9] .INIT="0x1300";
  LUT4 \rx_period_cnt_RNO_cZ[10]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(un6_rx_period_cnt_1_cry_9_c_0_S1),
	.Z(rx_period_cnt_RNO[10])
);
defparam \rx_period_cnt_RNO_cZ[10] .INIT="0x1300";
  LUT4 \rx_period_cnt_RNO_cZ[11]  (
	.A(rx_period_cnt_RNIE1OI[3]),
	.B(un1_tx_bit_cnt11_1_0_i),
	.C(rx_period_cnt_0_1_i_a2_1[3]),
	.D(rx_period_cnt_RNO_0[11]),
	.Z(rx_period_cnt_RNO[11])
);
defparam \rx_period_cnt_RNO_cZ[11] .INIT="0x1300";
  LUT4 fifo_waddr_p1_cry_2_c_0_RNI9JBG5 (
	.A(r_uart_vld),
	.B(fifo_full_NE_4),
	.C(fifo_full_NE_5),
	.D(fifo_full_NE_6),
	.Z(fifo_we)
);
defparam fifo_waddr_p1_cry_2_c_0_RNI9JBG5.INIT="0x2AAA";
  LUT4 rx_sample_tick_RNIBIDK (
	.A(GND),
	.B(rx_sample_tick),
	.C(lcd_resetn_c_i),
	.D(GND),
	.Z(rx_sample_tick_0)
);
defparam rx_sample_tick_RNIBIDK.INIT="0xFCFC";
  LUT4 un1_fifo_raddr_clk_0_I_1_c_0_RNO_cZ (
	.A(fifo_full_i_A[0]),
	.B(fifo_full_i_A[1]),
	.C(fifo_raddr_clk[0]),
	.D(fifo_raddr_clk[1]),
	.Z(un1_fifo_raddr_clk_0_I_1_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_1_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_15_c_0_RNO_cZ (
	.A(fifo_full_i_A[2]),
	.B(fifo_full_i_A[3]),
	.C(fifo_raddr_clk[2]),
	.D(fifo_raddr_clk[3]),
	.Z(un1_fifo_raddr_clk_0_I_15_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_15_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_15_c_0_RNO_0_cZ (
	.A(fifo_full_i_A[4]),
	.B(fifo_full_i_A[5]),
	.C(fifo_raddr_clk[4]),
	.D(fifo_raddr_clk[5]),
	.Z(un1_fifo_raddr_clk_0_I_15_c_0_RNO_0)
);
defparam un1_fifo_raddr_clk_0_I_15_c_0_RNO_0_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_21_c_0_RNO_cZ (
	.A(fifo_full_i_A[6]),
	.B(fifo_full_i_A[7]),
	.C(fifo_raddr_clk[6]),
	.D(fifo_raddr_clk[7]),
	.Z(un1_fifo_raddr_clk_0_I_21_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_21_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_21_c_0_RNO_0_cZ (
	.A(fifo_full_i_A[8]),
	.B(fifo_full_i_A[9]),
	.C(fifo_raddr_clk[8]),
	.D(fifo_raddr_clk[9]),
	.Z(un1_fifo_raddr_clk_0_I_21_c_0_RNO_0)
);
defparam un1_fifo_raddr_clk_0_I_21_c_0_RNO_0_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_9_c_0_RNO_cZ (
	.A(fifo_raddr_clk[10]),
	.B(fifo_raddr_clk[11]),
	.C(fifo_raddr_lat[10]),
	.D(fifo_raddr_lat[11]),
	.Z(un1_fifo_raddr_clk_0_I_9_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_9_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 \rx_period_cnt_RNO_0_cZ[11]  (
	.A(rx_period_cnt[11]),
	.B(un6_rx_period_cnt_1_cry_10),
	.C(GND),
	.D(GND),
	.Z(rx_period_cnt_RNO_0[11])
);
defparam \rx_period_cnt_RNO_0_cZ[11] .INIT="0x9999";
// @51:132
  CCU2_B un1_fifo_raddr_clk_0_I_9_c_0 (
	.CIN(un1_fifo_raddr_clk_0_data_tmp[4]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(un1_fifo_raddr_clk_0_I_9_c_0_RNO),
	.C1(GND),
	.COUT(N_1),
	.S0(un1_fifo_raddr_clk_0_I_9_c_0_S0),
	.S1(un1_fifo_raddr_clk_0_data_tmp[5])
);
defparam un1_fifo_raddr_clk_0_I_9_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_9_c_0.INIT1="0xC33C";
// @51:132
  CCU2_B un1_fifo_raddr_clk_0_I_21_c_0 (
	.CIN(un1_fifo_raddr_clk_0_data_tmp[2]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_fifo_raddr_clk_0_I_21_c_0_RNO),
	.C1(un1_fifo_raddr_clk_0_I_21_c_0_RNO_0),
	.COUT(un1_fifo_raddr_clk_0_data_tmp[4]),
	.S0(un1_fifo_raddr_clk_0_I_21_c_0_S0),
	.S1(un1_fifo_raddr_clk_0_I_21_c_0_S1)
);
defparam un1_fifo_raddr_clk_0_I_21_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_21_c_0.INIT1="0xC33C";
// @51:132
  CCU2_B un1_fifo_raddr_clk_0_I_15_c_0 (
	.CIN(un1_fifo_raddr_clk_0_data_tmp[0]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_fifo_raddr_clk_0_I_15_c_0_RNO),
	.C1(un1_fifo_raddr_clk_0_I_15_c_0_RNO_0),
	.COUT(un1_fifo_raddr_clk_0_data_tmp[2]),
	.S0(un1_fifo_raddr_clk_0_I_15_c_0_S0),
	.S1(un1_fifo_raddr_clk_0_I_15_c_0_S1)
);
defparam un1_fifo_raddr_clk_0_I_15_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_15_c_0.INIT1="0xC33C";
// @51:132
  CCU2_B un1_fifo_raddr_clk_0_I_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(VCC),
	.C0(GND),
	.C1(un1_fifo_raddr_clk_0_I_1_c_0_RNO),
	.COUT(un1_fifo_raddr_clk_0_data_tmp[0]),
	.S0(N_2),
	.S1(un1_fifo_raddr_clk_0_I_1_c_0_S1)
);
defparam un1_fifo_raddr_clk_0_I_1_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_1_c_0.INIT1="0xC33C";
// @51:144
  CCU2_B fifo_waddr_p1_cry_8_c_0 (
	.CIN(fifo_waddr_p1_cry_7),
	.A0(GND),
	.A1(fifo_waddr[9]),
	.B0(fifo_waddr[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_waddr_p1_cry_8_c_0_COUT),
	.S0(fifo_waddr_p1[8]),
	.S1(fifo_waddr_p1[9])
);
defparam fifo_waddr_p1_cry_8_c_0.INIT0="0x9966";
defparam fifo_waddr_p1_cry_8_c_0.INIT1="0x55AA";
// @51:144
  CCU2_B fifo_waddr_p1_cry_6_c_0 (
	.CIN(fifo_waddr_p1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(fifo_waddr[6]),
	.B1(fifo_waddr[7]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_waddr_p1_cry_7),
	.S0(fifo_waddr_p1[6]),
	.S1(fifo_waddr_p1[7])
);
defparam fifo_waddr_p1_cry_6_c_0.INIT0="0x9966";
defparam fifo_waddr_p1_cry_6_c_0.INIT1="0x9966";
// @51:144
  CCU2_B fifo_waddr_p1_cry_4_c_0 (
	.CIN(fifo_waddr_p1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(fifo_waddr[4]),
	.B1(fifo_waddr[5]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_waddr_p1_cry_5),
	.S0(fifo_waddr_p1[4]),
	.S1(fifo_waddr_p1[5])
);
defparam fifo_waddr_p1_cry_4_c_0.INIT0="0x9966";
defparam fifo_waddr_p1_cry_4_c_0.INIT1="0x9966";
// @51:144
  CCU2_B fifo_waddr_p1_cry_2_c_0 (
	.CIN(fifo_waddr_p1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(fifo_waddr[2]),
	.B1(fifo_waddr[3]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_waddr_p1_cry_3),
	.S0(fifo_waddr_p1[2]),
	.S1(fifo_waddr_p1[3])
);
defparam fifo_waddr_p1_cry_2_c_0.INIT0="0x9966";
defparam fifo_waddr_p1_cry_2_c_0.INIT1="0x9966";
// @51:144
  CCU2_B fifo_waddr_p1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_913),
	.B1(fifo_waddr[1]),
	.C0(N_913),
	.C1(GND),
	.COUT(fifo_waddr_p1_cry_1),
	.S0(N_3),
	.S1(fifo_waddr_p1[1])
);
defparam fifo_waddr_p1_cry_1_c_0.INIT0="0xC33C";
defparam fifo_waddr_p1_cry_1_c_0.INIT1="0x9966";
  CCU2_B \tx_period_cnt_RNO_0[11]  (
	.CIN(un6_tx_period_cnt_1_cry_10),
	.A0(tx_period_cnt[11]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_9),
	.S0(un6_tx_period_cnt_1[11]),
	.S1(N_10)
);
defparam \tx_period_cnt_RNO_0[11] .INIT0="0xAA55";
defparam \tx_period_cnt_RNO_0[11] .INIT1="0xC33C";
// @51:71
  CCU2_B un6_tx_period_cnt_1_cry_9_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[9]),
	.B1(tx_period_cnt[10]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_10),
	.S0(un6_tx_period_cnt_1[9]),
	.S1(un6_tx_period_cnt_1[10])
);
defparam un6_tx_period_cnt_1_cry_9_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_9_c_0.INIT1="0xC33C";
// @51:71
  CCU2_B un6_tx_period_cnt_1_cry_7_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[7]),
	.B1(tx_period_cnt[8]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_8),
	.S0(un6_tx_period_cnt_1[7]),
	.S1(un6_tx_period_cnt_1[8])
);
defparam un6_tx_period_cnt_1_cry_7_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_7_c_0.INIT1="0xC33C";
// @51:71
  CCU2_B un6_tx_period_cnt_1_cry_5_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[5]),
	.B1(tx_period_cnt[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_6),
	.S0(un6_tx_period_cnt_1_cry_5_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_5_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_5_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_5_c_0.INIT1="0xC33C";
// @51:71
  CCU2_B un6_tx_period_cnt_1_cry_3_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[3]),
	.B1(tx_period_cnt[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_4),
	.S0(un6_tx_period_cnt_1[3]),
	.S1(un6_tx_period_cnt_1[4])
);
defparam un6_tx_period_cnt_1_cry_3_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_3_c_0.INIT1="0xC33C";
// @51:71
  CCU2_B un6_tx_period_cnt_1_cry_1_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[1]),
	.B1(tx_period_cnt[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_2),
	.S0(un6_tx_period_cnt_1_cry_1_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_1_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_1_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_1_c_0.INIT1="0xC33C";
// @51:71
  CCU2_B un6_tx_period_cnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(VCC),
	.C0(GND),
	.C1(tx_period_cnt[0]),
	.COUT(un6_tx_period_cnt_1_cry_0),
	.S0(N_11),
	.S1(un6_tx_period_cnt_1_cry_0_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_0_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_0_c_0.INIT1="0xC33C";
// @51:313
  CCU2_B un6_rx_period_cnt_1_cry_9_c_0 (
	.CIN(un6_rx_period_cnt_1_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(rx_period_cnt[9]),
	.B1(rx_period_cnt[10]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_rx_period_cnt_1_cry_10),
	.S0(un6_rx_period_cnt_1_cry_9_c_0_S0),
	.S1(un6_rx_period_cnt_1_cry_9_c_0_S1)
);
defparam un6_rx_period_cnt_1_cry_9_c_0.INIT0="0xC33C";
defparam un6_rx_period_cnt_1_cry_9_c_0.INIT1="0xC33C";
// @51:313
  CCU2_B un6_rx_period_cnt_1_cry_7_c_0 (
	.CIN(un6_rx_period_cnt_1_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(rx_period_cnt[7]),
	.B1(rx_period_cnt[8]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_rx_period_cnt_1_cry_8),
	.S0(un6_rx_period_cnt_1_cry_7_c_0_S0),
	.S1(un6_rx_period_cnt_1_cry_7_c_0_S1)
);
defparam un6_rx_period_cnt_1_cry_7_c_0.INIT0="0xC33C";
defparam un6_rx_period_cnt_1_cry_7_c_0.INIT1="0xC33C";
// @51:313
  CCU2_B un6_rx_period_cnt_1_cry_5_c_0 (
	.CIN(un6_rx_period_cnt_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(rx_period_cnt[5]),
	.B1(rx_period_cnt[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_rx_period_cnt_1_cry_6),
	.S0(un6_rx_period_cnt_1_cry_5_c_0_S0),
	.S1(un6_rx_period_cnt_1_cry_5_c_0_S1)
);
defparam un6_rx_period_cnt_1_cry_5_c_0.INIT0="0xC33C";
defparam un6_rx_period_cnt_1_cry_5_c_0.INIT1="0xC33C";
// @51:313
  CCU2_B un6_rx_period_cnt_1_cry_3_c_0 (
	.CIN(un6_rx_period_cnt_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(rx_period_cnt[3]),
	.B1(rx_period_cnt[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_rx_period_cnt_1_cry_4),
	.S0(un6_rx_period_cnt_1_cry_3_c_0_S0),
	.S1(un6_rx_period_cnt_1_cry_3_c_0_S1)
);
defparam un6_rx_period_cnt_1_cry_3_c_0.INIT0="0xC33C";
defparam un6_rx_period_cnt_1_cry_3_c_0.INIT1="0xC33C";
// @51:313
  CCU2_B un6_rx_period_cnt_1_cry_1_c_0 (
	.CIN(un6_rx_period_cnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(rx_period_cnt[1]),
	.B1(rx_period_cnt[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_rx_period_cnt_1_cry_2),
	.S0(un6_rx_period_cnt_1_cry_1_c_0_S0),
	.S1(un6_rx_period_cnt_1_cry_1_c_0_S1)
);
defparam un6_rx_period_cnt_1_cry_1_c_0.INIT0="0xC33C";
defparam un6_rx_period_cnt_1_cry_1_c_0.INIT1="0xC33C";
// @51:313
  CCU2_B un6_rx_period_cnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(VCC),
	.C0(GND),
	.C1(rx_period_cnt[0]),
	.COUT(un6_rx_period_cnt_1_cry_0),
	.S0(N_12),
	.S1(un6_rx_period_cnt_1_cry_0_c_0_S1)
);
defparam un6_rx_period_cnt_1_cry_0_c_0.INIT0="0xC33C";
defparam un6_rx_period_cnt_1_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \tx_bit_cnt_RNO_0[3]  (
	.CIN(un1_tx_bit_cnt_1_cry_2),
	.A0(tx_bit_cnt[3]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_13),
	.S0(N_744),
	.S1(N_14)
);
defparam \tx_bit_cnt_RNO_0[3] .INIT0="0x55AA";
defparam \tx_bit_cnt_RNO_0[3] .INIT1="0xC33C";
// @51:59
  CCU2_B un1_tx_bit_cnt_1_cry_1_c_0 (
	.CIN(un1_tx_bit_cnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(tx_bit_cnt[1]),
	.B1(tx_bit_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_tx_bit_cnt_1_cry_2),
	.S0(N_742),
	.S1(un1_tx_bit_cnt_1_cry_1_c_0_S1)
);
defparam un1_tx_bit_cnt_1_cry_1_c_0.INIT0="0x9966";
defparam un1_tx_bit_cnt_1_cry_1_c_0.INIT1="0x9966";
// @51:59
  CCU2_B un1_tx_bit_cnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_745),
	.B1(tx_bit_cnt[0]),
	.C0(N_745),
	.C1(GND),
	.COUT(un1_tx_bit_cnt_1_cry_0),
	.S0(N_15),
	.S1(N_741)
);
defparam un1_tx_bit_cnt_1_cry_0_c_0.INIT0="0xC33C";
defparam un1_tx_bit_cnt_1_cry_0_c_0.INIT1="0x9966";
  CCU2_B \rx_bit_cnt_RNO_0[3]  (
	.CIN(un1_rx_bit_cnt_12_cry_2),
	.A0(rx_bit_cnt[3]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_16),
	.S0(N_749),
	.S1(N_17)
);
defparam \rx_bit_cnt_RNO_0[3] .INIT0="0x55AA";
defparam \rx_bit_cnt_RNO_0[3] .INIT1="0xC33C";
// @51:301
  CCU2_B un1_rx_bit_cnt_12_cry_1_c_0 (
	.CIN(un1_rx_bit_cnt_12_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(rx_bit_cnt[1]),
	.B1(rx_bit_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_rx_bit_cnt_12_cry_2),
	.S0(N_747),
	.S1(un1_rx_bit_cnt_12_cry_1_c_0_S1)
);
defparam un1_rx_bit_cnt_12_cry_1_c_0.INIT0="0x9966";
defparam un1_rx_bit_cnt_12_cry_1_c_0.INIT1="0x9966";
// @51:301
  CCU2_B un1_rx_bit_cnt_12_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_750),
	.B1(rx_bit_cnt[0]),
	.C0(N_750),
	.C1(GND),
	.COUT(un1_rx_bit_cnt_12_cry_0),
	.S0(N_18),
	.S1(N_746)
);
defparam un1_rx_bit_cnt_12_cry_0_c_0.INIT0="0xC33C";
defparam un1_rx_bit_cnt_12_cry_0_c_0.INIT1="0x9966";
  CCU2_B \fifo_raddr_RNO[11]  (
	.CIN(fifo_raddr_cry[10]),
	.A0(fifo_raddr[11]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_19),
	.S0(fifo_raddr_s[11]),
	.S1(N_20)
);
defparam \fifo_raddr_RNO[11] .INIT0="0x55AA";
defparam \fifo_raddr_RNO[11] .INIT1="0xC33C";
// @51:87
  CCU2_B \fifo_raddr_cry_c_0[9]  (
	.CIN(fifo_raddr_cry[8]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[9]),
	.B1(fifo_raddr[10]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[10]),
	.S0(fifo_raddr_s[9]),
	.S1(fifo_raddr_s[10])
);
defparam \fifo_raddr_cry_c_0[9] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[9] .INIT1="0x9966";
// @51:87
  CCU2_B \fifo_raddr_cry_c_0[7]  (
	.CIN(fifo_raddr_cry[6]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[7]),
	.B1(fifo_raddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[8]),
	.S0(fifo_raddr_s[7]),
	.S1(fifo_raddr_s[8])
);
defparam \fifo_raddr_cry_c_0[7] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[7] .INIT1="0x9966";
// @51:87
  CCU2_B \fifo_raddr_cry_c_0[5]  (
	.CIN(fifo_raddr_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[5]),
	.B1(fifo_raddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[6]),
	.S0(fifo_raddr_s[5]),
	.S1(fifo_raddr_s[6])
);
defparam \fifo_raddr_cry_c_0[5] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[5] .INIT1="0x9966";
// @51:87
  CCU2_B \fifo_raddr_cry_c_0[3]  (
	.CIN(fifo_raddr_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[3]),
	.B1(fifo_raddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[4]),
	.S0(fifo_raddr_s[3]),
	.S1(fifo_raddr_s[4])
);
defparam \fifo_raddr_cry_c_0[3] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[3] .INIT1="0x9966";
// @51:87
  CCU2_B \fifo_raddr_cry_c_0[1]  (
	.CIN(fifo_raddr_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[1]),
	.B1(fifo_raddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[2]),
	.S0(fifo_raddr_s[1]),
	.S1(fifo_raddr_s[2])
);
defparam \fifo_raddr_cry_c_0[1] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[1] .INIT1="0x9966";
// @51:87
  CCU2_B \fifo_raddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(fifo_raddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(fifo_raddr_cry[0]),
	.S0(N_21),
	.S1(fifo_raddr_s[0])
);
defparam \fifo_raddr_cry_c_0[0] .INIT0="0xC33C";
defparam \fifo_raddr_cry_c_0[0] .INIT1="0x9966";
// @51:216
  dpram1024x8_0 \genblk1.u_ram1024x8_0  (
	.fifo_dout(fifo_dout[7:0]),
	.r_uart_din_0(r_uart_din_0),
	.fifo_raddr(fifo_raddr[9:0]),
	.fifo_waddr(fifo_waddr[9:1]),
	.clk(clk),
	.N_913(N_913),
	.fifo_we(fifo_we)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_uart_103_1K_0 */

module spi_loader_tri_spram_Z4_layer0 (
  init_d_i_0,
  init_d_0,
  w_load_done_i,
  w_spi_mosi,
  spi_css_c,
  w_load_done,
  o_load_done_rep0_1z,
  lcd_resetn_c_i,
  o_load_done_rep1_i_1z,
  clk,
  w_spi_clk
)
;
input init_d_i_0 ;
input init_d_0 ;
output w_load_done_i ;
output w_spi_mosi ;
output spi_css_c ;
output w_load_done ;
output o_load_done_rep0_1z ;
input lcd_resetn_c_i ;
output o_load_done_rep1_i_1z ;
input clk ;
output w_spi_clk ;
wire init_d_i_0 ;
wire init_d_0 ;
wire w_load_done_i ;
wire w_spi_mosi ;
wire spi_css_c ;
wire w_load_done ;
wire o_load_done_rep0_1z ;
wire lcd_resetn_c_i ;
wire o_load_done_rep1_i_1z ;
wire clk ;
wire w_spi_clk ;
wire [15:0] wd_cnt;
wire [15:0] wd_cnt_lm;
wire [3:0] bit_cnt;
wire [3:0] bit_cnt_3;
wire [8:0] cnt;
wire [8:0] cnt_6;
wire [7:0] cst;
wire [2:2] cnt_cnst;
wire [0:0] un13_SPI_MOSI_2;
wire [6:6] cst_ns_0_a3_0_14_3;
wire [6:6] cst_ns_0_a3_0_0_0;
wire [3:3] cst_ns_0_o2_5;
wire [3:3] cst_ns_0_o2_4;
wire [6:6] cst_ns_0_a3_0_14_4;
wire [5:5] cst_ns_i_a3_0_2;
wire [0:0] cst_ns_0;
wire [14:0] wd_cnt_cry;
wire SPI_CLK ;
wire GND ;
wire VCC ;
wire nst_0_sqmuxa_i ;
wire nst_0_sqmuxa ;
wire wd_cnte_0_i ;
wire prom_wr_en ;
wire prom_wr_en_3 ;
wire en ;
wire en_i ;
wire phase ;
wire phase_0 ;
wire SPI_CSS ;
wire cst_scalar ;
wire cst_0 ;
wire cst_1 ;
wire cst_2 ;
wire cst_3 ;
wire cst_4 ;
wire cst_5 ;
wire cst_6 ;
wire SPI_MOSI_10 ;
wire bit_cnt_3_cry_0_0_c_0_RNO ;
wire bit_cnt_3_cry_1_0_c_0_RNO ;
wire bit_cnt_3_cry_1_0_c_0_RNO_0 ;
wire SPI_MOSI_1_sqmuxa_1 ;
wire un1_SPI_MOSI_1_sqmuxa_0 ;
wire N_163_0 ;
wire un1_cst_3_0_0 ;
wire N_110 ;
wire SPI_CSS_7_1_iv_1 ;
wire un13_SPI_MOSI_2_cry_3_c_0_S1 ;
wire un13_SPI_MOSI_2_cry_5_c_0_S0 ;
wire un13_SPI_MOSI_2_cry_7_c_0_S1 ;
wire _decfrac16_5 ;
wire un13_SPI_MOSI_2_cry_1_c_0_S0 ;
wire un13_SPI_MOSI_2_cry_1_c_0_S1 ;
wire un13_SPI_MOSI_2_cry_3_c_0_S0 ;
wire _decfrac16_4 ;
wire prom_wr_en_3_3 ;
wire N_172_10 ;
wire bit_cnt_3_axb_3 ;
wire un1_phase ;
wire un1_cst_3_2 ;
wire N_172_14 ;
wire SPI_MOSI_10_m1 ;
wire un13_SPI_MOSI_2_cry_5_c_0_S1 ;
wire un13_SPI_MOSI_2_cry_7_c_0_S0 ;
wire _decfrac16 ;
wire N_160_0 ;
wire N_172 ;
wire N_174 ;
wire un2_SPI_CLK_0 ;
wire N_169 ;
wire N_171 ;
wire SPI_MOSI_10_m2 ;
wire N_1496 ;
wire un13_SPI_MOSI_2_cry_6 ;
wire un13_SPI_MOSI_2_cry_7_c_0_COUT ;
wire un13_SPI_MOSI_2_cry_4 ;
wire un13_SPI_MOSI_2_cry_2 ;
wire un13_SPI_MOSI_2_cry_0 ;
wire bit_cnt_3_cry_2 ;
wire bit_cnt_3_cry_0 ;
wire N_128 ;
wire N_127 ;
wire N_126 ;
wire N_125 ;
wire N_124 ;
wire N_123 ;
wire N_122 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_98 ;
wire N_97 ;
wire N_96 ;
wire N_84 ;
wire N_32 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_28 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_33 ;
wire N_34 ;
// @53:186
  FD1P3DZ SPI_CLK_Z (
	.Q(w_spi_clk),
	.D(SPI_CLK),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @53:223
  FD1P3BZ o_load_done_rep1_i (
	.Q(o_load_done_rep1_i_1z),
	.D(nst_0_sqmuxa_i),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:223
  FD1P3DZ o_load_done_rep0 (
	.Q(o_load_done_rep0_1z),
	.D(nst_0_sqmuxa),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[15]  (
	.Q(wd_cnt[15]),
	.D(wd_cnt_lm[15]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[14]  (
	.Q(wd_cnt[14]),
	.D(wd_cnt_lm[14]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[13]  (
	.Q(wd_cnt[13]),
	.D(wd_cnt_lm[13]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[12]  (
	.Q(wd_cnt[12]),
	.D(wd_cnt_lm[12]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[11]  (
	.Q(wd_cnt[11]),
	.D(wd_cnt_lm[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[10]  (
	.Q(wd_cnt[10]),
	.D(wd_cnt_lm[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[9]  (
	.Q(wd_cnt[9]),
	.D(wd_cnt_lm[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[8]  (
	.Q(wd_cnt[8]),
	.D(wd_cnt_lm[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[7]  (
	.Q(wd_cnt[7]),
	.D(wd_cnt_lm[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[6]  (
	.Q(wd_cnt[6]),
	.D(wd_cnt_lm[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[5]  (
	.Q(wd_cnt[5]),
	.D(wd_cnt_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[4]  (
	.Q(wd_cnt[4]),
	.D(wd_cnt_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[3]  (
	.Q(wd_cnt[3]),
	.D(wd_cnt_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[2]  (
	.Q(wd_cnt[2]),
	.D(wd_cnt_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[1]  (
	.Q(wd_cnt[1]),
	.D(wd_cnt_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:215
  FD1P3DZ \wd_cnt_Z[0]  (
	.Q(wd_cnt[0]),
	.D(wd_cnt_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @53:202
  FD1P3DZ prom_wr_en_Z (
	.Q(prom_wr_en),
	.D(prom_wr_en_3),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:223
  FD1P3DZ o_load_done (
	.Q(w_load_done),
	.D(nst_0_sqmuxa),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:87
  FD1P3DZ en_Z (
	.Q(en),
	.D(en_i),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:202
  FD1P3BZ \bit_cnt_Z[3]  (
	.Q(bit_cnt[3]),
	.D(bit_cnt_3[3]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:202
  FD1P3BZ \bit_cnt_Z[2]  (
	.Q(bit_cnt[2]),
	.D(bit_cnt_3[2]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:202
  FD1P3BZ \bit_cnt_Z[1]  (
	.Q(bit_cnt[1]),
	.D(bit_cnt_3[1]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:202
  FD1P3BZ \bit_cnt_Z[0]  (
	.Q(bit_cnt[0]),
	.D(bit_cnt_3[0]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:121
  FD1P3DZ \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(cnt_6[1]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(cnt_6[0]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(cnt_6[8]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(cnt_6[7]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_6[6]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(cnt_6[5]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(cnt_6[4]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(cnt_6[3]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:121
  FD1P3DZ \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(cnt_6[2]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @53:97
  FD1P3DZ phase_Z (
	.Q(phase),
	.D(phase_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:142
  FD1P3BZ SPI_CSS_Z (
	.Q(spi_css_c),
	.D(SPI_CSS),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3BZ \cst_Z[0]  (
	.Q(cst[0]),
	.D(cst_scalar),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[1]  (
	.Q(cst[1]),
	.D(cst_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[2]  (
	.Q(cst[2]),
	.D(cst_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[3]  (
	.Q(cst[3]),
	.D(cst_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[4]  (
	.Q(cst[4]),
	.D(cst_3),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[5]  (
	.Q(cst[5]),
	.D(cst_4),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[6]  (
	.Q(cst[6]),
	.D(cst_5),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:101
  FD1P3DZ \cst_Z[7]  (
	.Q(cst[7]),
	.D(cst_6),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @53:142
  FD1P3BZ SPI_MOSI_es (
	.Q(w_spi_mosi),
	.D(SPI_MOSI_10),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(en)
);
  LUT4 bit_cnt_3_cry_0_0_c_0_RNO_cZ (
	.A(cst[5]),
	.B(en_i),
	.C(GND),
	.D(GND),
	.Z(bit_cnt_3_cry_0_0_c_0_RNO)
);
defparam bit_cnt_3_cry_0_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 bit_cnt_3_cry_1_0_c_0_RNO_cZ (
	.A(cst[5]),
	.B(en_i),
	.C(GND),
	.D(GND),
	.Z(bit_cnt_3_cry_1_0_c_0_RNO)
);
defparam bit_cnt_3_cry_1_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 bit_cnt_3_cry_1_0_c_0_RNO_0_cZ (
	.A(cst[5]),
	.B(en_i),
	.C(GND),
	.D(GND),
	.Z(bit_cnt_3_cry_1_0_c_0_RNO_0)
);
defparam bit_cnt_3_cry_1_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 \cnt_RNO[0]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(cnt_cnst[2]),
	.C(un1_SPI_MOSI_1_sqmuxa_0),
	.D(un13_SPI_MOSI_2[0]),
	.Z(cnt_6[0])
);
defparam \cnt_RNO[0] .INIT="0x4F40";
  LUT4 \cnt_cnst_2_0_.m1_e  (
	.A(N_163_0),
	.B(cst[5]),
	.C(cst[7]),
	.D(cst[4]),
	.Z(cnt_cnst[2])
);
defparam \cnt_cnst_2_0_.m1_e .INIT="0x0002";
  LUT4 SPI_CLK_RNO_2 (
	.A(cst[1]),
	.B(cst[3]),
	.C(GND),
	.D(GND),
	.Z(un1_cst_3_0_0)
);
defparam SPI_CLK_RNO_2.INIT="0x1111";
  LUT4 \cnt_cnst_2_0_.m1_e_0  (
	.A(cst[0]),
	.B(cst[6]),
	.C(GND),
	.D(GND),
	.Z(N_163_0)
);
defparam \cnt_cnst_2_0_.m1_e_0 .INIT="0x1111";
  LUT4 \wd_cnt_RNIPO47[11]  (
	.A(wd_cnt[11]),
	.B(wd_cnt[12]),
	.C(GND),
	.D(GND),
	.Z(cst_ns_0_a3_0_14_3[6])
);
defparam \wd_cnt_RNIPO47[11] .INIT="0x1111";
  LUT4 o_load_done_RNIM5TB (
	.A(w_load_done),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(w_load_done_i)
);
defparam o_load_done_RNIM5TB.INIT="0x5555";
  LUT4 en_RNIMEF7 (
	.A(en),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(en_i)
);
defparam en_RNIMEF7.INIT="0x5555";
  LUT4 \cst_RNIL64G[4]  (
	.A(cst[4]),
	.B(cst[7]),
	.C(GND),
	.D(GND),
	.Z(N_110)
);
defparam \cst_RNIL64G[4] .INIT="0x1111";
  LUT4 \cst_RNIUNHB[6]  (
	.A(init_d_0),
	.B(cst[6]),
	.C(GND),
	.D(GND),
	.Z(nst_0_sqmuxa)
);
defparam \cst_RNIUNHB[6] .INIT="0x8888";
  LUT4 phase_RNO (
	.A(cst[7]),
	.B(phase),
	.C(GND),
	.D(GND),
	.Z(phase_0)
);
defparam phase_RNO.INIT="0xEEEE";
  LUT4 SPI_CSS_RNO_0 (
	.A(cst[5]),
	.B(init_d_0),
	.C(cst[6]),
	.D(cst[7]),
	.Z(SPI_CSS_7_1_iv_1)
);
defparam SPI_CSS_RNO_0.INIT="0x000D";
  LUT4 SPI_MOSI_es_RNO_5 (
	.A(un13_SPI_MOSI_2_cry_3_c_0_S1),
	.B(un13_SPI_MOSI_2_cry_5_c_0_S0),
	.C(un13_SPI_MOSI_2_cry_7_c_0_S1),
	.D(GND),
	.Z(_decfrac16_5)
);
defparam SPI_MOSI_es_RNO_5.INIT="0x0202";
  LUT4 SPI_MOSI_es_RNO_4 (
	.A(cnt[0]),
	.B(un13_SPI_MOSI_2_cry_1_c_0_S0),
	.C(un13_SPI_MOSI_2_cry_1_c_0_S1),
	.D(un13_SPI_MOSI_2_cry_3_c_0_S0),
	.Z(_decfrac16_4)
);
defparam SPI_MOSI_es_RNO_4.INIT="0x0001";
  LUT4 \cst_RNO_1[6]  (
	.A(wd_cnt[0]),
	.B(wd_cnt[13]),
	.C(wd_cnt[14]),
	.D(wd_cnt[15]),
	.Z(cst_ns_0_a3_0_0_0[6])
);
defparam \cst_RNO_1[6] .INIT="0x1000";
  LUT4 \cnt_RNIAGDC[1]  (
	.A(cnt[1]),
	.B(cnt[2]),
	.C(cnt[3]),
	.D(cnt[4]),
	.Z(cst_ns_0_o2_5[3])
);
defparam \cnt_RNIAGDC[1] .INIT="0x0001";
  LUT4 \cnt_RNIR7A9[5]  (
	.A(cnt[0]),
	.B(cnt[5]),
	.C(cnt[6]),
	.D(GND),
	.Z(cst_ns_0_o2_4[3])
);
defparam \cnt_RNIR7A9[5] .INIT="0x0101";
  LUT4 prom_wr_en_RNO_0 (
	.A(en_i),
	.B(bit_cnt[0]),
	.C(bit_cnt[1]),
	.D(bit_cnt[3]),
	.Z(prom_wr_en_3_3)
);
defparam prom_wr_en_RNO_0.INIT="0x0002";
  LUT4 \wd_cnt_RNI242D1[5]  (
	.A(wd_cnt[5]),
	.B(wd_cnt[6]),
	.C(wd_cnt[7]),
	.D(wd_cnt[8]),
	.Z(cst_ns_0_a3_0_14_4[6])
);
defparam \wd_cnt_RNI242D1[5] .INIT="0x0001";
  LUT4 \wd_cnt_RNIIJ1D1[1]  (
	.A(wd_cnt[1]),
	.B(wd_cnt[2]),
	.C(wd_cnt[3]),
	.D(wd_cnt[4]),
	.Z(N_172_10)
);
defparam \wd_cnt_RNIIJ1D1[1] .INIT="0x0001";
  LUT4 \bit_cnt_RNO_0[3]  (
	.A(cst[5]),
	.B(en_i),
	.C(bit_cnt[3]),
	.D(GND),
	.Z(bit_cnt_3_axb_3)
);
defparam \bit_cnt_RNO_0[3] .INIT="0x7878";
  LUT4 SPI_MOSI_es_RNO_3 (
	.A(cst[1]),
	.B(cst[2]),
	.C(phase),
	.D(GND),
	.Z(un1_phase)
);
defparam SPI_MOSI_es_RNO_3.INIT="0xE0E0";
  LUT4 o_load_done_rep1_i_RNO (
	.A(nst_0_sqmuxa),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(nst_0_sqmuxa_i)
);
defparam o_load_done_rep1_i_RNO.INIT="0x5555";
  LUT4 prom_wr_en_RNIUNEJ (
	.A(init_d_0),
	.B(prom_wr_en),
	.C(GND),
	.D(GND),
	.Z(wd_cnte_0_i)
);
defparam prom_wr_en_RNIUNEJ.INIT="0xDDDD";
  LUT4 \cst_RNO[1]  (
	.A(init_d_0),
	.B(cst[0]),
	.C(cst[1]),
	.D(en),
	.Z(cst_0)
);
defparam \cst_RNO[1] .INIT="0x88F0";
  LUT4 SPI_CLK_RNO_0 (
	.A(cst[5]),
	.B(init_d_0),
	.C(cst[4]),
	.D(un1_cst_3_0_0),
	.Z(un1_cst_3_2)
);
defparam SPI_CLK_RNO_0.INIT="0x0700";
  LUT4 \wd_cnt_RNI9R132[10]  (
	.A(cst_ns_0_a3_0_14_3[6]),
	.B(cst_ns_0_a3_0_14_4[6]),
	.C(wd_cnt[9]),
	.D(wd_cnt[10]),
	.Z(N_172_14)
);
defparam \wd_cnt_RNI9R132[10] .INIT="0x0008";
  LUT4 prom_wr_en_RNO (
	.A(cst[5]),
	.B(bit_cnt[2]),
	.C(prom_wr_en_3_3),
	.D(GND),
	.Z(prom_wr_en_3)
);
defparam prom_wr_en_RNO.INIT="0x2020";
  LUT4 SPI_MOSI_es_RNO_2 (
	.A(cnt[0]),
	.B(phase),
	.C(un13_SPI_MOSI_2_cry_1_c_0_S0),
	.D(un13_SPI_MOSI_2_cry_1_c_0_S1),
	.Z(SPI_MOSI_10_m1)
);
defparam SPI_MOSI_es_RNO_2.INIT="0x115F";
  LUT4 \cst_RNO_2[5]  (
	.A(N_172_14),
	.B(cst[4]),
	.C(wd_cnt[0]),
	.D(wd_cnt[15]),
	.Z(cst_ns_i_a3_0_2[5])
);
defparam \cst_RNO_2[5] .INIT="0x0200";
  LUT4 SPI_MOSI_es_RNO_1 (
	.A(_decfrac16_4),
	.B(_decfrac16_5),
	.C(un13_SPI_MOSI_2_cry_5_c_0_S1),
	.D(un13_SPI_MOSI_2_cry_7_c_0_S0),
	.Z(_decfrac16)
);
defparam SPI_MOSI_es_RNO_1.INIT="0x0008";
  LUT4 \cnt_RNIKQUR[7]  (
	.A(cnt[7]),
	.B(cnt[8]),
	.C(cst_ns_0_o2_4[3]),
	.D(cst_ns_0_o2_5[3]),
	.Z(N_160_0)
);
defparam \cnt_RNIKQUR[7] .INIT="0x1000";
  LUT4 \cst_RNO_1[5]  (
	.A(N_172_10),
	.B(cst_ns_i_a3_0_2[5]),
	.C(wd_cnt[13]),
	.D(wd_cnt[14]),
	.Z(N_172)
);
defparam \cst_RNO_1[5] .INIT="0x0800";
  LUT4 \cst_RNO_0[6]  (
	.A(cst[5]),
	.B(N_172_10),
	.C(N_172_14),
	.D(cst_ns_0_a3_0_0_0[6]),
	.Z(N_174)
);
defparam \cst_RNO_0[6] .INIT="0x8000";
  LUT4 SPI_CLK_RNO_1 (
	.A(N_160_0),
	.B(phase),
	.C(GND),
	.D(GND),
	.Z(un2_SPI_CLK_0)
);
defparam SPI_CLK_RNO_1.INIT="0x2222";
  LUT4 phase_RNIV3Q61 (
	.A(N_160_0),
	.B(cst[2]),
	.C(phase),
	.D(GND),
	.Z(SPI_MOSI_1_sqmuxa_1)
);
defparam phase_RNIV3Q61.INIT="0x0808";
  LUT4 \cst_RNO_0[3]  (
	.A(N_160_0),
	.B(cst[2]),
	.C(phase),
	.D(GND),
	.Z(N_169)
);
defparam \cst_RNO_0[3] .INIT="0x8080";
  LUT4 \cst_RNO_0[0]  (
	.A(init_d_0),
	.B(N_160_0),
	.C(N_163_0),
	.D(cst[7]),
	.Z(cst_ns_0[0])
);
defparam \cst_RNO_0[0] .INIT="0x32FA";
  LUT4 \cst_RNO_0[5]  (
	.A(cst[5]),
	.B(N_160_0),
	.C(cst[4]),
	.D(GND),
	.Z(N_171)
);
defparam \cst_RNO_0[5] .INIT="0x1515";
  LUT4 SPI_MOSI_es_RNO_0 (
	.A(N_160_0),
	.B(SPI_MOSI_10_m1),
	.C(cst[2]),
	.D(un1_phase),
	.Z(SPI_MOSI_10_m2)
);
defparam SPI_MOSI_es_RNO_0.INIT="0x40EF";
  LUT4 \cst_RNIO17S1[3]  (
	.A(N_110),
	.B(N_160_0),
	.C(cst[2]),
	.D(cst[3]),
	.Z(un1_SPI_MOSI_1_sqmuxa_0)
);
defparam \cst_RNIO17S1[3] .INIT="0xCCCE";
  LUT4 \cst_RNO[6]  (
	.A(N_174),
	.B(cst[6]),
	.C(en),
	.D(nst_0_sqmuxa),
	.Z(cst_5)
);
defparam \cst_RNO[6] .INIT="0xFCAC";
  LUT4 \cst_RNO[4]  (
	.A(N_160_0),
	.B(cst[3]),
	.C(cst[4]),
	.D(en),
	.Z(cst_3)
);
defparam \cst_RNO[4] .INIT="0x98F0";
  LUT4 \cst_RNO[2]  (
	.A(N_160_0),
	.B(cst[1]),
	.C(cst[2]),
	.D(en),
	.Z(cst_1)
);
defparam \cst_RNO[2] .INIT="0xDCF0";
  LUT4 \cst_RNO[0]  (
	.A(cst[0]),
	.B(cst_ns_0[0]),
	.C(en),
	.D(GND),
	.Z(cst_scalar)
);
defparam \cst_RNO[0] .INIT="0x3A3A";
  LUT4 SPI_CLK_RNO (
	.A(en_i),
	.B(cst[2]),
	.C(un1_cst_3_2),
	.D(un2_SPI_CLK_0),
	.Z(SPI_CLK)
);
defparam SPI_CLK_RNO.INIT="0xFABA";
  LUT4 \cnt_RNO[3]  (
	.A(un1_SPI_MOSI_1_sqmuxa_0),
	.B(un13_SPI_MOSI_2_cry_3_c_0_S0),
	.C(GND),
	.D(GND),
	.Z(cnt_6[3])
);
defparam \cnt_RNO[3] .INIT="0x4444";
  LUT4 SPI_MOSI_es_RNO (
	.A(N_160_0),
	.B(SPI_MOSI_10_m2),
	.C(_decfrac16),
	.D(cst[3]),
	.Z(SPI_MOSI_10)
);
defparam SPI_MOSI_es_RNO.INIT="0xD8CC";
  LUT4 \cst_RNO[7]  (
	.A(N_160_0),
	.B(SPI_MOSI_1_sqmuxa_1),
	.C(cst[7]),
	.D(en),
	.Z(cst_6)
);
defparam \cst_RNO[7] .INIT="0xDCF0";
  LUT4 \cst_RNO[5]  (
	.A(N_171),
	.B(N_172),
	.C(cst[5]),
	.D(en),
	.Z(cst_4)
);
defparam \cst_RNO[5] .INIT="0x11F0";
  LUT4 \cst_RNO[3]  (
	.A(N_160_0),
	.B(N_169),
	.C(cst[3]),
	.D(en),
	.Z(cst_2)
);
defparam \cst_RNO[3] .INIT="0xDCF0";
  LUT4 SPI_CSS_RNO (
	.A(spi_css_c),
	.B(SPI_CSS_7_1_iv_1),
	.C(SPI_MOSI_1_sqmuxa_1),
	.D(en),
	.Z(SPI_CSS)
);
defparam SPI_CSS_RNO.INIT="0xF3AA";
  LUT4 \cnt_RNO[2]  (
	.A(cnt_cnst[2]),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(un13_SPI_MOSI_2_cry_1_c_0_S1),
	.D(GND),
	.Z(cnt_6[2])
);
defparam \cnt_RNO[2] .INIT="0xB8B8";
  LUT4 \cnt_RNO[4]  (
	.A(cst[2]),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(un13_SPI_MOSI_2_cry_3_c_0_S1),
	.D(GND),
	.Z(cnt_6[4])
);
defparam \cnt_RNO[4] .INIT="0xB8B8";
  LUT4 \cnt_RNO[5]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(un13_SPI_MOSI_2_cry_5_c_0_S0),
	.D(GND),
	.Z(cnt_6[5])
);
defparam \cnt_RNO[5] .INIT="0xB8B8";
  LUT4 \cnt_RNO[6]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(un13_SPI_MOSI_2_cry_5_c_0_S1),
	.D(GND),
	.Z(cnt_6[6])
);
defparam \cnt_RNO[6] .INIT="0xB8B8";
  LUT4 \cnt_RNO[7]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(un13_SPI_MOSI_2_cry_7_c_0_S0),
	.D(GND),
	.Z(cnt_6[7])
);
defparam \cnt_RNO[7] .INIT="0xB8B8";
  LUT4 \cnt_RNO[8]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(un13_SPI_MOSI_2_cry_7_c_0_S1),
	.D(GND),
	.Z(cnt_6[8])
);
defparam \cnt_RNO[8] .INIT="0xB8B8";
  LUT4 \cnt_RNO[1]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(cnt_cnst[2]),
	.C(un1_SPI_MOSI_1_sqmuxa_0),
	.D(un13_SPI_MOSI_2_cry_1_c_0_S0),
	.Z(cnt_6[1])
);
defparam \cnt_RNO[1] .INIT="0x4F40";
// @53:156
  CCU2_B un13_SPI_MOSI_2_cry_7_c_0 (
	.CIN(un13_SPI_MOSI_2_cry_6),
	.A0(GND),
	.A1(cnt[8]),
	.B0(cnt[7]),
	.B1(GND),
	.C0(VCC),
	.C1(GND),
	.COUT(un13_SPI_MOSI_2_cry_7_c_0_COUT),
	.S0(un13_SPI_MOSI_2_cry_7_c_0_S0),
	.S1(un13_SPI_MOSI_2_cry_7_c_0_S1)
);
defparam un13_SPI_MOSI_2_cry_7_c_0.INIT0="0xC33C";
defparam un13_SPI_MOSI_2_cry_7_c_0.INIT1="0xAA55";
// @53:156
  CCU2_B un13_SPI_MOSI_2_cry_5_c_0 (
	.CIN(un13_SPI_MOSI_2_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(cnt[5]),
	.B1(cnt[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un13_SPI_MOSI_2_cry_6),
	.S0(un13_SPI_MOSI_2_cry_5_c_0_S0),
	.S1(un13_SPI_MOSI_2_cry_5_c_0_S1)
);
defparam un13_SPI_MOSI_2_cry_5_c_0.INIT0="0xC33C";
defparam un13_SPI_MOSI_2_cry_5_c_0.INIT1="0xC33C";
// @53:156
  CCU2_B un13_SPI_MOSI_2_cry_3_c_0 (
	.CIN(un13_SPI_MOSI_2_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(cnt[3]),
	.B1(cnt[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un13_SPI_MOSI_2_cry_4),
	.S0(un13_SPI_MOSI_2_cry_3_c_0_S0),
	.S1(un13_SPI_MOSI_2_cry_3_c_0_S1)
);
defparam un13_SPI_MOSI_2_cry_3_c_0.INIT0="0xC33C";
defparam un13_SPI_MOSI_2_cry_3_c_0.INIT1="0xC33C";
// @53:156
  CCU2_B un13_SPI_MOSI_2_cry_1_c_0 (
	.CIN(un13_SPI_MOSI_2_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(cnt[1]),
	.B1(cnt[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un13_SPI_MOSI_2_cry_2),
	.S0(un13_SPI_MOSI_2_cry_1_c_0_S0),
	.S1(un13_SPI_MOSI_2_cry_1_c_0_S1)
);
defparam un13_SPI_MOSI_2_cry_1_c_0.INIT0="0xC33C";
defparam un13_SPI_MOSI_2_cry_1_c_0.INIT1="0xC33C";
// @53:156
  CCU2_B un13_SPI_MOSI_2_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(cnt[0]),
	.C0(GND),
	.C1(VCC),
	.COUT(un13_SPI_MOSI_2_cry_0),
	.S0(N_1),
	.S1(un13_SPI_MOSI_2[0])
);
defparam un13_SPI_MOSI_2_cry_0_c_0.INIT0="0xC33C";
defparam un13_SPI_MOSI_2_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \bit_cnt_RNO[3]  (
	.CIN(bit_cnt_3_cry_2),
	.A0(bit_cnt_3_axb_3),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_28),
	.S0(bit_cnt_3[3]),
	.S1(N_29)
);
defparam \bit_cnt_RNO[3] .INIT0="0x55AA";
defparam \bit_cnt_RNO[3] .INIT1="0xC33C";
// @53:203
  CCU2_B bit_cnt_3_cry_1_0_c_0 (
	.CIN(bit_cnt_3_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(bit_cnt[1]),
	.B1(bit_cnt[2]),
	.C0(bit_cnt_3_cry_1_0_c_0_RNO),
	.C1(bit_cnt_3_cry_1_0_c_0_RNO_0),
	.COUT(bit_cnt_3_cry_2),
	.S0(bit_cnt_3[1]),
	.S1(bit_cnt_3[2])
);
defparam bit_cnt_3_cry_1_0_c_0.INIT0="0xC33C";
defparam bit_cnt_3_cry_1_0_c_0.INIT1="0xC33C";
// @53:203
  CCU2_B bit_cnt_3_cry_0_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(bit_cnt[0]),
	.C0(GND),
	.C1(bit_cnt_3_cry_0_0_c_0_RNO),
	.COUT(bit_cnt_3_cry_0),
	.S0(N_30),
	.S1(bit_cnt_3[0])
);
defparam bit_cnt_3_cry_0_0_c_0.INIT0="0xC33C";
defparam bit_cnt_3_cry_0_0_c_0.INIT1="0xC33C";
  CCU2_B \wd_cnt_RNO[15]  (
	.CIN(wd_cnt_cry[14]),
	.A0(wd_cnt[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(init_d_i_0),
	.C1(GND),
	.COUT(N_31),
	.S0(wd_cnt_lm[15]),
	.S1(N_33)
);
defparam \wd_cnt_RNO[15] .INIT0="0x050A";
defparam \wd_cnt_RNO[15] .INIT1="0xC33C";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[13]  (
	.CIN(wd_cnt_cry[12]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[13]),
	.B1(wd_cnt[14]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[14]),
	.S0(wd_cnt_lm[13]),
	.S1(wd_cnt_lm[14])
);
defparam \wd_cnt_cry_c_0[13] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[13] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[11]  (
	.CIN(wd_cnt_cry[10]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[11]),
	.B1(wd_cnt[12]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[12]),
	.S0(wd_cnt_lm[11]),
	.S1(wd_cnt_lm[12])
);
defparam \wd_cnt_cry_c_0[11] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[11] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[9]  (
	.CIN(wd_cnt_cry[8]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[9]),
	.B1(wd_cnt[10]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[10]),
	.S0(wd_cnt_lm[9]),
	.S1(wd_cnt_lm[10])
);
defparam \wd_cnt_cry_c_0[9] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[9] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[7]  (
	.CIN(wd_cnt_cry[6]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[7]),
	.B1(wd_cnt[8]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[8]),
	.S0(wd_cnt_lm[7]),
	.S1(wd_cnt_lm[8])
);
defparam \wd_cnt_cry_c_0[7] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[7] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[5]  (
	.CIN(wd_cnt_cry[4]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[5]),
	.B1(wd_cnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[6]),
	.S0(wd_cnt_lm[5]),
	.S1(wd_cnt_lm[6])
);
defparam \wd_cnt_cry_c_0[5] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[5] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[3]  (
	.CIN(wd_cnt_cry[2]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[3]),
	.B1(wd_cnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[4]),
	.S0(wd_cnt_lm[3]),
	.S1(wd_cnt_lm[4])
);
defparam \wd_cnt_cry_c_0[3] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[3] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[1]  (
	.CIN(wd_cnt_cry[0]),
	.A0(init_d_i_0),
	.A1(init_d_i_0),
	.B0(wd_cnt[1]),
	.B1(wd_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[2]),
	.S0(wd_cnt_lm[1]),
	.S1(wd_cnt_lm[2])
);
defparam \wd_cnt_cry_c_0[1] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[1] .INIT1="0x1144";
// @53:215
  CCU2_B \wd_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(init_d_i_0),
	.B0(VCC),
	.B1(wd_cnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(wd_cnt_cry[0]),
	.S0(N_34),
	.S1(wd_cnt_lm[0])
);
defparam \wd_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \wd_cnt_cry_c_0[0] .INIT1="0x1144";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* spi_loader_tri_spram_Z4_layer0 */

module spi_loader_wrap_TRI_SPRAM_131072 (
  init_d_0,
  init_d_i_0,
  w_spi_clk,
  clk,
  o_load_done_rep1_i,
  lcd_resetn_c_i,
  o_load_done_rep0,
  w_load_done,
  spi_css_c,
  w_spi_mosi,
  w_load_done_i
)
;
input init_d_0 ;
input init_d_i_0 ;
output w_spi_clk ;
input clk ;
output o_load_done_rep1_i ;
input lcd_resetn_c_i ;
output o_load_done_rep0 ;
output w_load_done ;
output spi_css_c ;
output w_spi_mosi ;
output w_load_done_i ;
wire init_d_0 ;
wire init_d_i_0 ;
wire w_spi_clk ;
wire clk ;
wire o_load_done_rep1_i ;
wire lcd_resetn_c_i ;
wire o_load_done_rep0 ;
wire w_load_done ;
wire spi_css_c ;
wire w_spi_mosi ;
wire w_load_done_i ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @54:68
  spi_loader_tri_spram_Z4_layer0 \g_on_code_tri_spram.u_spi_loader  (
	.init_d_i_0(init_d_i_0),
	.init_d_0(init_d_0),
	.w_load_done_i(w_load_done_i),
	.w_spi_mosi(w_spi_mosi),
	.spi_css_c(spi_css_c),
	.w_load_done(w_load_done),
	.o_load_done_rep0_1z(o_load_done_rep0),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.o_load_done_rep1_i_1z(o_load_done_rep1_i),
	.clk(clk),
	.w_spi_clk(w_spi_clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* spi_loader_wrap_TRI_SPRAM_131072 */

module dpram256x16_ipgen_lscc_ram_dp_core_Z13_layer0 (
  rdata,
  wbcnt_1,
  rbcnt,
  accu,
  c_we,
  cam_pclk_c
)
;
output [15:0] rdata ;
input [7:0] wbcnt_1 ;
input [7:0] rbcnt ;
input [15:0] accu ;
input c_we ;
input cam_pclk_c ;
wire c_we ;
wire cam_pclk_c ;
wire GND ;
wire VCC ;
// @59:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI(accu[15:0]),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, rbcnt[7:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, wbcnt_1[7:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(c_we),
	.DO(rdata[15:0])
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x16_ipgen_lscc_ram_dp_core_Z13_layer0 */

module dpram256x16_ipgen_lscc_ram_dp_main_Z12_layer0 (
  accu,
  rbcnt,
  wbcnt_1,
  rdata,
  cam_pclk_c,
  c_we
)
;
input [15:0] accu ;
input [7:0] rbcnt ;
input [7:0] wbcnt_1 ;
output [15:0] rdata ;
input cam_pclk_c ;
input c_we ;
wire cam_pclk_c ;
wire c_we ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @59:936
  dpram256x16_ipgen_lscc_ram_dp_core_Z13_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.rdata(rdata[15:0]),
	.wbcnt_1(wbcnt_1[7:0]),
	.rbcnt(rbcnt[7:0]),
	.accu(accu[15:0]),
	.c_we(c_we),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x16_ipgen_lscc_ram_dp_main_Z12_layer0 */

module dpram256x16_ipgen_lscc_ram_dp_Z14_layer0 (
  rdata,
  wbcnt_1,
  rbcnt,
  accu,
  c_we,
  cam_pclk_c
)
;
output [15:0] rdata ;
input [7:0] wbcnt_1 ;
input [7:0] rbcnt ;
input [15:0] accu ;
input c_we ;
input cam_pclk_c ;
wire c_we ;
wire cam_pclk_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @59:381
  dpram256x16_ipgen_lscc_ram_dp_main_Z12_layer0 mem_main (
	.accu(accu[15:0]),
	.rbcnt(rbcnt[7:0]),
	.wbcnt_1(wbcnt_1[7:0]),
	.rdata(rdata[15:0]),
	.cam_pclk_c(cam_pclk_c),
	.c_we(c_we)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x16_ipgen_lscc_ram_dp_Z14_layer0 */

module dpram256x16 (
  accu,
  rbcnt,
  wbcnt_1,
  rdata,
  cam_pclk_c,
  c_we
)
;
input [15:0] accu ;
input [7:0] rbcnt ;
input [7:0] wbcnt_1 ;
output [15:0] rdata ;
input cam_pclk_c ;
input c_we ;
wire cam_pclk_c ;
wire c_we ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @59:116
  dpram256x16_ipgen_lscc_ram_dp_Z14_layer0 lscc_ram_dp_inst (
	.rdata(rdata[15:0]),
	.wbcnt_1(wbcnt_1[7:0]),
	.rbcnt(rbcnt[7:0]),
	.accu(accu[15:0]),
	.c_we(c_we),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x16 */

module dpram256x32_ipgen_lscc_ram_dp_core_Z17_layer0 (
  rdata_lcd,
  wbcnt_lcd_1,
  rbcnt_lcd,
  r_accu_lcd,
  g_accu_lcd,
  c_we_lcd,
  cam_pclk_c
)
;
output [30:16] rdata_lcd ;
input [7:0] wbcnt_lcd_1 ;
input [7:0] rbcnt_lcd ;
input [9:0] r_accu_lcd ;
input [10:6] g_accu_lcd ;
input c_we_lcd ;
input cam_pclk_c ;
wire c_we_lcd ;
wire cam_pclk_c ;
wire [15:15] rd_data_o;
wire GND ;
wire VCC ;
// @61:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, r_accu_lcd[9:0], g_accu_lcd[10:6]}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, rbcnt_lcd[7:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, wbcnt_lcd_1[7:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(c_we_lcd),
	.DO({rd_data_o[15], rdata_lcd[30:16]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_core_Z17_layer0 */

module dpram256x32_ipgen_lscc_ram_dp_core_Z16_layer0 (
  rdata_lcd,
  wbcnt_lcd_1,
  rbcnt_lcd,
  g_accu_lcd,
  b_accu_lcd,
  c_we_lcd,
  cam_pclk_c
)
;
output [15:0] rdata_lcd ;
input [7:0] wbcnt_lcd_1 ;
input [7:0] rbcnt_lcd ;
input [5:0] g_accu_lcd ;
input [9:0] b_accu_lcd ;
input c_we_lcd ;
input cam_pclk_c ;
wire c_we_lcd ;
wire cam_pclk_c ;
wire GND ;
wire VCC ;
// @61:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({g_accu_lcd[5:0], b_accu_lcd[9:0]}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, rbcnt_lcd[7:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, wbcnt_lcd_1[7:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(c_we_lcd),
	.DO(rdata_lcd[15:0])
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_core_Z16_layer0 */

module dpram256x32_ipgen_lscc_ram_dp_main_Z15_layer0 (
  b_accu_lcd,
  g_accu_lcd,
  rdata_lcd,
  r_accu_lcd,
  rbcnt_lcd,
  wbcnt_lcd_1,
  cam_pclk_c,
  c_we_lcd
)
;
input [9:0] b_accu_lcd ;
input [10:0] g_accu_lcd ;
output [30:0] rdata_lcd ;
input [9:0] r_accu_lcd ;
input [7:0] rbcnt_lcd ;
input [7:0] wbcnt_lcd_1 ;
input cam_pclk_c ;
input c_we_lcd ;
wire cam_pclk_c ;
wire c_we_lcd ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:936
  dpram256x32_ipgen_lscc_ram_dp_core_Z17_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0  (
	.rdata_lcd(rdata_lcd[30:16]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.g_accu_lcd(g_accu_lcd[10:6]),
	.c_we_lcd(c_we_lcd),
	.cam_pclk_c(cam_pclk_c)
);
// @61:936
  dpram256x32_ipgen_lscc_ram_dp_core_Z16_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.rdata_lcd(rdata_lcd[15:0]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.g_accu_lcd(g_accu_lcd[5:0]),
	.b_accu_lcd(b_accu_lcd[9:0]),
	.c_we_lcd(c_we_lcd),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_main_Z15_layer0 */

module dpram256x32_ipgen_lscc_ram_dp_Z18_layer0 (
  wbcnt_lcd_1,
  rbcnt_lcd,
  r_accu_lcd,
  rdata_lcd,
  g_accu_lcd,
  b_accu_lcd,
  c_we_lcd,
  cam_pclk_c
)
;
input [7:0] wbcnt_lcd_1 ;
input [7:0] rbcnt_lcd ;
input [9:0] r_accu_lcd ;
output [30:0] rdata_lcd ;
input [10:0] g_accu_lcd ;
input [9:0] b_accu_lcd ;
input c_we_lcd ;
input cam_pclk_c ;
wire c_we_lcd ;
wire cam_pclk_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:381
  dpram256x32_ipgen_lscc_ram_dp_main_Z15_layer0 mem_main (
	.b_accu_lcd(b_accu_lcd[9:0]),
	.g_accu_lcd(g_accu_lcd[10:0]),
	.rdata_lcd(rdata_lcd[30:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:0]),
	.cam_pclk_c(cam_pclk_c),
	.c_we_lcd(c_we_lcd)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_Z18_layer0 */

module dpram256x32 (
  b_accu_lcd,
  g_accu_lcd,
  rdata_lcd,
  r_accu_lcd,
  rbcnt_lcd,
  wbcnt_lcd_1,
  cam_pclk_c,
  c_we_lcd
)
;
input [9:0] b_accu_lcd ;
input [10:0] g_accu_lcd ;
output [30:0] rdata_lcd ;
input [9:0] r_accu_lcd ;
input [7:0] rbcnt_lcd ;
input [7:0] wbcnt_lcd_1 ;
input cam_pclk_c ;
input c_we_lcd ;
wire cam_pclk_c ;
wire c_we_lcd ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:116
  dpram256x32_ipgen_lscc_ram_dp_Z18_layer0 lscc_ram_dp_inst (
	.wbcnt_lcd_1(wbcnt_lcd_1[7:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.rdata_lcd(rdata_lcd[30:0]),
	.g_accu_lcd(g_accu_lcd[10:0]),
	.b_accu_lcd(b_accu_lcd[9:0]),
	.c_we_lcd(c_we_lcd),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32 */

module dpram1024x8_ipgen_lscc_ram_dp_core_Z10_layer0_1 (
  rd_pixel_bg_0,
  frame_num_pclk_RNI2C4S3_0,
  ro_waddr,
  accu_mod,
  rd_pixel_bg_i,
  cam_pclk_c
)
;
output rd_pixel_bg_0 ;
input frame_num_pclk_RNI2C4S3_0 ;
input [9:0] ro_waddr ;
input [7:4] accu_mod ;
output [6:4] rd_pixel_bg_i ;
input cam_pclk_c ;
wire rd_pixel_bg_0 ;
wire frame_num_pclk_RNI2C4S3_0 ;
wire cam_pclk_c ;
wire [6:4] rd_pixel_bg;
wire [15:0] rdata_w;
wire GND ;
wire VCC ;
// @58:4177
  INV \ICE_MEM.u_mem0_RNIIMUB  (
	.Z(rd_pixel_bg_i[4]),
	.A(rd_pixel_bg[4])
);
// @58:4177
  INV \ICE_MEM.u_mem0_RNIIMUB_0  (
	.Z(rd_pixel_bg_i[5]),
	.A(rd_pixel_bg[5])
);
// @58:4177
  INV \ICE_MEM.u_mem0_RNIIMUB_1  (
	.Z(rd_pixel_bg_i[6]),
	.A(rd_pixel_bg[6])
);
// @58:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, accu_mod[7], GND, GND, GND, accu_mod[6], GND, GND, GND, accu_mod[5], GND, GND, GND, accu_mod[4], GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, ro_waddr[9:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, ro_waddr[9:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(frame_num_pclk_RNI2C4S3_0),
	.DO({rdata_w[15:14], rd_pixel_bg_0, rdata_w[12:10], rd_pixel_bg[6], rdata_w[8:6], rd_pixel_bg[5], rdata_w[4:2], rd_pixel_bg[4], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_core_Z10_layer0_1 */

module dpram1024x8_ipgen_lscc_ram_dp_core_Z9_layer0_1 (
  frame_num_pclk_RNI2C4S3_0,
  ro_waddr,
  accu_mod,
  rd_pixel_bg_i,
  cam_pclk_c
)
;
input frame_num_pclk_RNI2C4S3_0 ;
input [9:0] ro_waddr ;
input [3:0] accu_mod ;
output [3:0] rd_pixel_bg_i ;
input cam_pclk_c ;
wire frame_num_pclk_RNI2C4S3_0 ;
wire cam_pclk_c ;
wire [3:0] rd_pixel_bg;
wire [15:0] rdata_w;
wire GND ;
wire VCC ;
// @58:4177
  INV \ICE_MEM.u_mem0_RNIHNCE  (
	.Z(rd_pixel_bg_i[0]),
	.A(rd_pixel_bg[0])
);
// @58:4177
  INV \ICE_MEM.u_mem0_RNIHNCE_0  (
	.Z(rd_pixel_bg_i[1]),
	.A(rd_pixel_bg[1])
);
// @58:4177
  INV \ICE_MEM.u_mem0_RNIHNCE_1  (
	.Z(rd_pixel_bg_i[2]),
	.A(rd_pixel_bg[2])
);
// @58:4177
  INV \ICE_MEM.u_mem0_RNIHNCE_2  (
	.Z(rd_pixel_bg_i[3]),
	.A(rd_pixel_bg[3])
);
// @58:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, accu_mod[3], GND, GND, GND, accu_mod[2], GND, GND, GND, accu_mod[1], GND, GND, GND, accu_mod[0], GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, ro_waddr[9:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, ro_waddr[9:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(frame_num_pclk_RNI2C4S3_0),
	.DO({rdata_w[15:14], rd_pixel_bg[3], rdata_w[12:10], rd_pixel_bg[2], rdata_w[8:6], rd_pixel_bg[1], rdata_w[4:2], rd_pixel_bg[0], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_core_Z9_layer0_1 */

module dpram1024x8_ipgen_lscc_ram_dp_main_Z8_layer0_1 (
  rd_pixel_bg_i,
  accu_mod,
  ro_waddr,
  frame_num_pclk_RNI2C4S3_0,
  rd_pixel_bg_0,
  cam_pclk_c
)
;
output [6:0] rd_pixel_bg_i ;
input [7:0] accu_mod ;
input [9:0] ro_waddr ;
input frame_num_pclk_RNI2C4S3_0 ;
output rd_pixel_bg_0 ;
input cam_pclk_c ;
wire frame_num_pclk_RNI2C4S3_0 ;
wire rd_pixel_bg_0 ;
wire cam_pclk_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:936
  dpram1024x8_ipgen_lscc_ram_dp_core_Z10_layer0_1 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0  (
	.rd_pixel_bg_0(rd_pixel_bg_0),
	.frame_num_pclk_RNI2C4S3_0(frame_num_pclk_RNI2C4S3_0),
	.ro_waddr(ro_waddr[9:0]),
	.accu_mod(accu_mod[7:4]),
	.rd_pixel_bg_i(rd_pixel_bg_i[6:4]),
	.cam_pclk_c(cam_pclk_c)
);
// @58:936
  dpram1024x8_ipgen_lscc_ram_dp_core_Z9_layer0_1 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.frame_num_pclk_RNI2C4S3_0(frame_num_pclk_RNI2C4S3_0),
	.ro_waddr(ro_waddr[9:0]),
	.accu_mod(accu_mod[3:0]),
	.rd_pixel_bg_i(rd_pixel_bg_i[3:0]),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_main_Z8_layer0_1 */

module dpram1024x8_ipgen_lscc_ram_dp_Z11_layer0_1 (
  rd_pixel_bg_0,
  frame_num_pclk_RNI2C4S3_0,
  ro_waddr,
  accu_mod,
  rd_pixel_bg_i,
  cam_pclk_c
)
;
output rd_pixel_bg_0 ;
input frame_num_pclk_RNI2C4S3_0 ;
input [9:0] ro_waddr ;
input [7:0] accu_mod ;
output [6:0] rd_pixel_bg_i ;
input cam_pclk_c ;
wire rd_pixel_bg_0 ;
wire frame_num_pclk_RNI2C4S3_0 ;
wire cam_pclk_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:381
  dpram1024x8_ipgen_lscc_ram_dp_main_Z8_layer0_1 mem_main (
	.rd_pixel_bg_i(rd_pixel_bg_i[6:0]),
	.accu_mod(accu_mod[7:0]),
	.ro_waddr(ro_waddr[9:0]),
	.frame_num_pclk_RNI2C4S3_0(frame_num_pclk_RNI2C4S3_0),
	.rd_pixel_bg_0(rd_pixel_bg_0),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_ipgen_lscc_ram_dp_Z11_layer0_1 */

module dpram1024x8_1 (
  rd_pixel_bg_i,
  accu_mod,
  ro_waddr,
  frame_num_pclk_RNI2C4S3_0,
  rd_pixel_bg_0,
  cam_pclk_c
)
;
output [6:0] rd_pixel_bg_i ;
input [7:0] accu_mod ;
input [9:0] ro_waddr ;
input frame_num_pclk_RNI2C4S3_0 ;
output rd_pixel_bg_0 ;
input cam_pclk_c ;
wire frame_num_pclk_RNI2C4S3_0 ;
wire rd_pixel_bg_0 ;
wire cam_pclk_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:116
  dpram1024x8_ipgen_lscc_ram_dp_Z11_layer0_1 lscc_ram_dp_inst (
	.rd_pixel_bg_0(rd_pixel_bg_0),
	.frame_num_pclk_RNI2C4S3_0(frame_num_pclk_RNI2C4S3_0),
	.ro_waddr(ro_waddr[9:0]),
	.accu_mod(accu_mod[7:0]),
	.rd_pixel_bg_i(rd_pixel_bg_i[6:0]),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram1024x8_1 */

module ice40_himax_video_process_128_32_wide_br_Z25_layer0 (
  pix_d2_i_m_i,
  w_pix_15,
  w_pix_13,
  w_pix_9,
  w_pix_8,
  w_pix_7,
  w_pix_6,
  w_pix_5,
  w_pix_4,
  w_pix_3,
  w_pix_2,
  w_pix_1,
  w_pix_0,
  fabvar_2,
  pix_wr_d_0,
  o_pix_we_0_i,
  w_init,
  cam_vsync_c,
  w_obj_det,
  w_lcd_mode,
  frame_en_1z,
  cam_de_p_i,
  w_strobe_req,
  r_lcd_running,
  clk,
  lcd_cmd_wr_1z,
  cam_de_p,
  w_rd_done,
  w_obj_det_trig,
  lcd_resetn_c_i,
  cam_pclk_c,
  o_obj_det_rep0_1z
)
;
output [14:10] pix_d2_i_m_i ;
output w_pix_15 ;
output w_pix_13 ;
output w_pix_9 ;
output w_pix_8 ;
output w_pix_7 ;
output w_pix_6 ;
output w_pix_5 ;
output w_pix_4 ;
output w_pix_3 ;
output w_pix_2 ;
output w_pix_1 ;
output w_pix_0 ;
input [3:0] fabvar_2 ;
output pix_wr_d_0 ;
output o_pix_we_0_i ;
input w_init ;
input cam_vsync_c ;
output w_obj_det ;
output w_lcd_mode ;
output frame_en_1z ;
input cam_de_p_i ;
output w_strobe_req ;
input r_lcd_running ;
input clk ;
output lcd_cmd_wr_1z ;
input cam_de_p ;
output w_rd_done ;
output w_obj_det_trig ;
input lcd_resetn_c_i ;
input cam_pclk_c ;
output o_obj_det_rep0_1z ;
wire w_pix_15 ;
wire w_pix_13 ;
wire w_pix_9 ;
wire w_pix_8 ;
wire w_pix_7 ;
wire w_pix_6 ;
wire w_pix_5 ;
wire w_pix_4 ;
wire w_pix_3 ;
wire w_pix_2 ;
wire w_pix_1 ;
wire w_pix_0 ;
wire pix_wr_d_0 ;
wire o_pix_we_0_i ;
wire w_init ;
wire cam_vsync_c ;
wire w_obj_det ;
wire w_lcd_mode ;
wire frame_en_1z ;
wire cam_de_p_i ;
wire w_strobe_req ;
wire r_lcd_running ;
wire clk ;
wire lcd_cmd_wr_1z ;
wire cam_de_p ;
wire w_rd_done ;
wire w_obj_det_trig ;
wire lcd_resetn_c_i ;
wire cam_pclk_c ;
wire o_obj_det_rep0_1z ;
wire [7:0] rd_pixel_bg_i;
wire [7:7] rd_pixel_bg;
wire [7:0] rbcnt_lcd;
wire [7:0] rbcnt_lcd_lm;
wire [7:0] rbcnt;
wire [7:0] rbcnt_lm;
wire [9:0] ro_waddr;
wire [9:0] ro_waddr_lm;
wire [6:6] ro_waddr_RNIQQSL5;
wire [15:0] pix_d2;
wire [15:0] pix_d1;
wire [15:0] pix_d;
wire [7:3] b_mod_lcd_0_i;
wire [10:0] g_accu_lcd;
wire [9:0] r_accu_lcd;
wire [10:0] g_accu_lcd_4;
wire [9:0] r_accu_lcd_4;
wire [9:0] b_accu_lcd;
wire [9:0] b_accu_lcd_4;
wire [15:0] accu;
wire [15:0] accu_4;
wire [3:0] bpcnt;
wire [3:0] bpcnt_3;
wire [3:0] blcnt;
wire [3:0] blcnt_3;
wire [10:1] rd_addr;
wire [10:0] rd_addr_3;
wire [1:0] pix_wr_d;
wire [15:1] o_waddr;
wire [10:0] o_waddr_3;
wire [3:0] cam_data_d;
wire [1:0] do_d;
wire [0:0] do_d_2;
wire [3:0] vsync_d;
wire [1:0] lcd_running_d;
wire [8:0] lcnt;
wire [9:1] pcnt;
wire [9:0] pcnt_2;
wire [30:0] rdata_lcd;
wire [9:0] un9_r_accu_lcd;
wire [9:0] un9_b_accu_lcd;
wire [10:0] un9_g_accu_lcd;
wire [15:0] rdata;
wire [15:0] un10_accu;
wire [7:0] wbcnt_lcd_1;
wire [7:0] wbcnt_1;
wire [7:0] accu_mod;
wire [6:6] ro_waddr_RNIFQSF1;
wire [0:0] frame_num_pclk_RNI2C4S3;
wire [8:0] ro_waddr_cry;
wire [6:0] rbcnt_cry;
wire [6:0] rbcnt_lcd_cry;
wire r_obj_flag ;
wire obj_det_update ;
wire bpcnt_lcd_RNI08JL1 ;
wire N_15 ;
wire VCC ;
wire rd_done_pclk ;
wire GND ;
wire de_d ;
wire N_20_i ;
wire safe_zone_clk ;
wire o_rd_req ;
wire obj_det_update_2 ;
wire un1_r_accu_lcd15_0_i ;
wire un1_accu16_0_i ;
wire un2_rd_addr_1_cry_8_c_0_S1 ;
wire un2_rd_addr_1_cry_8_c_0_S0 ;
wire un2_rd_addr_1_cry_6_c_0_S1 ;
wire un2_rd_addr_1_cry_6_c_0_S0 ;
wire un2_rd_addr_1_cry_4_c_0_S1 ;
wire un2_rd_addr_1_cry_4_c_0_S0 ;
wire un2_rd_addr_1_cry_2_c_0_S1 ;
wire un2_rd_addr_1_cry_2_c_0_S0 ;
wire un2_rd_addr_1_cry_1_c_0_S1 ;
wire N_935 ;
wire pix_wr_lcd ;
wire un2_o_waddr_1_cry_12_c_0_S1 ;
wire un2_o_waddr_1_cry_12_c_0_S0 ;
wire un2_o_waddr_1_cry_10_c_0_S1 ;
wire un2_o_waddr_1_cry_8_c_0_S1 ;
wire un2_o_waddr_1_cry_8_c_0_S0 ;
wire un2_o_waddr_1_cry_6_c_0_S1 ;
wire un2_o_waddr_1_cry_6_c_0_S0 ;
wire un2_o_waddr_1_cry_4_c_0_S1 ;
wire un2_o_waddr_1_cry_4_c_0_S0 ;
wire un2_o_waddr_1_cry_2_c_0_S1 ;
wire un2_o_waddr_1_cry_2_c_0_S0 ;
wire un2_o_waddr_1_cry_1_c_0_S1 ;
wire N_980 ;
wire cam_vsync_c_i ;
wire N_25_i ;
wire un2_o_waddr_1_cry_14_c_0_S1 ;
wire un2_o_waddr_1_cry_14_c_0_S0 ;
wire un1_lcnt_1_cry_7_c_0_S1 ;
wire un1_o_width3_1_0 ;
wire un1_lcnt_1_cry_7_c_0_S0 ;
wire un1_lcnt_1_cry_5_c_0_S1 ;
wire un1_lcnt_1_cry_5_c_0_S0 ;
wire un1_lcnt_1_cry_3_c_0_S1 ;
wire un1_lcnt_1_cry_3_c_0_S0 ;
wire un1_lcnt_1_cry_1_c_0_S1 ;
wire un1_lcnt_1_cry_1_c_0_S0 ;
wire un1_lcnt_1_cry_0_c_0_S1 ;
wire N_945 ;
wire frame_en_0 ;
wire hmask_lcd ;
wire hmask_lcd_0 ;
wire vmask_lcd ;
wire vmask_lcd_0 ;
wire bpcnt_lcd ;
wire bpcnt_lcd_0 ;
wire o_rd_req_0 ;
wire hmask ;
wire hmask_0 ;
wire vmask ;
wire vmask_0 ;
wire o_lcd_mode ;
wire reading ;
wire reading_0 ;
wire o_we ;
wire o_we_0 ;
wire o_rd_done ;
wire r_obj_flag_0 ;
wire N_183 ;
wire un9_r_accu_lcd_cry_0_0_c_0_RNO ;
wire un9_r_accu_lcd_cry_1_0_c_0_RNO ;
wire un9_r_accu_lcd_cry_1_0_c_0_RNO_0 ;
wire un9_r_accu_lcd_cry_3_0_c_0_RNO ;
wire un9_r_accu_lcd_cry_3_0_c_0_RNO_0 ;
wire un9_r_accu_lcd_cry_5_0_c_0_RNO ;
wire un9_r_accu_lcd_cry_5_0_c_0_RNO_0 ;
wire un9_r_accu_lcd_cry_7_0_c_0_RNO ;
wire N_184 ;
wire un9_b_accu_lcd_cry_0_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_1_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_1_0_c_0_RNO_0 ;
wire un9_b_accu_lcd_cry_3_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_3_0_c_0_RNO_0 ;
wire un9_b_accu_lcd_cry_5_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_5_0_c_0_RNO_0 ;
wire un9_b_accu_lcd_cry_7_0_c_0_RNO ;
wire g_l_0_i ;
wire un9_g_accu_lcd_cry_0_0_c_0_RNO ;
wire un9_g_accu_lcd_cry_1_0_c_0_RNO ;
wire un9_g_accu_lcd_cry_1_0_c_0_RNO_0 ;
wire un9_g_accu_lcd_cry_3_0_c_0_RNO ;
wire un9_g_accu_lcd_cry_3_0_c_0_RNO_0 ;
wire un9_g_accu_lcd_cry_5_0_c_0_RNO ;
wire un9_g_accu_lcd_cry_5_0_c_0_RNO_0 ;
wire un9_g_accu_lcd_cry_7_0_c_0_RNO ;
wire N_273_tz ;
wire frame_num_pclk7 ;
wire un1_frame_num_pclk7_i_a3_1 ;
wire N_587 ;
wire N_588 ;
wire N_589 ;
wire N_590 ;
wire un2_accu_mod_brlto7_i_a3_0_2 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_647 ;
wire N_651 ;
wire N_604 ;
wire N_648 ;
wire N_649 ;
wire N_650 ;
wire N_158 ;
wire N_652 ;
wire un1_bpcnt_1_sqmuxa_0_a3_1 ;
wire N_653 ;
wire N_654 ;
wire N_655 ;
wire accu_4_sn_m1_1 ;
wire N_20 ;
wire un6_blcnt ;
wire un1_hmask8_i_a2_0 ;
wire un4_c_we_lcd_0 ;
wire un4_c_we_0 ;
wire un4_accu_mod_br_axb_7 ;
wire N_24_i ;
wire N_182_3 ;
wire reading8 ;
wire un1_rd_rdy_pclk_0_a3_2 ;
wire o_we8_7 ;
wire o_we8_6 ;
wire o_rd_done8_11 ;
wire o_rd_done8_10 ;
wire o_rd_done8_9 ;
wire o_rd_done8_8 ;
wire un1_rd_addr_1_7 ;
wire un1_rd_addr_1_6 ;
wire un4_c_we_lcd_4 ;
wire un4_c_we_4 ;
wire un6_obj_det_update_6 ;
wire un6_obj_det_update_5 ;
wire vmask_lcd9_0_a3_1_0 ;
wire N_180 ;
wire N_157 ;
wire N_159_0 ;
wire hmask_lcd9_0_a2_2 ;
wire un1_hmask8_i_a2_2 ;
wire un1_rd_rdy_pclk_0_a3_3 ;
wire o_we8_8 ;
wire un1_vmask8_i_a3_2 ;
wire un1_rd_addr_1_8 ;
wire un4_c_we_lcd_5 ;
wire un4_c_we_5 ;
wire N_182_5 ;
wire o_rd_done8 ;
wire c_we_lcd ;
wire c_we ;
wire N_155_i ;
wire N_1495 ;
wire un1_accu_mod_br_cry_6 ;
wire un1_accu_mod_br_cry_7_c_0_COUT ;
wire un1_accu_mod_br_cry_7_c_0_S0 ;
wire un1_accu_mod_br_cry_4 ;
wire un1_accu_mod_br_cry_5_c_0_S0 ;
wire un1_accu_mod_br_cry_5_c_0_S1 ;
wire un1_accu_mod_br_cry_2 ;
wire un1_accu_mod_br_cry_3_c_0_S0 ;
wire un1_accu_mod_br_cry_3_c_0_S1 ;
wire un1_accu_mod_br_cry_0 ;
wire un1_accu_mod_br_cry_1_c_0_S0 ;
wire un1_accu_mod_br_cry_1_c_0_S1 ;
wire un1_accu_mod_br_cry_0_c_0_S1 ;
wire un4_accu_mod_br_cry_6 ;
wire un4_accu_mod_br_cry_4 ;
wire un4_accu_mod_br_cry_2 ;
wire un4_accu_mod_br_cry_0 ;
wire un4_accu_mod_br_cry_0_c_0_S1 ;
wire wbcnt_lcd_1_cry_6 ;
wire wbcnt_lcd_1_cry_4 ;
wire wbcnt_lcd_1_cry_2 ;
wire wbcnt_lcd_1_cry_0 ;
wire un1_lcnt_1_cry_6 ;
wire un1_lcnt_1_cry_7_c_0_COUT ;
wire un1_lcnt_1_cry_4 ;
wire un1_lcnt_1_cry_2 ;
wire un1_lcnt_1_cry_0 ;
wire un2_o_waddr_1_cry_13 ;
wire un2_o_waddr_1_cry_14_c_0_COUT ;
wire un2_o_waddr_1_cry_11 ;
wire un2_o_waddr_1_cry_9 ;
wire un2_o_waddr_1_cry_7 ;
wire un2_o_waddr_1_cry_5 ;
wire un2_o_waddr_1_cry_3 ;
wire un2_o_waddr_1_cry_1 ;
wire un9_r_accu_lcd_cry_8 ;
wire un9_r_accu_lcd_cry_6 ;
wire un9_r_accu_lcd_cry_4 ;
wire un9_r_accu_lcd_cry_2 ;
wire un9_r_accu_lcd_cry_0 ;
wire un1_blcnt_cry_2 ;
wire un1_blcnt_cry_0 ;
wire un1_bpcnt_cry_2 ;
wire un1_bpcnt_cry_0 ;
wire un9_b_accu_lcd_cry_8 ;
wire un9_b_accu_lcd_cry_6 ;
wire un9_b_accu_lcd_cry_4 ;
wire un9_b_accu_lcd_cry_2 ;
wire un9_b_accu_lcd_cry_0 ;
wire un9_g_accu_lcd_cry_8 ;
wire un9_g_accu_lcd_cry_9_c_0_COUT ;
wire un9_g_accu_lcd_cry_6 ;
wire un9_g_accu_lcd_cry_4 ;
wire un9_g_accu_lcd_cry_2 ;
wire un9_g_accu_lcd_cry_0 ;
wire accu_mod_cry_6 ;
wire accu_mod_cry_4 ;
wire accu_mod_cry_2 ;
wire accu_mod_cry_0 ;
wire pcnt_2_cry_7 ;
wire pcnt_2_cry_8_c_0_COUT ;
wire pcnt_2_cry_5 ;
wire pcnt_2_cry_3 ;
wire pcnt_2_cry_1 ;
wire un10_accu_cry_14 ;
wire un10_accu_cry_12 ;
wire un10_accu_cry_10 ;
wire un10_accu_cry_8 ;
wire un10_accu_cry_6 ;
wire un10_accu_cry_4 ;
wire un10_accu_cry_2 ;
wire un10_accu_cry_0 ;
wire un2_rd_addr_1_cry_9 ;
wire un2_rd_addr_1_cry_7 ;
wire un2_rd_addr_1_cry_5 ;
wire un2_rd_addr_1_cry_3 ;
wire un2_rd_addr_1_cry_1 ;
wire wbcnt_1_cry_6 ;
wire wbcnt_1_cry_4 ;
wire wbcnt_1_cry_2 ;
wire wbcnt_1_cry_0 ;
wire N_837 ;
wire N_60 ;
wire N_57 ;
wire N_54 ;
wire N_51 ;
wire N_48 ;
wire N_45 ;
wire N_42 ;
wire N_39 ;
wire N_36 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_3 ;
wire N_2 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20_0 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15_0 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_34 ;
wire N_35 ;
wire N_37 ;
wire N_38 ;
wire N_40 ;
wire N_41 ;
wire N_43 ;
wire N_44 ;
wire N_46 ;
wire N_47 ;
wire N_49 ;
wire N_50 ;
wire N_52 ;
wire N_53 ;
wire N_55 ;
wire N_56 ;
wire N_58 ;
wire N_59 ;
wire N_61 ;
wire N_62 ;
wire N_63 ;
wire N_64 ;
wire N_65 ;
wire N_66 ;
wire N_67 ;
wire N_68 ;
wire N_69 ;
wire N_70 ;
wire N_71 ;
wire N_72 ;
wire N_73 ;
wire N_74 ;
wire N_75 ;
wire N_76 ;
wire N_77 ;
wire N_78 ;
wire N_79 ;
wire N_80 ;
wire N_81 ;
wire N_82 ;
wire N_83 ;
wire N_84 ;
wire N_85 ;
// @58:4177
  INV un1_accu_mod_br_cry_7_c_0_RNO (
	.Z(rd_pixel_bg_i[7]),
	.A(rd_pixel_bg[7])
);
// @56:547
  FD1P3DZ o_obj_det_rep0 (
	.Q(o_obj_det_rep0_1z),
	.D(r_obj_flag),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(obj_det_update)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[7]  (
	.Q(rbcnt_lcd[7]),
	.D(rbcnt_lcd_lm[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[6]  (
	.Q(rbcnt_lcd[6]),
	.D(rbcnt_lcd_lm[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[5]  (
	.Q(rbcnt_lcd[5]),
	.D(rbcnt_lcd_lm[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[4]  (
	.Q(rbcnt_lcd[4]),
	.D(rbcnt_lcd_lm[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[3]  (
	.Q(rbcnt_lcd[3]),
	.D(rbcnt_lcd_lm[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[2]  (
	.Q(rbcnt_lcd[2]),
	.D(rbcnt_lcd_lm[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[1]  (
	.Q(rbcnt_lcd[1]),
	.D(rbcnt_lcd_lm[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:262
  FD1P3DZ \rbcnt_lcd_Z[0]  (
	.Q(rbcnt_lcd[0]),
	.D(rbcnt_lcd_lm[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNI08JL1)
);
// @56:230
  FD1P3DZ \rbcnt_Z[7]  (
	.Q(rbcnt[7]),
	.D(rbcnt_lm[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[6]  (
	.Q(rbcnt[6]),
	.D(rbcnt_lm[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[5]  (
	.Q(rbcnt[5]),
	.D(rbcnt_lm[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[4]  (
	.Q(rbcnt[4]),
	.D(rbcnt_lm[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[3]  (
	.Q(rbcnt[3]),
	.D(rbcnt_lm[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[2]  (
	.Q(rbcnt[2]),
	.D(rbcnt_lm[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[1]  (
	.Q(rbcnt[1]),
	.D(rbcnt_lm[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:230
  FD1P3DZ \rbcnt_Z[0]  (
	.Q(rbcnt[0]),
	.D(rbcnt_lm[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(N_15)
);
// @56:381
  FD1P3DZ \ro_waddr_Z[9]  (
	.Q(ro_waddr[9]),
	.D(ro_waddr_lm[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[8]  (
	.Q(ro_waddr[8]),
	.D(ro_waddr_lm[8]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[7]  (
	.Q(ro_waddr[7]),
	.D(ro_waddr_lm[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[6]  (
	.Q(ro_waddr[6]),
	.D(ro_waddr_lm[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[5]  (
	.Q(ro_waddr[5]),
	.D(ro_waddr_lm[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[4]  (
	.Q(ro_waddr[4]),
	.D(ro_waddr_lm[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[3]  (
	.Q(ro_waddr[3]),
	.D(ro_waddr_lm[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[2]  (
	.Q(ro_waddr[2]),
	.D(ro_waddr_lm[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[1]  (
	.Q(ro_waddr[1]),
	.D(ro_waddr_lm[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:381
  FD1P3DZ \ro_waddr_Z[0]  (
	.Q(ro_waddr[0]),
	.D(ro_waddr_lm[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(ro_waddr_RNIQQSL5[6])
);
// @56:555
  FD1P3DZ o_obj_det_trg (
	.Q(w_obj_det_trig),
	.D(obj_det_update),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:123
  FD1P3DZ rd_done_pclk_Z (
	.Q(rd_done_pclk),
	.D(w_rd_done),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:123
  FD1P3DZ de_d_Z (
	.Q(de_d),
	.D(cam_de_p),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:487
  FD1P3DZ lcd_cmd_wr (
	.Q(lcd_cmd_wr_1z),
	.D(N_20_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:591
  FD1P3DZ safe_zone_clk_Z (
	.Q(safe_zone_clk),
	.D(o_rd_req),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:539
  FD1P3DZ obj_det_update_Z (
	.Q(obj_det_update),
	.D(obj_det_update_2),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[3]  (
	.Q(pix_d2[3]),
	.D(pix_d1[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[3]  (
	.Q(pix_d1[3]),
	.D(pix_d[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[3]  (
	.Q(pix_d[3]),
	.D(b_mod_lcd_0_i[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[2]  (
	.Q(pix_d2[2]),
	.D(pix_d1[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[2]  (
	.Q(pix_d1[2]),
	.D(pix_d[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[2]  (
	.Q(pix_d[2]),
	.D(b_mod_lcd_0_i[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[1]  (
	.Q(pix_d2[1]),
	.D(pix_d1[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[1]  (
	.Q(pix_d1[1]),
	.D(pix_d[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[1]  (
	.Q(pix_d[1]),
	.D(b_mod_lcd_0_i[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[0]  (
	.Q(pix_d2[0]),
	.D(pix_d1[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[0]  (
	.Q(pix_d1[0]),
	.D(pix_d[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[0]  (
	.Q(pix_d[0]),
	.D(b_mod_lcd_0_i[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[8]  (
	.Q(pix_d2[8]),
	.D(pix_d1[8]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[8]  (
	.Q(pix_d1[8]),
	.D(pix_d[8]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[8]  (
	.Q(pix_d[8]),
	.D(g_accu_lcd[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[7]  (
	.Q(pix_d2[7]),
	.D(pix_d1[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[7]  (
	.Q(pix_d1[7]),
	.D(pix_d[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[7]  (
	.Q(pix_d[7]),
	.D(g_accu_lcd[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[6]  (
	.Q(pix_d2[6]),
	.D(pix_d1[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[6]  (
	.Q(pix_d1[6]),
	.D(pix_d[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[6]  (
	.Q(pix_d[6]),
	.D(g_accu_lcd[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[5]  (
	.Q(pix_d2[5]),
	.D(pix_d1[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[5]  (
	.Q(pix_d1[5]),
	.D(pix_d[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[5]  (
	.Q(pix_d[5]),
	.D(g_accu_lcd[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[4]  (
	.Q(pix_d2[4]),
	.D(pix_d1[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[4]  (
	.Q(pix_d1[4]),
	.D(pix_d[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[4]  (
	.Q(pix_d[4]),
	.D(b_mod_lcd_0_i[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[13]  (
	.Q(pix_d2[13]),
	.D(pix_d1[13]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[13]  (
	.Q(pix_d1[13]),
	.D(pix_d[13]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[13]  (
	.Q(pix_d[13]),
	.D(r_accu_lcd[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[12]  (
	.Q(pix_d2[12]),
	.D(pix_d1[12]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[12]  (
	.Q(pix_d1[12]),
	.D(pix_d[12]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[12]  (
	.Q(pix_d[12]),
	.D(r_accu_lcd[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[11]  (
	.Q(pix_d2[11]),
	.D(pix_d1[11]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[11]  (
	.Q(pix_d1[11]),
	.D(pix_d[11]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[11]  (
	.Q(pix_d[11]),
	.D(r_accu_lcd[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[10]  (
	.Q(pix_d2[10]),
	.D(pix_d1[10]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[10]  (
	.Q(pix_d1[10]),
	.D(pix_d[10]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[10]  (
	.Q(pix_d[10]),
	.D(g_accu_lcd[8]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[9]  (
	.Q(pix_d2[9]),
	.D(pix_d1[9]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[9]  (
	.Q(pix_d1[9]),
	.D(pix_d[9]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[9]  (
	.Q(pix_d[9]),
	.D(g_accu_lcd[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[15]  (
	.Q(pix_d2[15]),
	.D(pix_d1[15]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[15]  (
	.Q(pix_d1[15]),
	.D(pix_d[15]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[15]  (
	.Q(pix_d[15]),
	.D(r_accu_lcd[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d2_Z[14]  (
	.Q(pix_d2[14]),
	.D(pix_d1[14]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d1_Z[14]  (
	.Q(pix_d1[14]),
	.D(pix_d[14]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:424
  FD1P3DZ \pix_d_Z[14]  (
	.Q(pix_d[14]),
	.D(r_accu_lcd[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[7]  (
	.Q(g_accu_lcd[7]),
	.D(g_accu_lcd_4[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[6]  (
	.Q(g_accu_lcd[6]),
	.D(g_accu_lcd_4[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[5]  (
	.Q(g_accu_lcd[5]),
	.D(g_accu_lcd_4[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[4]  (
	.Q(g_accu_lcd[4]),
	.D(g_accu_lcd_4[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[3]  (
	.Q(g_accu_lcd[3]),
	.D(g_accu_lcd_4[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[2]  (
	.Q(g_accu_lcd[2]),
	.D(g_accu_lcd_4[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[1]  (
	.Q(g_accu_lcd[1]),
	.D(g_accu_lcd_4[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[0]  (
	.Q(g_accu_lcd[0]),
	.D(g_accu_lcd_4[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[1]  (
	.Q(r_accu_lcd[1]),
	.D(r_accu_lcd_4[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[0]  (
	.Q(r_accu_lcd[0]),
	.D(r_accu_lcd_4[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[9]  (
	.Q(b_accu_lcd[9]),
	.D(b_accu_lcd_4[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[8]  (
	.Q(b_accu_lcd[8]),
	.D(b_accu_lcd_4[8]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[7]  (
	.Q(b_accu_lcd[7]),
	.D(b_accu_lcd_4[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[6]  (
	.Q(b_accu_lcd[6]),
	.D(b_accu_lcd_4[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[5]  (
	.Q(b_accu_lcd[5]),
	.D(b_accu_lcd_4[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[4]  (
	.Q(b_accu_lcd[4]),
	.D(b_accu_lcd_4[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[3]  (
	.Q(b_accu_lcd[3]),
	.D(b_accu_lcd_4[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[2]  (
	.Q(b_accu_lcd[2]),
	.D(b_accu_lcd_4[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[1]  (
	.Q(b_accu_lcd[1]),
	.D(b_accu_lcd_4[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \b_accu_lcd_Z[0]  (
	.Q(b_accu_lcd[0]),
	.D(b_accu_lcd_4[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[10]  (
	.Q(g_accu_lcd[10]),
	.D(g_accu_lcd_4[10]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[9]  (
	.Q(g_accu_lcd[9]),
	.D(g_accu_lcd_4[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \g_accu_lcd_Z[8]  (
	.Q(g_accu_lcd[8]),
	.D(g_accu_lcd_4[8]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[6]  (
	.Q(accu[6]),
	.D(accu_4[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[5]  (
	.Q(accu[5]),
	.D(accu_4[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[4]  (
	.Q(accu[4]),
	.D(accu_4[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[3]  (
	.Q(accu[3]),
	.D(accu_4[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[2]  (
	.Q(accu[2]),
	.D(accu_4[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[1]  (
	.Q(accu[1]),
	.D(accu_4[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[0]  (
	.Q(accu[0]),
	.D(accu_4[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[9]  (
	.Q(r_accu_lcd[9]),
	.D(r_accu_lcd_4[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[8]  (
	.Q(r_accu_lcd[8]),
	.D(r_accu_lcd_4[8]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[7]  (
	.Q(r_accu_lcd[7]),
	.D(r_accu_lcd_4[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[6]  (
	.Q(r_accu_lcd[6]),
	.D(r_accu_lcd_4[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[5]  (
	.Q(r_accu_lcd[5]),
	.D(r_accu_lcd_4[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[4]  (
	.Q(r_accu_lcd[4]),
	.D(r_accu_lcd_4[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[3]  (
	.Q(r_accu_lcd[3]),
	.D(r_accu_lcd_4[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:347
  FD1P3DZ \r_accu_lcd_Z[2]  (
	.Q(r_accu_lcd[2]),
	.D(r_accu_lcd_4[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @56:220
  FD1P3DZ \bpcnt_Z[1]  (
	.Q(bpcnt[1]),
	.D(bpcnt_3[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:220
  FD1P3DZ \bpcnt_Z[0]  (
	.Q(bpcnt[0]),
	.D(bpcnt_3[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:242
  FD1P3DZ \blcnt_Z[3]  (
	.Q(blcnt[3]),
	.D(blcnt_3[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:242
  FD1P3DZ \blcnt_Z[2]  (
	.Q(blcnt[2]),
	.D(blcnt_3[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:242
  FD1P3DZ \blcnt_Z[1]  (
	.Q(blcnt[1]),
	.D(blcnt_3[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:242
  FD1P3DZ \blcnt_Z[0]  (
	.Q(blcnt[0]),
	.D(blcnt_3[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:337
  FD1P3DZ \accu_Z[15]  (
	.Q(accu[15]),
	.D(accu_4[15]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[14]  (
	.Q(accu[14]),
	.D(accu_4[14]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[13]  (
	.Q(accu[13]),
	.D(accu_4[13]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[12]  (
	.Q(accu[12]),
	.D(accu_4[12]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[11]  (
	.Q(accu[11]),
	.D(accu_4[11]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[10]  (
	.Q(accu[10]),
	.D(accu_4[10]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[9]  (
	.Q(accu[9]),
	.D(accu_4[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[8]  (
	.Q(accu[8]),
	.D(accu_4[8]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:337
  FD1P3DZ \accu_Z[7]  (
	.Q(accu[7]),
	.D(accu_4[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_accu16_0_i)
);
// @56:637
  FD1P3DZ \rd_addr_Z[9]  (
	.Q(rd_addr[9]),
	.D(un2_rd_addr_1_cry_8_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[8]  (
	.Q(rd_addr[8]),
	.D(un2_rd_addr_1_cry_8_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[7]  (
	.Q(rd_addr[7]),
	.D(un2_rd_addr_1_cry_6_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[6]  (
	.Q(rd_addr[6]),
	.D(un2_rd_addr_1_cry_6_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[5]  (
	.Q(rd_addr[5]),
	.D(un2_rd_addr_1_cry_4_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[4]  (
	.Q(rd_addr[4]),
	.D(un2_rd_addr_1_cry_4_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[3]  (
	.Q(rd_addr[3]),
	.D(un2_rd_addr_1_cry_2_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[2]  (
	.Q(rd_addr[2]),
	.D(un2_rd_addr_1_cry_2_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[1]  (
	.Q(rd_addr[1]),
	.D(un2_rd_addr_1_cry_1_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr[0]  (
	.Q(N_935),
	.D(rd_addr_3[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:416
  FD1P3DZ \pix_wr_d[2]  (
	.Q(pix_wr_d_0),
	.D(pix_wr_d[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:416
  FD1P3DZ \pix_wr_d_Z[1]  (
	.Q(pix_wr_d[1]),
	.D(pix_wr_d[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:416
  FD1P3DZ \pix_wr_d_Z[0]  (
	.Q(pix_wr_d[0]),
	.D(pix_wr_lcd),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:220
  FD1P3DZ \bpcnt_Z[3]  (
	.Q(bpcnt[3]),
	.D(bpcnt_3[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:220
  FD1P3DZ \bpcnt_Z[2]  (
	.Q(bpcnt[2]),
	.D(bpcnt_3[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[13]  (
	.Q(o_waddr[13]),
	.D(un2_o_waddr_1_cry_12_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[12]  (
	.Q(o_waddr[12]),
	.D(un2_o_waddr_1_cry_12_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[11]  (
	.Q(o_waddr[11]),
	.D(un2_o_waddr_1_cry_10_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[10]  (
	.Q(o_waddr[10]),
	.D(o_waddr_3[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[9]  (
	.Q(o_waddr[9]),
	.D(un2_o_waddr_1_cry_8_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[8]  (
	.Q(o_waddr[8]),
	.D(un2_o_waddr_1_cry_8_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[7]  (
	.Q(o_waddr[7]),
	.D(un2_o_waddr_1_cry_6_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[6]  (
	.Q(o_waddr[6]),
	.D(un2_o_waddr_1_cry_6_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[5]  (
	.Q(o_waddr[5]),
	.D(un2_o_waddr_1_cry_4_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[4]  (
	.Q(o_waddr[4]),
	.D(un2_o_waddr_1_cry_4_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[3]  (
	.Q(o_waddr[3]),
	.D(un2_o_waddr_1_cry_2_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[2]  (
	.Q(o_waddr[2]),
	.D(un2_o_waddr_1_cry_2_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[1]  (
	.Q(o_waddr[1]),
	.D(un2_o_waddr_1_cry_1_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr[0]  (
	.Q(N_980),
	.D(o_waddr_3[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:637
  FD1P3DZ \rd_addr_Z[10]  (
	.Q(rd_addr[10]),
	.D(rd_addr_3[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \cam_data_d_Z[2]  (
	.Q(cam_data_d[2]),
	.D(fabvar_2[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \cam_data_d_Z[1]  (
	.Q(cam_data_d[1]),
	.D(fabvar_2[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \cam_data_d_Z[0]  (
	.Q(cam_data_d[0]),
	.D(fabvar_2[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:602
  FD1P3DZ \do_d_Z[1]  (
	.Q(do_d[1]),
	.D(do_d[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:602
  FD1P3DZ \do_d_Z[0]  (
	.Q(do_d[0]),
	.D(do_d_2[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \vsync_d_Z[3]  (
	.Q(vsync_d[3]),
	.D(vsync_d[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \vsync_d_Z[2]  (
	.Q(vsync_d[2]),
	.D(vsync_d[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \vsync_d_Z[1]  (
	.Q(vsync_d[1]),
	.D(vsync_d[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \vsync_d_Z[0]  (
	.Q(vsync_d[0]),
	.D(cam_vsync_c_i),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:461
  FD1P3DZ \lcd_running_d_Z[1]  (
	.Q(lcd_running_d[1]),
	.D(lcd_running_d[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:461
  FD1P3DZ \lcd_running_d_Z[0]  (
	.Q(lcd_running_d[0]),
	.D(r_lcd_running),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:204
  FD1P3DZ \frame_num_pclk[0]  (
	.Q(w_strobe_req),
	.D(N_25_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[15]  (
	.Q(o_waddr[15]),
	.D(un2_o_waddr_1_cry_14_c_0_S1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:647
  FD1P3DZ \o_waddr_Z[14]  (
	.Q(o_waddr[14]),
	.D(un2_o_waddr_1_cry_14_c_0_S0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:123
  FD1P3DZ \cam_data_d_Z[3]  (
	.Q(cam_data_d[3]),
	.D(fabvar_2[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[8]  (
	.Q(lcnt[8]),
	.D(un1_lcnt_1_cry_7_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[7]  (
	.Q(lcnt[7]),
	.D(un1_lcnt_1_cry_7_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[6]  (
	.Q(lcnt[6]),
	.D(un1_lcnt_1_cry_5_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[5]  (
	.Q(lcnt[5]),
	.D(un1_lcnt_1_cry_5_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[4]  (
	.Q(lcnt[4]),
	.D(un1_lcnt_1_cry_3_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[3]  (
	.Q(lcnt[3]),
	.D(un1_lcnt_1_cry_3_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[2]  (
	.Q(lcnt[2]),
	.D(un1_lcnt_1_cry_1_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[1]  (
	.Q(lcnt[1]),
	.D(un1_lcnt_1_cry_1_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:196
  FD1P3IZ \lcnt_Z[0]  (
	.Q(lcnt[0]),
	.D(un1_lcnt_1_cry_0_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[9]  (
	.Q(pcnt[9]),
	.D(pcnt_2[9]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[8]  (
	.Q(pcnt[8]),
	.D(pcnt_2[8]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[7]  (
	.Q(pcnt[7]),
	.D(pcnt_2[7]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[6]  (
	.Q(pcnt[6]),
	.D(pcnt_2[6]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[5]  (
	.Q(pcnt[5]),
	.D(pcnt_2[5]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[4]  (
	.Q(pcnt[4]),
	.D(pcnt_2[4]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[3]  (
	.Q(pcnt[3]),
	.D(pcnt_2[3]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[2]  (
	.Q(pcnt[2]),
	.D(pcnt_2[2]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt_Z[1]  (
	.Q(pcnt[1]),
	.D(pcnt_2[1]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:142
  FD1P3IZ \pcnt[0]  (
	.Q(N_945),
	.D(pcnt_2[0]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @56:469
  FD1P3DZ frame_en (
	.Q(frame_en_1z),
	.D(frame_en_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:170
  FD1P3DZ hmask_lcd_Z (
	.Q(hmask_lcd),
	.D(hmask_lcd_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:180
  FD1P3DZ vmask_lcd_Z (
	.Q(vmask_lcd),
	.D(vmask_lcd_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:252
  FD1P3DZ bpcnt_lcd_Z (
	.Q(bpcnt_lcd),
	.D(bpcnt_lcd_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:132
  FD1P3DZ o_rd_req_Z (
	.Q(o_rd_req),
	.D(o_rd_req_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:150
  FD1P3DZ hmask_Z (
	.Q(hmask),
	.D(hmask_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:160
  FD1P3DZ vmask_Z (
	.Q(vmask),
	.D(vmask_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:477
  FD1P3DZ o_lcd_mode_Z (
	.Q(w_lcd_mode),
	.D(o_lcd_mode),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:610
  FD1P3DZ reading_Z (
	.Q(reading),
	.D(reading_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:627
  FD1P3DZ o_we_Z (
	.Q(o_we),
	.D(o_we_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:665
  FD1P3DZ o_rd_done_Z (
	.Q(w_rd_done),
	.D(o_rd_done),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:529
  FD1P3DZ r_obj_flag_Z (
	.Q(r_obj_flag),
	.D(r_obj_flag_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @56:547
  FD1P3DZ o_obj_det_er (
	.Q(w_obj_det),
	.D(r_obj_flag),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(obj_det_update)
);
  LUT4 un9_r_accu_lcd_cry_0_0_c_0_RNO_cZ (
	.A(N_183),
	.B(fabvar_2[0]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_0_0_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_0_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_1_0_c_0_RNO_cZ (
	.A(N_183),
	.B(fabvar_2[1]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_1_0_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_1_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_1_0_c_0_RNO_0_cZ (
	.A(N_183),
	.B(fabvar_2[2]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_1_0_c_0_RNO_0)
);
defparam un9_r_accu_lcd_cry_1_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_3_0_c_0_RNO_cZ (
	.A(N_183),
	.B(fabvar_2[3]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_3_0_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_3_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_3_0_c_0_RNO_0_cZ (
	.A(N_183),
	.B(cam_data_d[0]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_3_0_c_0_RNO_0)
);
defparam un9_r_accu_lcd_cry_3_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_5_0_c_0_RNO_cZ (
	.A(N_183),
	.B(cam_data_d[1]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_5_0_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_5_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_5_0_c_0_RNO_0_cZ (
	.A(N_183),
	.B(cam_data_d[2]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_5_0_c_0_RNO_0)
);
defparam un9_r_accu_lcd_cry_5_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_r_accu_lcd_cry_7_0_c_0_RNO_cZ (
	.A(N_183),
	.B(cam_data_d[3]),
	.C(GND),
	.D(GND),
	.Z(un9_r_accu_lcd_cry_7_0_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_7_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_0_0_c_0_RNO_cZ (
	.A(N_184),
	.B(fabvar_2[0]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_0_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_0_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_1_0_c_0_RNO_cZ (
	.A(N_184),
	.B(fabvar_2[1]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_1_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_1_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_1_0_c_0_RNO_0_cZ (
	.A(N_184),
	.B(fabvar_2[2]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_1_0_c_0_RNO_0)
);
defparam un9_b_accu_lcd_cry_1_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_3_0_c_0_RNO_cZ (
	.A(N_184),
	.B(fabvar_2[3]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_3_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_3_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_3_0_c_0_RNO_0_cZ (
	.A(N_184),
	.B(cam_data_d[0]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_3_0_c_0_RNO_0)
);
defparam un9_b_accu_lcd_cry_3_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_5_0_c_0_RNO_cZ (
	.A(N_184),
	.B(cam_data_d[1]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_5_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_5_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_5_0_c_0_RNO_0_cZ (
	.A(N_184),
	.B(cam_data_d[2]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_5_0_c_0_RNO_0)
);
defparam un9_b_accu_lcd_cry_5_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_7_0_c_0_RNO_cZ (
	.A(N_184),
	.B(cam_data_d[3]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_7_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_7_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_0_0_c_0_RNO_cZ (
	.A(fabvar_2[0]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_0_0_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_0_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_1_0_c_0_RNO_cZ (
	.A(fabvar_2[1]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_1_0_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_1_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_1_0_c_0_RNO_0_cZ (
	.A(fabvar_2[2]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_1_0_c_0_RNO_0)
);
defparam un9_g_accu_lcd_cry_1_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_3_0_c_0_RNO_cZ (
	.A(fabvar_2[3]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_3_0_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_3_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_3_0_c_0_RNO_0_cZ (
	.A(cam_data_d[0]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_3_0_c_0_RNO_0)
);
defparam un9_g_accu_lcd_cry_3_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_5_0_c_0_RNO_cZ (
	.A(cam_data_d[1]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_5_0_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_5_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_5_0_c_0_RNO_0_cZ (
	.A(cam_data_d[2]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_5_0_c_0_RNO_0)
);
defparam un9_g_accu_lcd_cry_5_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_g_accu_lcd_cry_7_0_c_0_RNO_cZ (
	.A(cam_data_d[3]),
	.B(g_l_0_i),
	.C(GND),
	.D(GND),
	.Z(un9_g_accu_lcd_cry_7_0_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_7_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 \pcnt_RNO[0]  (
	.A(N_945),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(pcnt_2[0])
);
defparam \pcnt_RNO[0] .INIT="0x5555";
  LUT4 r_obj_flag_RNO (
	.A(N_273_tz),
	.B(frame_num_pclk7),
	.C(r_obj_flag),
	.D(un1_frame_num_pclk7_i_a3_1),
	.Z(r_obj_flag_0)
);
defparam r_obj_flag_RNO.INIT="0x3230";
  LUT4 r_obj_flag_RNO_2 (
	.A(N_587),
	.B(N_588),
	.C(N_589),
	.D(N_590),
	.Z(un2_accu_mod_brlto7_i_a3_0_2)
);
defparam r_obj_flag_RNO_2.INIT="0x8000";
  LUT4 r_obj_flag_RNO_0 (
	.A(N_591),
	.B(N_592),
	.C(N_593),
	.D(un2_accu_mod_brlto7_i_a3_0_2),
	.Z(N_273_tz)
);
defparam r_obj_flag_RNO_0.INIT="0xFFFE";
  LUT4 \r_accu_lcd_RNO[0]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[21]),
	.D(un9_r_accu_lcd[0]),
	.Z(r_accu_lcd_4[0])
);
defparam \r_accu_lcd_RNO[0] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[1]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[22]),
	.D(un9_r_accu_lcd[1]),
	.Z(r_accu_lcd_4[1])
);
defparam \r_accu_lcd_RNO[1] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[2]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[23]),
	.D(un9_r_accu_lcd[2]),
	.Z(r_accu_lcd_4[2])
);
defparam \r_accu_lcd_RNO[2] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[3]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[24]),
	.D(un9_r_accu_lcd[3]),
	.Z(r_accu_lcd_4[3])
);
defparam \r_accu_lcd_RNO[3] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[4]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[25]),
	.D(un9_r_accu_lcd[4]),
	.Z(r_accu_lcd_4[4])
);
defparam \r_accu_lcd_RNO[4] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[5]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[26]),
	.D(un9_r_accu_lcd[5]),
	.Z(r_accu_lcd_4[5])
);
defparam \r_accu_lcd_RNO[5] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[6]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[27]),
	.D(un9_r_accu_lcd[6]),
	.Z(r_accu_lcd_4[6])
);
defparam \r_accu_lcd_RNO[6] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[7]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[28]),
	.D(un9_r_accu_lcd[7]),
	.Z(r_accu_lcd_4[7])
);
defparam \r_accu_lcd_RNO[7] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[8]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[29]),
	.D(un9_r_accu_lcd[8]),
	.Z(r_accu_lcd_4[8])
);
defparam \r_accu_lcd_RNO[8] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[9]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[30]),
	.D(un9_r_accu_lcd[9]),
	.Z(r_accu_lcd_4[9])
);
defparam \r_accu_lcd_RNO[9] .INIT="0xEC20";
  LUT4 \blcnt_RNO[0]  (
	.A(N_647),
	.B(N_651),
	.C(N_604),
	.D(vmask),
	.Z(blcnt_3[0])
);
defparam \blcnt_RNO[0] .INIT="0x8A88";
  LUT4 \blcnt_RNO[1]  (
	.A(N_648),
	.B(N_651),
	.C(N_604),
	.D(vmask),
	.Z(blcnt_3[1])
);
defparam \blcnt_RNO[1] .INIT="0x8A88";
  LUT4 \blcnt_RNO[2]  (
	.A(N_649),
	.B(N_651),
	.C(N_604),
	.D(vmask),
	.Z(blcnt_3[2])
);
defparam \blcnt_RNO[2] .INIT="0x8A88";
  LUT4 \blcnt_RNO[3]  (
	.A(N_650),
	.B(N_651),
	.C(N_604),
	.D(vmask),
	.Z(blcnt_3[3])
);
defparam \blcnt_RNO[3] .INIT="0x8A88";
  LUT4 \bpcnt_RNO[0]  (
	.A(N_158),
	.B(N_652),
	.C(N_945),
	.D(un1_bpcnt_1_sqmuxa_0_a3_1),
	.Z(bpcnt_3[0])
);
defparam \bpcnt_RNO[0] .INIT="0x0444";
  LUT4 \bpcnt_RNO[1]  (
	.A(N_158),
	.B(N_653),
	.C(N_945),
	.D(un1_bpcnt_1_sqmuxa_0_a3_1),
	.Z(bpcnt_3[1])
);
defparam \bpcnt_RNO[1] .INIT="0x0444";
  LUT4 \bpcnt_RNO[2]  (
	.A(N_158),
	.B(N_654),
	.C(N_945),
	.D(un1_bpcnt_1_sqmuxa_0_a3_1),
	.Z(bpcnt_3[2])
);
defparam \bpcnt_RNO[2] .INIT="0x0444";
  LUT4 \bpcnt_RNO[3]  (
	.A(N_158),
	.B(N_655),
	.C(N_945),
	.D(un1_bpcnt_1_sqmuxa_0_a3_1),
	.Z(bpcnt_3[3])
);
defparam \bpcnt_RNO[3] .INIT="0x0444";
  LUT4 \b_accu_lcd_RNO[0]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[0]),
	.D(un9_b_accu_lcd[0]),
	.Z(b_accu_lcd_4[0])
);
defparam \b_accu_lcd_RNO[0] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[1]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[1]),
	.D(un9_b_accu_lcd[1]),
	.Z(b_accu_lcd_4[1])
);
defparam \b_accu_lcd_RNO[1] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[2]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[2]),
	.D(un9_b_accu_lcd[2]),
	.Z(b_accu_lcd_4[2])
);
defparam \b_accu_lcd_RNO[2] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[3]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[3]),
	.D(un9_b_accu_lcd[3]),
	.Z(b_accu_lcd_4[3])
);
defparam \b_accu_lcd_RNO[3] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[4]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[4]),
	.D(un9_b_accu_lcd[4]),
	.Z(b_accu_lcd_4[4])
);
defparam \b_accu_lcd_RNO[4] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[5]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[5]),
	.D(un9_b_accu_lcd[5]),
	.Z(b_accu_lcd_4[5])
);
defparam \b_accu_lcd_RNO[5] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[6]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[6]),
	.D(un9_b_accu_lcd[6]),
	.Z(b_accu_lcd_4[6])
);
defparam \b_accu_lcd_RNO[6] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[7]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[7]),
	.D(un9_b_accu_lcd[7]),
	.Z(b_accu_lcd_4[7])
);
defparam \b_accu_lcd_RNO[7] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[8]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[8]),
	.D(un9_b_accu_lcd[8]),
	.Z(b_accu_lcd_4[8])
);
defparam \b_accu_lcd_RNO[8] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[9]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[9]),
	.D(un9_b_accu_lcd[9]),
	.Z(b_accu_lcd_4[9])
);
defparam \b_accu_lcd_RNO[9] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[0]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[10]),
	.D(un9_g_accu_lcd[0]),
	.Z(g_accu_lcd_4[0])
);
defparam \g_accu_lcd_RNO[0] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[1]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[11]),
	.D(un9_g_accu_lcd[1]),
	.Z(g_accu_lcd_4[1])
);
defparam \g_accu_lcd_RNO[1] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[2]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[12]),
	.D(un9_g_accu_lcd[2]),
	.Z(g_accu_lcd_4[2])
);
defparam \g_accu_lcd_RNO[2] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[3]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[13]),
	.D(un9_g_accu_lcd[3]),
	.Z(g_accu_lcd_4[3])
);
defparam \g_accu_lcd_RNO[3] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[4]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[14]),
	.D(un9_g_accu_lcd[4]),
	.Z(g_accu_lcd_4[4])
);
defparam \g_accu_lcd_RNO[4] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[5]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[15]),
	.D(un9_g_accu_lcd[5]),
	.Z(g_accu_lcd_4[5])
);
defparam \g_accu_lcd_RNO[5] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[6]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[16]),
	.D(un9_g_accu_lcd[6]),
	.Z(g_accu_lcd_4[6])
);
defparam \g_accu_lcd_RNO[6] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[7]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[17]),
	.D(un9_g_accu_lcd[7]),
	.Z(g_accu_lcd_4[7])
);
defparam \g_accu_lcd_RNO[7] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[8]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[18]),
	.D(un9_g_accu_lcd[8]),
	.Z(g_accu_lcd_4[8])
);
defparam \g_accu_lcd_RNO[8] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[9]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[19]),
	.D(un9_g_accu_lcd[9]),
	.Z(g_accu_lcd_4[9])
);
defparam \g_accu_lcd_RNO[9] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[10]  (
	.A(lcnt[0]),
	.B(N_945),
	.C(rdata_lcd[20]),
	.D(un9_g_accu_lcd[10]),
	.Z(g_accu_lcd_4[10])
);
defparam \g_accu_lcd_RNO[10] .INIT="0xEC20";
  LUT4 \accu_RNO[0]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[0]),
	.D(un10_accu[0]),
	.Z(accu_4[0])
);
defparam \accu_RNO[0] .INIT="0xDC10";
  LUT4 \accu_RNO[1]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[1]),
	.D(un10_accu[1]),
	.Z(accu_4[1])
);
defparam \accu_RNO[1] .INIT="0xDC10";
  LUT4 \accu_RNO[2]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[2]),
	.D(un10_accu[2]),
	.Z(accu_4[2])
);
defparam \accu_RNO[2] .INIT="0xDC10";
  LUT4 \accu_RNO[3]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[3]),
	.D(un10_accu[3]),
	.Z(accu_4[3])
);
defparam \accu_RNO[3] .INIT="0xDC10";
  LUT4 \accu_RNO[4]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[4]),
	.D(un10_accu[4]),
	.Z(accu_4[4])
);
defparam \accu_RNO[4] .INIT="0xDC10";
  LUT4 \accu_RNO[5]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[5]),
	.D(un10_accu[5]),
	.Z(accu_4[5])
);
defparam \accu_RNO[5] .INIT="0xDC10";
  LUT4 \accu_RNO[6]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[6]),
	.D(un10_accu[6]),
	.Z(accu_4[6])
);
defparam \accu_RNO[6] .INIT="0xDC10";
  LUT4 \accu_RNO[7]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[7]),
	.D(un10_accu[7]),
	.Z(accu_4[7])
);
defparam \accu_RNO[7] .INIT="0xDC10";
  LUT4 \accu_RNO[8]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[8]),
	.D(un10_accu[8]),
	.Z(accu_4[8])
);
defparam \accu_RNO[8] .INIT="0xDC10";
  LUT4 \accu_RNO[9]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[9]),
	.D(un10_accu[9]),
	.Z(accu_4[9])
);
defparam \accu_RNO[9] .INIT="0xDC10";
  LUT4 \accu_RNO[10]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[10]),
	.D(un10_accu[10]),
	.Z(accu_4[10])
);
defparam \accu_RNO[10] .INIT="0xDC10";
  LUT4 \accu_RNO[11]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[11]),
	.D(un10_accu[11]),
	.Z(accu_4[11])
);
defparam \accu_RNO[11] .INIT="0xDC10";
  LUT4 \accu_RNO[12]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[12]),
	.D(un10_accu[12]),
	.Z(accu_4[12])
);
defparam \accu_RNO[12] .INIT="0xDC10";
  LUT4 \accu_RNO[13]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[13]),
	.D(un10_accu[13]),
	.Z(accu_4[13])
);
defparam \accu_RNO[13] .INIT="0xDC10";
  LUT4 \accu_RNO[14]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[14]),
	.D(un10_accu[14]),
	.Z(accu_4[14])
);
defparam \accu_RNO[14] .INIT="0xDC10";
  LUT4 \accu_RNO[15]  (
	.A(accu_4_sn_m1_1),
	.B(N_945),
	.C(rdata[15]),
	.D(un10_accu[15]),
	.Z(accu_4[15])
);
defparam \accu_RNO[15] .INIT="0xDC10";
  LUT4 lcd_cmd_wr_RNO (
	.A(vsync_d[2]),
	.B(vsync_d[3]),
	.C(r_lcd_running),
	.D(GND),
	.Z(N_20_i)
);
defparam lcd_cmd_wr_RNO.INIT="0x0202";
  LUT4 o_lcd_mode_RNO_0 (
	.A(r_lcd_running),
	.B(vsync_d[3]),
	.C(vsync_d[2]),
	.D(GND),
	.Z(N_20)
);
defparam o_lcd_mode_RNO_0.INIT="0xEFEF";
  LUT4 de_d_RNIMJ2M1 (
	.A(vmask),
	.B(un6_blcnt),
	.C(de_d),
	.D(cam_de_p),
	.Z(N_651)
);
defparam de_d_RNIMJ2M1.INIT="0x0020";
  LUT4 hmask_RNO_1 (
	.A(pcnt[2]),
	.B(pcnt[6]),
	.C(GND),
	.D(GND),
	.Z(un1_hmask8_i_a2_0)
);
defparam hmask_RNO_1.INIT="0x1111";
  LUT4 wbcnt_lcd_1_cry_1_c_0_RNI7JKK (
	.A(rbcnt_lcd[0]),
	.B(wbcnt_lcd_1[1]),
	.C(GND),
	.D(GND),
	.Z(un4_c_we_lcd_0)
);
defparam wbcnt_lcd_1_cry_1_c_0_RNI7JKK.INIT="0x4444";
  LUT4 wbcnt_1_cry_1_c_0_RNI38K5 (
	.A(rbcnt[0]),
	.B(wbcnt_1[1]),
	.C(GND),
	.D(GND),
	.Z(un4_c_we_0)
);
defparam wbcnt_1_cry_1_c_0_RNI38K5.INIT="0x4444";
  LUT4 r_obj_flag_RNO_3 (
	.A(accu_mod[7]),
	.B(rd_pixel_bg[7]),
	.C(GND),
	.D(GND),
	.Z(un4_accu_mod_br_axb_7)
);
defparam r_obj_flag_RNO_3.INIT="0x9999";
  LUT4 \pcnt_RNITT2T_1[1]  (
	.A(lcnt[0]),
	.B(pcnt[1]),
	.C(GND),
	.D(GND),
	.Z(N_184)
);
defparam \pcnt_RNITT2T_1[1] .INIT="0x1111";
  LUT4 \pcnt_RNITT2T[1]  (
	.A(lcnt[0]),
	.B(pcnt[1]),
	.C(GND),
	.D(GND),
	.Z(N_183)
);
defparam \pcnt_RNITT2T[1] .INIT="0x8888";
  LUT4 vmask_RNO_1 (
	.A(lcnt[6]),
	.B(lcnt[8]),
	.C(GND),
	.D(GND),
	.Z(N_24_i)
);
defparam vmask_RNO_1.INIT="0x6666";
  LUT4 \vsync_d_RNI7A9M[2]  (
	.A(vsync_d[2]),
	.B(vsync_d[3]),
	.C(GND),
	.D(GND),
	.Z(frame_num_pclk7)
);
defparam \vsync_d_RNI7A9M[2] .INIT="0x2222";
  LUT4 \pcnt_RNID20V[5]  (
	.A(pcnt[5]),
	.B(pcnt[8]),
	.C(GND),
	.D(GND),
	.Z(N_182_3)
);
defparam \pcnt_RNID20V[5] .INIT="0x1111";
  LUT4 \vsync_d_RNO[0]  (
	.A(cam_vsync_c),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(cam_vsync_c_i)
);
defparam \vsync_d_RNO[0] .INIT="0x5555";
  LUT4 \pix_d2_RNIO2MJ[15]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[15]),
	.C(GND),
	.D(GND),
	.Z(w_pix_15)
);
defparam \pix_d2_RNIO2MJ[15] .INIT="0x4444";
  LUT4 \pix_d2_RNIM0MJ[13]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[13]),
	.C(GND),
	.D(GND),
	.Z(w_pix_13)
);
defparam \pix_d2_RNIM0MJ[13] .INIT="0x4444";
  LUT4 \pix_d2_RNIBF4G[9]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[9]),
	.C(GND),
	.D(GND),
	.Z(w_pix_9)
);
defparam \pix_d2_RNIBF4G[9] .INIT="0x4444";
  LUT4 \pix_d2_RNIAE4G[8]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[8]),
	.C(GND),
	.D(GND),
	.Z(w_pix_8)
);
defparam \pix_d2_RNIAE4G[8] .INIT="0x4444";
  LUT4 \pix_d2_RNI9D4G[7]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[7]),
	.C(GND),
	.D(GND),
	.Z(w_pix_7)
);
defparam \pix_d2_RNI9D4G[7] .INIT="0x4444";
  LUT4 \pix_d2_RNI8C4G[6]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[6]),
	.C(GND),
	.D(GND),
	.Z(w_pix_6)
);
defparam \pix_d2_RNI8C4G[6] .INIT="0x4444";
  LUT4 \pix_d2_RNI7B4G[5]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[5]),
	.C(GND),
	.D(GND),
	.Z(w_pix_5)
);
defparam \pix_d2_RNI7B4G[5] .INIT="0x4444";
  LUT4 \pix_d2_RNI6A4G[4]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[4]),
	.C(GND),
	.D(GND),
	.Z(w_pix_4)
);
defparam \pix_d2_RNI6A4G[4] .INIT="0x4444";
  LUT4 \pix_d2_RNI594G[3]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[3]),
	.C(GND),
	.D(GND),
	.Z(w_pix_3)
);
defparam \pix_d2_RNI594G[3] .INIT="0x4444";
  LUT4 \pix_d2_RNI484G[2]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[2]),
	.C(GND),
	.D(GND),
	.Z(w_pix_2)
);
defparam \pix_d2_RNI484G[2] .INIT="0x4444";
  LUT4 \pix_d2_RNI374G[1]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[1]),
	.C(GND),
	.D(GND),
	.Z(w_pix_1)
);
defparam \pix_d2_RNI374G[1] .INIT="0x4444";
  LUT4 \pix_d2_RNI264G[0]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[0]),
	.C(GND),
	.D(GND),
	.Z(w_pix_0)
);
defparam \pix_d2_RNI264G[0] .INIT="0x4444";
  LUT4 \o_waddr_RNO[0]  (
	.A(N_980),
	.B(o_we),
	.C(GND),
	.D(GND),
	.Z(o_waddr_3[0])
);
defparam \o_waddr_RNO[0] .INIT="0x4444";
  LUT4 \rd_addr_RNO[0]  (
	.A(N_935),
	.B(reading),
	.C(GND),
	.D(GND),
	.Z(rd_addr_3[0])
);
defparam \rd_addr_RNO[0] .INIT="0x4444";
  LUT4 de_d_RNI3O4F (
	.A(cam_de_p),
	.B(de_d),
	.C(GND),
	.D(GND),
	.Z(N_604)
);
defparam de_d_RNI3O4F.INIT="0x4444";
  LUT4 reading_RNO_0 (
	.A(do_d[0]),
	.B(do_d[1]),
	.C(GND),
	.D(GND),
	.Z(reading8)
);
defparam reading_RNO_0.INIT="0x2222";
  LUT4 \do_d_RNO[0]  (
	.A(safe_zone_clk),
	.B(w_init),
	.C(GND),
	.D(GND),
	.Z(do_d_2[0])
);
defparam \do_d_RNO[0] .INIT="0x8888";
  LUT4 o_rd_req_RNO_1 (
	.A(lcnt[1]),
	.B(lcnt[4]),
	.C(lcnt[6]),
	.D(lcnt[8]),
	.Z(un1_rd_rdy_pclk_0_a3_2)
);
defparam o_rd_req_RNO_1.INIT="0x0400";
  LUT4 o_we_RNO_0 (
	.A(rd_addr[4]),
	.B(rd_addr[5]),
	.C(rd_addr[6]),
	.D(rd_addr[7]),
	.Z(o_we8_7)
);
defparam o_we_RNO_0.INIT="0x0001";
  LUT4 o_we_RNO_2 (
	.A(rd_addr[1]),
	.B(rd_addr[2]),
	.C(rd_addr[3]),
	.D(rd_addr[10]),
	.Z(o_we8_6)
);
defparam o_we_RNO_2.INIT="0x0001";
  LUT4 \o_waddr_RNIB84S[13]  (
	.A(N_980),
	.B(o_waddr[13]),
	.C(o_waddr[14]),
	.D(o_waddr[15]),
	.Z(o_rd_done8_11)
);
defparam \o_waddr_RNIB84S[13] .INIT="0x0002";
  LUT4 \o_waddr_RNIB84S[9]  (
	.A(o_waddr[9]),
	.B(o_waddr[10]),
	.C(o_waddr[11]),
	.D(o_waddr[12]),
	.Z(o_rd_done8_10)
);
defparam \o_waddr_RNIB84S[9] .INIT="0x0002";
  LUT4 \o_waddr_RNI62OA[5]  (
	.A(o_waddr[5]),
	.B(o_waddr[6]),
	.C(o_waddr[7]),
	.D(o_waddr[8]),
	.Z(o_rd_done8_9)
);
defparam \o_waddr_RNI62OA[5] .INIT="0x8000";
  LUT4 \o_waddr_RNIMHNA[1]  (
	.A(o_waddr[1]),
	.B(o_waddr[2]),
	.C(o_waddr[3]),
	.D(o_waddr[4]),
	.Z(o_rd_done8_8)
);
defparam \o_waddr_RNIMHNA[1] .INIT="0x8000";
  LUT4 reading_RNO_1 (
	.A(rd_addr[4]),
	.B(rd_addr[5]),
	.C(rd_addr[6]),
	.D(rd_addr[7]),
	.Z(un1_rd_addr_1_7)
);
defparam reading_RNO_1.INIT="0x8000";
  LUT4 reading_RNO_3 (
	.A(rd_addr[1]),
	.B(rd_addr[2]),
	.C(rd_addr[3]),
	.D(rd_addr[9]),
	.Z(un1_rd_addr_1_6)
);
defparam reading_RNO_3.INIT="0x8000";
  LUT4 wbcnt_lcd_1_cry_3_c_0_RNIMEIA1 (
	.A(wbcnt_lcd_1[2]),
	.B(wbcnt_lcd_1[3]),
	.C(wbcnt_lcd_1[7]),
	.D(GND),
	.Z(un4_c_we_lcd_4)
);
defparam wbcnt_lcd_1_cry_3_c_0_RNIMEIA1.INIT="0x8080";
  LUT4 wbcnt_1_cry_1_c_0_RNIE2CH (
	.A(wbcnt_1[2]),
	.B(wbcnt_1[3]),
	.C(wbcnt_1[7]),
	.D(GND),
	.Z(un4_c_we_4)
);
defparam wbcnt_1_cry_1_c_0_RNIE2CH.INIT="0x8080";
  LUT4 \ro_waddr_RNI205J[2]  (
	.A(ro_waddr[2]),
	.B(ro_waddr[3]),
	.C(ro_waddr[4]),
	.D(ro_waddr[5]),
	.Z(un6_obj_det_update_6)
);
defparam \ro_waddr_RNI205J[2] .INIT="0x8000";
  LUT4 \ro_waddr_RNI645J[0]  (
	.A(ro_waddr[0]),
	.B(ro_waddr[1]),
	.C(ro_waddr[8]),
	.D(ro_waddr[9]),
	.Z(un6_obj_det_update_5)
);
defparam \ro_waddr_RNI645J[0] .INIT="0x8000";
  LUT4 vmask_lcd_RNO_0 (
	.A(lcnt[1]),
	.B(lcnt[4]),
	.C(lcnt[5]),
	.D(lcnt[6]),
	.Z(vmask_lcd9_0_a3_1_0)
);
defparam vmask_lcd_RNO_0.INIT="0x0010";
  LUT4 \bpcnt_RNIE0G11_0[0]  (
	.A(bpcnt[0]),
	.B(bpcnt[1]),
	.C(bpcnt[2]),
	.D(bpcnt[3]),
	.Z(un1_bpcnt_1_sqmuxa_0_a3_1)
);
defparam \bpcnt_RNIE0G11_0[0] .INIT="0x0200";
  LUT4 \blcnt_RNIUVSP_0[0]  (
	.A(blcnt[0]),
	.B(blcnt[1]),
	.C(blcnt[2]),
	.D(blcnt[3]),
	.Z(accu_4_sn_m1_1)
);
defparam \blcnt_RNIUVSP_0[0] .INIT="0x0001";
  LUT4 \blcnt_RNIUVSP[0]  (
	.A(blcnt[0]),
	.B(blcnt[1]),
	.C(blcnt[2]),
	.D(blcnt[3]),
	.Z(un6_blcnt)
);
defparam \blcnt_RNIUVSP[0] .INIT="0x0200";
  LUT4 \lcnt_RNISLCM1[2]  (
	.A(lcnt[0]),
	.B(lcnt[2]),
	.C(lcnt[3]),
	.D(lcnt[7]),
	.Z(N_180)
);
defparam \lcnt_RNISLCM1[2] .INIT="0x0001";
  LUT4 \bpcnt_RNIE0G11[0]  (
	.A(bpcnt[0]),
	.B(bpcnt[1]),
	.C(bpcnt[2]),
	.D(bpcnt[3]),
	.Z(N_157)
);
defparam \bpcnt_RNIE0G11[0] .INIT="0xFFFE";
  LUT4 hmask_RNIGKGQ (
	.A(hmask),
	.B(vmask),
	.C(vsync_d[3]),
	.D(GND),
	.Z(N_158)
);
defparam hmask_RNIGKGQ.INIT="0xF7F7";
  LUT4 \frame_num_pclk_RNO[0]  (
	.A(frame_num_pclk7),
	.B(w_strobe_req),
	.C(GND),
	.D(GND),
	.Z(N_25_i)
);
defparam \frame_num_pclk_RNO[0] .INIT="0x6666";
  LUT4 vmask_lcd_RNIKDCR (
	.A(hmask_lcd),
	.B(vmask_lcd),
	.C(vsync_d[3]),
	.D(GND),
	.Z(N_159_0)
);
defparam vmask_lcd_RNIKDCR.INIT="0xF7F7";
  LUT4 \vsync_d_RNIND9Q[3]  (
	.A(N_604),
	.B(vsync_d[3]),
	.C(GND),
	.D(GND),
	.Z(un1_o_width3_1_0)
);
defparam \vsync_d_RNIND9Q[3] .INIT="0x4444";
  LUT4 \pix_d2_RNIN1MJ[14]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[14]),
	.C(GND),
	.D(GND),
	.Z(pix_d2_i_m_i[14])
);
defparam \pix_d2_RNIN1MJ[14] .INIT="0xEEEE";
  LUT4 \pix_d2_RNILVLJ[12]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[12]),
	.C(GND),
	.D(GND),
	.Z(pix_d2_i_m_i[12])
);
defparam \pix_d2_RNILVLJ[12] .INIT="0xEEEE";
  LUT4 \pix_d2_RNIKULJ[11]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[11]),
	.C(GND),
	.D(GND),
	.Z(pix_d2_i_m_i[11])
);
defparam \pix_d2_RNIKULJ[11] .INIT="0xEEEE";
  LUT4 \pix_d2_RNIJTLJ[10]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[10]),
	.C(GND),
	.D(GND),
	.Z(pix_d2_i_m_i[10])
);
defparam \pix_d2_RNIJTLJ[10] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[3]  (
	.A(b_accu_lcd[6]),
	.B(b_accu_lcd[8]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[6])
);
defparam \pix_d_RNO[3] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[2]  (
	.A(b_accu_lcd[5]),
	.B(b_accu_lcd[8]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[5])
);
defparam \pix_d_RNO[2] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[1]  (
	.A(b_accu_lcd[4]),
	.B(b_accu_lcd[8]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[4])
);
defparam \pix_d_RNO[1] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[0]  (
	.A(b_accu_lcd[3]),
	.B(b_accu_lcd[8]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[3])
);
defparam \pix_d_RNO[0] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[4]  (
	.A(b_accu_lcd[7]),
	.B(b_accu_lcd[8]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[7])
);
defparam \pix_d_RNO[4] .INIT="0xEEEE";
  LUT4 frame_en_RNO (
	.A(frame_en_1z),
	.B(frame_num_pclk7),
	.C(r_lcd_running),
	.D(w_strobe_req),
	.Z(frame_en_0)
);
defparam frame_en_RNO.INIT="0x222E";
  LUT4 hmask_lcd_RNO_0 (
	.A(N_182_3),
	.B(pcnt[2]),
	.C(pcnt[6]),
	.D(pcnt[7]),
	.Z(hmask_lcd9_0_a2_2)
);
defparam hmask_lcd_RNO_0.INIT="0x0080";
  LUT4 hmask_RNO_0 (
	.A(N_182_3),
	.B(pcnt[7]),
	.C(pcnt[9]),
	.D(un1_hmask8_i_a2_0),
	.Z(un1_hmask8_i_a2_2)
);
defparam hmask_RNO_0.INIT="0x8200";
  LUT4 o_rd_req_RNO_0 (
	.A(lcnt[5]),
	.B(un1_rd_rdy_pclk_0_a3_2),
	.C(w_strobe_req),
	.D(GND),
	.Z(un1_rd_rdy_pclk_0_a3_3)
);
defparam o_rd_req_RNO_0.INIT="0x8080";
  LUT4 o_we_RNO_1 (
	.A(o_we8_6),
	.B(N_935),
	.C(rd_addr[8]),
	.D(rd_addr[9]),
	.Z(o_we8_8)
);
defparam o_we_RNO_1.INIT="0x0008";
  LUT4 vmask_RNO_0 (
	.A(N_24_i),
	.B(lcnt[1]),
	.C(lcnt[4]),
	.D(lcnt[5]),
	.Z(un1_vmask8_i_a3_2)
);
defparam vmask_RNO_0.INIT="0x0004";
  LUT4 reading_RNO_2 (
	.A(N_935),
	.B(rd_addr[8]),
	.C(rd_addr[10]),
	.D(un1_rd_addr_1_6),
	.Z(un1_rd_addr_1_8)
);
defparam reading_RNO_2.INIT="0x0800";
  LUT4 wbcnt_lcd_1_cry_3_c_0_RNIK5NP1 (
	.A(un4_c_we_lcd_0),
	.B(wbcnt_lcd_1[4]),
	.C(wbcnt_lcd_1[5]),
	.D(wbcnt_lcd_1[6]),
	.Z(un4_c_we_lcd_5)
);
defparam wbcnt_lcd_1_cry_3_c_0_RNIK5NP1.INIT="0x8000";
  LUT4 wbcnt_1_cry_5_c_0_RNIQODJ (
	.A(un4_c_we_0),
	.B(wbcnt_1[4]),
	.C(wbcnt_1[5]),
	.D(wbcnt_1[6]),
	.Z(un4_c_we_5)
);
defparam wbcnt_1_cry_5_c_0_RNIQODJ.INIT="0x8000";
  LUT4 \pcnt_RNI8IVT1[3]  (
	.A(N_945),
	.B(pcnt[1]),
	.C(pcnt[3]),
	.D(pcnt[4]),
	.Z(N_182_5)
);
defparam \pcnt_RNI8IVT1[3] .INIT="0x0008";
  LUT4 \pcnt_RNITT2T_0[1]  (
	.A(lcnt[0]),
	.B(pcnt[1]),
	.C(GND),
	.D(GND),
	.Z(g_l_0_i)
);
defparam \pcnt_RNITT2T_0[1] .INIT="0x6666";
  LUT4 bpcnt_lcd_RNI08JL1_cZ (
	.A(N_159_0),
	.B(bpcnt_lcd),
	.C(N_945),
	.D(GND),
	.Z(bpcnt_lcd_RNI08JL1)
);
defparam bpcnt_lcd_RNI08JL1_cZ.INIT="0xBABA";
  LUT4 \pix_wr_d_RNIA79J[2]  (
	.A(frame_en_1z),
	.B(lcd_cmd_wr_1z),
	.C(pix_wr_d_0),
	.D(GND),
	.Z(o_pix_we_0_i)
);
defparam \pix_wr_d_RNIA79J[2] .INIT="0xECEC";
  LUT4 vmask_lcd_RNICIEA1 (
	.A(bpcnt_lcd),
	.B(hmask_lcd),
	.C(N_945),
	.D(vmask_lcd),
	.Z(un1_r_accu_lcd15_0_i)
);
defparam vmask_lcd_RNICIEA1.INIT="0xC400";
  LUT4 \o_waddr_RNII4OD2[1]  (
	.A(o_rd_done8_8),
	.B(o_rd_done8_9),
	.C(o_rd_done8_10),
	.D(o_rd_done8_11),
	.Z(o_rd_done8)
);
defparam \o_waddr_RNII4OD2[1] .INIT="0x8000";
  LUT4 \ro_waddr_RNIFQSF1_cZ[6]  (
	.A(ro_waddr[6]),
	.B(ro_waddr[7]),
	.C(un6_obj_det_update_5),
	.D(un6_obj_det_update_6),
	.Z(ro_waddr_RNIFQSF1[6])
);
defparam \ro_waddr_RNIFQSF1_cZ[6] .INIT="0x8000";
  LUT4 \pcnt_RNIEFGB2[0]  (
	.A(N_157),
	.B(N_158),
	.C(N_945),
	.D(GND),
	.Z(N_15)
);
defparam \pcnt_RNIEFGB2[0] .INIT="0xDCDC";
  LUT4 o_lcd_mode_RNO (
	.A(N_20),
	.B(lcd_running_d[0]),
	.C(lcd_running_d[1]),
	.D(w_lcd_mode),
	.Z(o_lcd_mode)
);
defparam o_lcd_mode_RNO.INIT="0xAA20";
  LUT4 bpcnt_lcd_RNO (
	.A(N_159_0),
	.B(bpcnt_lcd),
	.C(N_945),
	.D(GND),
	.Z(bpcnt_lcd_0)
);
defparam bpcnt_lcd_RNO.INIT="0x1414";
  LUT4 vmask_lcd_RNO (
	.A(N_180),
	.B(lcnt[8]),
	.C(vmask_lcd),
	.D(vmask_lcd9_0_a3_1_0),
	.Z(vmask_lcd_0)
);
defparam vmask_lcd_RNO.INIT="0x72F0";
  LUT4 bpcnt_lcd_RNIMEGU3 (
	.A(bpcnt_lcd),
	.B(N_945),
	.C(un4_c_we_lcd_4),
	.D(un4_c_we_lcd_5),
	.Z(c_we_lcd)
);
defparam bpcnt_lcd_RNIMEGU3.INIT="0x0111";
  LUT4 \pcnt_RNI6MPL2[0]  (
	.A(N_157),
	.B(N_945),
	.C(un4_c_we_4),
	.D(un4_c_we_5),
	.Z(c_we)
);
defparam \pcnt_RNI6MPL2[0] .INIT="0x0111";
  LUT4 hmask_RNIQPB02 (
	.A(N_157),
	.B(hmask),
	.C(N_945),
	.D(vmask),
	.Z(un1_accu16_0_i)
);
defparam hmask_RNIQPB02.INIT="0xC400";
  LUT4 vmask_RNO (
	.A(N_180),
	.B(lcnt[8]),
	.C(un1_vmask8_i_a3_2),
	.D(vmask),
	.Z(vmask_0)
);
defparam vmask_RNO.INIT="0x7F20";
  LUT4 hmask_RNO (
	.A(N_182_5),
	.B(hmask),
	.C(pcnt[9]),
	.D(un1_hmask8_i_a2_2),
	.Z(hmask_0)
);
defparam hmask_RNO.INIT="0x4ECC";
  LUT4 hmask_lcd_RNO (
	.A(N_182_5),
	.B(hmask_lcd),
	.C(hmask_lcd9_0_a2_2),
	.D(pcnt[9]),
	.Z(hmask_lcd_0)
);
defparam hmask_lcd_RNO.INIT="0x4CEC";
  LUT4 \pcnt_RNIEFGB2_0[0]  (
	.A(N_158),
	.B(N_945),
	.C(un1_bpcnt_1_sqmuxa_0_a3_1),
	.D(GND),
	.Z(N_155_i)
);
defparam \pcnt_RNIEFGB2_0[0] .INIT="0x0404";
  LUT4 \pix_wr_d_RNO[0]  (
	.A(c_we_lcd),
	.B(lcnt[0]),
	.C(GND),
	.D(GND),
	.Z(pix_wr_lcd)
);
defparam \pix_wr_d_RNO[0] .INIT="0x8888";
  LUT4 o_rd_done_RNO (
	.A(o_rd_done8),
	.B(w_init),
	.C(w_rd_done),
	.D(GND),
	.Z(o_rd_done)
);
defparam o_rd_done_RNO.INIT="0xEAEA";
  LUT4 o_we_RNO (
	.A(o_rd_done8),
	.B(o_we),
	.C(o_we8_7),
	.D(o_we8_8),
	.Z(o_we_0)
);
defparam o_we_RNO.INIT="0xF444";
  LUT4 reading_RNO (
	.A(reading),
	.B(reading8),
	.C(un1_rd_addr_1_7),
	.D(un1_rd_addr_1_8),
	.Z(reading_0)
);
defparam reading_RNO.INIT="0xCEEE";
  LUT4 o_rd_req_RNO (
	.A(N_180),
	.B(o_rd_req),
	.C(rd_done_pclk),
	.D(un1_rd_rdy_pclk_0_a3_3),
	.Z(o_rd_req_0)
);
defparam o_rd_req_RNO.INIT="0x0E0C";
  LUT4 obj_det_update_RNO (
	.A(c_we),
	.B(un6_blcnt),
	.C(ro_waddr_RNIFQSF1[6]),
	.D(w_strobe_req),
	.Z(obj_det_update_2)
);
defparam obj_det_update_RNO.INIT="0x8000";
  LUT4 \frame_num_pclk_RNI2C4S3_cZ[0]  (
	.A(c_we),
	.B(un6_blcnt),
	.C(w_strobe_req),
	.D(GND),
	.Z(frame_num_pclk_RNI2C4S3[0])
);
defparam \frame_num_pclk_RNI2C4S3_cZ[0] .INIT="0x0808";
  LUT4 \ro_waddr_RNIQQSL5_cZ[6]  (
	.A(c_we),
	.B(frame_num_pclk7),
	.C(un6_blcnt),
	.D(ro_waddr_RNIFQSF1[6]),
	.Z(ro_waddr_RNIQQSL5[6])
);
defparam \ro_waddr_RNIQQSL5_cZ[6] .INIT="0xCCEC";
// @56:527
  CCU2_B un1_accu_mod_br_cry_7_c_0 (
	.CIN(un1_accu_mod_br_cry_6),
	.A0(GND),
	.A1(c_we),
	.B0(accu_mod[7]),
	.B1(w_strobe_req),
	.C0(rd_pixel_bg_i[7]),
	.C1(un6_blcnt),
	.COUT(un1_accu_mod_br_cry_7_c_0_COUT),
	.S0(un1_accu_mod_br_cry_7_c_0_S0),
	.S1(un1_frame_num_pclk7_i_a3_1)
);
defparam un1_accu_mod_br_cry_7_c_0.INIT0="0xC33C";
defparam un1_accu_mod_br_cry_7_c_0.INIT1="0x8000";
// @56:527
  CCU2_B un1_accu_mod_br_cry_5_c_0 (
	.CIN(un1_accu_mod_br_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(accu_mod[5]),
	.B1(accu_mod[6]),
	.C0(rd_pixel_bg_i[5]),
	.C1(rd_pixel_bg_i[6]),
	.COUT(un1_accu_mod_br_cry_6),
	.S0(un1_accu_mod_br_cry_5_c_0_S0),
	.S1(un1_accu_mod_br_cry_5_c_0_S1)
);
defparam un1_accu_mod_br_cry_5_c_0.INIT0="0xC33C";
defparam un1_accu_mod_br_cry_5_c_0.INIT1="0xC33C";
// @56:527
  CCU2_B un1_accu_mod_br_cry_3_c_0 (
	.CIN(un1_accu_mod_br_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(accu_mod[3]),
	.B1(accu_mod[4]),
	.C0(rd_pixel_bg_i[3]),
	.C1(rd_pixel_bg_i[4]),
	.COUT(un1_accu_mod_br_cry_4),
	.S0(un1_accu_mod_br_cry_3_c_0_S0),
	.S1(un1_accu_mod_br_cry_3_c_0_S1)
);
defparam un1_accu_mod_br_cry_3_c_0.INIT0="0xC33C";
defparam un1_accu_mod_br_cry_3_c_0.INIT1="0xC33C";
// @56:527
  CCU2_B un1_accu_mod_br_cry_1_c_0 (
	.CIN(un1_accu_mod_br_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(accu_mod[1]),
	.B1(accu_mod[2]),
	.C0(rd_pixel_bg_i[1]),
	.C1(rd_pixel_bg_i[2]),
	.COUT(un1_accu_mod_br_cry_2),
	.S0(un1_accu_mod_br_cry_1_c_0_S0),
	.S1(un1_accu_mod_br_cry_1_c_0_S1)
);
defparam un1_accu_mod_br_cry_1_c_0.INIT0="0xC33C";
defparam un1_accu_mod_br_cry_1_c_0.INIT1="0xC33C";
// @56:527
  CCU2_B un1_accu_mod_br_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(accu_mod[0]),
	.C0(GND),
	.C1(rd_pixel_bg_i[0]),
	.COUT(un1_accu_mod_br_cry_0),
	.S0(N_4),
	.S1(un1_accu_mod_br_cry_0_c_0_S1)
);
defparam un1_accu_mod_br_cry_0_c_0.INIT0="0xC33C";
defparam un1_accu_mod_br_cry_0_c_0.INIT1="0xC33C";
  CCU2_B r_obj_flag_RNO_1 (
	.CIN(un4_accu_mod_br_cry_6),
	.A0(un4_accu_mod_br_axb_7),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_34),
	.S0(N_593),
	.S1(N_35)
);
defparam r_obj_flag_RNO_1.INIT0="0x55AA";
defparam r_obj_flag_RNO_1.INIT1="0xC33C";
// @56:527
  CCU2_B un4_accu_mod_br_cry_5_c_0 (
	.CIN(un4_accu_mod_br_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(rd_pixel_bg_i[5]),
	.B1(rd_pixel_bg_i[6]),
	.C0(accu_mod[5]),
	.C1(accu_mod[6]),
	.COUT(un4_accu_mod_br_cry_6),
	.S0(N_591),
	.S1(N_592)
);
defparam un4_accu_mod_br_cry_5_c_0.INIT0="0xC33C";
defparam un4_accu_mod_br_cry_5_c_0.INIT1="0xC33C";
// @56:527
  CCU2_B un4_accu_mod_br_cry_3_c_0 (
	.CIN(un4_accu_mod_br_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(rd_pixel_bg_i[3]),
	.B1(rd_pixel_bg_i[4]),
	.C0(accu_mod[3]),
	.C1(accu_mod[4]),
	.COUT(un4_accu_mod_br_cry_4),
	.S0(N_589),
	.S1(N_590)
);
defparam un4_accu_mod_br_cry_3_c_0.INIT0="0xC33C";
defparam un4_accu_mod_br_cry_3_c_0.INIT1="0xC33C";
// @56:527
  CCU2_B un4_accu_mod_br_cry_1_c_0 (
	.CIN(un4_accu_mod_br_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(rd_pixel_bg_i[1]),
	.B1(rd_pixel_bg_i[2]),
	.C0(accu_mod[1]),
	.C1(accu_mod[2]),
	.COUT(un4_accu_mod_br_cry_2),
	.S0(N_587),
	.S1(N_588)
);
defparam un4_accu_mod_br_cry_1_c_0.INIT0="0xC33C";
defparam un4_accu_mod_br_cry_1_c_0.INIT1="0xC33C";
// @56:527
  CCU2_B un4_accu_mod_br_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(accu_mod[0]),
	.C0(VCC),
	.C1(rd_pixel_bg_i[0]),
	.COUT(un4_accu_mod_br_cry_0),
	.S0(N_37),
	.S1(un4_accu_mod_br_cry_0_c_0_S1)
);
defparam un4_accu_mod_br_cry_0_c_0.INIT0="0xC33C";
defparam un4_accu_mod_br_cry_0_c_0.INIT1="0xC33C";
  CCU2_B wbcnt_lcd_1_cry_5_c_0_RNIIADL (
	.CIN(wbcnt_lcd_1_cry_6),
	.A0(rbcnt_lcd[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_38),
	.S0(wbcnt_lcd_1[7]),
	.S1(N_40)
);
defparam wbcnt_lcd_1_cry_5_c_0_RNIIADL.INIT0="0xAA55";
defparam wbcnt_lcd_1_cry_5_c_0_RNIIADL.INIT1="0xC33C";
// @56:272
  CCU2_B wbcnt_lcd_1_cry_5_c_0 (
	.CIN(wbcnt_lcd_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(rbcnt_lcd[5]),
	.B1(rbcnt_lcd[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(wbcnt_lcd_1_cry_6),
	.S0(wbcnt_lcd_1[5]),
	.S1(wbcnt_lcd_1[6])
);
defparam wbcnt_lcd_1_cry_5_c_0.INIT0="0xC33C";
defparam wbcnt_lcd_1_cry_5_c_0.INIT1="0xC33C";
// @56:272
  CCU2_B wbcnt_lcd_1_cry_3_c_0 (
	.CIN(wbcnt_lcd_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(rbcnt_lcd[3]),
	.B1(rbcnt_lcd[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(wbcnt_lcd_1_cry_4),
	.S0(wbcnt_lcd_1[3]),
	.S1(wbcnt_lcd_1[4])
);
defparam wbcnt_lcd_1_cry_3_c_0.INIT0="0xC33C";
defparam wbcnt_lcd_1_cry_3_c_0.INIT1="0xC33C";
// @56:272
  CCU2_B wbcnt_lcd_1_cry_1_c_0 (
	.CIN(wbcnt_lcd_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(rbcnt_lcd[1]),
	.B1(rbcnt_lcd[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(wbcnt_lcd_1_cry_2),
	.S0(wbcnt_lcd_1[1]),
	.S1(wbcnt_lcd_1[2])
);
defparam wbcnt_lcd_1_cry_1_c_0.INIT0="0xC33C";
defparam wbcnt_lcd_1_cry_1_c_0.INIT1="0xC33C";
// @56:272
  CCU2_B wbcnt_lcd_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(rbcnt_lcd[0]),
	.C0(GND),
	.C1(VCC),
	.COUT(wbcnt_lcd_1_cry_0),
	.S0(N_41),
	.S1(wbcnt_lcd_1[0])
);
defparam wbcnt_lcd_1_cry_0_c_0.INIT0="0xC33C";
defparam wbcnt_lcd_1_cry_0_c_0.INIT1="0xC33C";
// @56:199
  CCU2_B un1_lcnt_1_cry_7_c_0 (
	.CIN(un1_lcnt_1_cry_6),
	.A0(GND),
	.A1(lcnt[8]),
	.B0(lcnt[7]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_7_c_0_COUT),
	.S0(un1_lcnt_1_cry_7_c_0_S0),
	.S1(un1_lcnt_1_cry_7_c_0_S1)
);
defparam un1_lcnt_1_cry_7_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_7_c_0.INIT1="0x55AA";
// @56:199
  CCU2_B un1_lcnt_1_cry_5_c_0 (
	.CIN(un1_lcnt_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(lcnt[5]),
	.B1(lcnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_6),
	.S0(un1_lcnt_1_cry_5_c_0_S0),
	.S1(un1_lcnt_1_cry_5_c_0_S1)
);
defparam un1_lcnt_1_cry_5_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_5_c_0.INIT1="0x9966";
// @56:199
  CCU2_B un1_lcnt_1_cry_3_c_0 (
	.CIN(un1_lcnt_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(lcnt[3]),
	.B1(lcnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_4),
	.S0(un1_lcnt_1_cry_3_c_0_S0),
	.S1(un1_lcnt_1_cry_3_c_0_S1)
);
defparam un1_lcnt_1_cry_3_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_3_c_0.INIT1="0x9966";
// @56:199
  CCU2_B un1_lcnt_1_cry_1_c_0 (
	.CIN(un1_lcnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(lcnt[1]),
	.B1(lcnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_2),
	.S0(un1_lcnt_1_cry_1_c_0_S0),
	.S1(un1_lcnt_1_cry_1_c_0_S1)
);
defparam un1_lcnt_1_cry_1_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_1_c_0.INIT1="0x9966";
// @56:199
  CCU2_B un1_lcnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_604),
	.B1(lcnt[0]),
	.C0(N_604),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_0),
	.S0(N_43),
	.S1(un1_lcnt_1_cry_0_c_0_S1)
);
defparam un1_lcnt_1_cry_0_c_0.INIT0="0xC33C";
defparam un1_lcnt_1_cry_0_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_14_c_0 (
	.CIN(un2_o_waddr_1_cry_13),
	.A0(GND),
	.A1(o_waddr[15]),
	.B0(o_waddr[14]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_14_c_0_COUT),
	.S0(un2_o_waddr_1_cry_14_c_0_S0),
	.S1(un2_o_waddr_1_cry_14_c_0_S1)
);
defparam un2_o_waddr_1_cry_14_c_0.INIT0="0x9966";
defparam un2_o_waddr_1_cry_14_c_0.INIT1="0x55AA";
// @56:652
  CCU2_B un2_o_waddr_1_cry_12_c_0 (
	.CIN(un2_o_waddr_1_cry_11),
	.A0(GND),
	.A1(GND),
	.B0(o_waddr[12]),
	.B1(o_waddr[13]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_13),
	.S0(un2_o_waddr_1_cry_12_c_0_S0),
	.S1(un2_o_waddr_1_cry_12_c_0_S1)
);
defparam un2_o_waddr_1_cry_12_c_0.INIT0="0x9966";
defparam un2_o_waddr_1_cry_12_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_10_c_0 (
	.CIN(un2_o_waddr_1_cry_9),
	.A0(o_we),
	.A1(GND),
	.B0(o_waddr[10]),
	.B1(o_waddr[11]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_11),
	.S0(o_waddr_3[10]),
	.S1(un2_o_waddr_1_cry_10_c_0_S1)
);
defparam un2_o_waddr_1_cry_10_c_0.INIT0="0x2288";
defparam un2_o_waddr_1_cry_10_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_8_c_0 (
	.CIN(un2_o_waddr_1_cry_7),
	.A0(GND),
	.A1(GND),
	.B0(o_waddr[8]),
	.B1(o_waddr[9]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_9),
	.S0(un2_o_waddr_1_cry_8_c_0_S0),
	.S1(un2_o_waddr_1_cry_8_c_0_S1)
);
defparam un2_o_waddr_1_cry_8_c_0.INIT0="0x9966";
defparam un2_o_waddr_1_cry_8_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_6_c_0 (
	.CIN(un2_o_waddr_1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(o_waddr[6]),
	.B1(o_waddr[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_7),
	.S0(un2_o_waddr_1_cry_6_c_0_S0),
	.S1(un2_o_waddr_1_cry_6_c_0_S1)
);
defparam un2_o_waddr_1_cry_6_c_0.INIT0="0x9966";
defparam un2_o_waddr_1_cry_6_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_4_c_0 (
	.CIN(un2_o_waddr_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(o_waddr[4]),
	.B1(o_waddr[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_5),
	.S0(un2_o_waddr_1_cry_4_c_0_S0),
	.S1(un2_o_waddr_1_cry_4_c_0_S1)
);
defparam un2_o_waddr_1_cry_4_c_0.INIT0="0x9966";
defparam un2_o_waddr_1_cry_4_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_2_c_0 (
	.CIN(un2_o_waddr_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(o_waddr[2]),
	.B1(o_waddr[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_3),
	.S0(un2_o_waddr_1_cry_2_c_0_S0),
	.S1(un2_o_waddr_1_cry_2_c_0_S1)
);
defparam un2_o_waddr_1_cry_2_c_0.INIT0="0x9966";
defparam un2_o_waddr_1_cry_2_c_0.INIT1="0x9966";
// @56:652
  CCU2_B un2_o_waddr_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_980),
	.B1(o_waddr[1]),
	.C0(N_980),
	.C1(GND),
	.COUT(un2_o_waddr_1_cry_1),
	.S0(N_44),
	.S1(un2_o_waddr_1_cry_1_c_0_S1)
);
defparam un2_o_waddr_1_cry_1_c_0.INIT0="0xC33C";
defparam un2_o_waddr_1_cry_1_c_0.INIT1="0x9966";
  CCU2_B \r_accu_lcd_RNO_0[9]  (
	.CIN(un9_r_accu_lcd_cry_8),
	.A0(r_accu_lcd[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_46),
	.S0(un9_r_accu_lcd[9]),
	.S1(N_47)
);
defparam \r_accu_lcd_RNO_0[9] .INIT0="0x55AA";
defparam \r_accu_lcd_RNO_0[9] .INIT1="0xC33C";
// @56:358
  CCU2_B un9_r_accu_lcd_cry_7_0_c_0 (
	.CIN(un9_r_accu_lcd_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(r_accu_lcd[7]),
	.B1(r_accu_lcd[8]),
	.C0(un9_r_accu_lcd_cry_7_0_c_0_RNO),
	.C1(GND),
	.COUT(un9_r_accu_lcd_cry_8),
	.S0(un9_r_accu_lcd[7]),
	.S1(un9_r_accu_lcd[8])
);
defparam un9_r_accu_lcd_cry_7_0_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_7_0_c_0.INIT1="0x9966";
// @56:358
  CCU2_B un9_r_accu_lcd_cry_5_0_c_0 (
	.CIN(un9_r_accu_lcd_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(r_accu_lcd[5]),
	.B1(r_accu_lcd[6]),
	.C0(un9_r_accu_lcd_cry_5_0_c_0_RNO),
	.C1(un9_r_accu_lcd_cry_5_0_c_0_RNO_0),
	.COUT(un9_r_accu_lcd_cry_6),
	.S0(un9_r_accu_lcd[5]),
	.S1(un9_r_accu_lcd[6])
);
defparam un9_r_accu_lcd_cry_5_0_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_5_0_c_0.INIT1="0xC33C";
// @56:358
  CCU2_B un9_r_accu_lcd_cry_3_0_c_0 (
	.CIN(un9_r_accu_lcd_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(r_accu_lcd[3]),
	.B1(r_accu_lcd[4]),
	.C0(un9_r_accu_lcd_cry_3_0_c_0_RNO),
	.C1(un9_r_accu_lcd_cry_3_0_c_0_RNO_0),
	.COUT(un9_r_accu_lcd_cry_4),
	.S0(un9_r_accu_lcd[3]),
	.S1(un9_r_accu_lcd[4])
);
defparam un9_r_accu_lcd_cry_3_0_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_3_0_c_0.INIT1="0xC33C";
// @56:358
  CCU2_B un9_r_accu_lcd_cry_1_0_c_0 (
	.CIN(un9_r_accu_lcd_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(r_accu_lcd[1]),
	.B1(r_accu_lcd[2]),
	.C0(un9_r_accu_lcd_cry_1_0_c_0_RNO),
	.C1(un9_r_accu_lcd_cry_1_0_c_0_RNO_0),
	.COUT(un9_r_accu_lcd_cry_2),
	.S0(un9_r_accu_lcd[1]),
	.S1(un9_r_accu_lcd[2])
);
defparam un9_r_accu_lcd_cry_1_0_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_1_0_c_0.INIT1="0xC33C";
// @56:358
  CCU2_B un9_r_accu_lcd_cry_0_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(r_accu_lcd[0]),
	.C0(GND),
	.C1(un9_r_accu_lcd_cry_0_0_c_0_RNO),
	.COUT(un9_r_accu_lcd_cry_0),
	.S0(N_49),
	.S1(un9_r_accu_lcd[0])
);
defparam un9_r_accu_lcd_cry_0_0_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_0_0_c_0.INIT1="0xC33C";
  CCU2_B \blcnt_RNO_0[3]  (
	.CIN(un1_blcnt_cry_2),
	.A0(blcnt[3]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_50),
	.S0(N_650),
	.S1(N_52)
);
defparam \blcnt_RNO_0[3] .INIT0="0x55AA";
defparam \blcnt_RNO_0[3] .INIT1="0xC33C";
// @56:249
  CCU2_B un1_blcnt_cry_1_c_0 (
	.CIN(un1_blcnt_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(blcnt[1]),
	.B1(blcnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_blcnt_cry_2),
	.S0(N_648),
	.S1(N_649)
);
defparam un1_blcnt_cry_1_c_0.INIT0="0x9966";
defparam un1_blcnt_cry_1_c_0.INIT1="0x9966";
// @56:249
  CCU2_B un1_blcnt_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_651),
	.B1(blcnt[0]),
	.C0(N_651),
	.C1(GND),
	.COUT(un1_blcnt_cry_0),
	.S0(N_53),
	.S1(N_647)
);
defparam un1_blcnt_cry_0_c_0.INIT0="0xC33C";
defparam un1_blcnt_cry_0_c_0.INIT1="0x9966";
  CCU2_B \bpcnt_RNO_0[3]  (
	.CIN(un1_bpcnt_cry_2),
	.A0(bpcnt[3]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_55),
	.S0(N_655),
	.S1(N_56)
);
defparam \bpcnt_RNO_0[3] .INIT0="0x55AA";
defparam \bpcnt_RNO_0[3] .INIT1="0xC33C";
// @56:227
  CCU2_B un1_bpcnt_cry_1_c_0 (
	.CIN(un1_bpcnt_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(bpcnt[1]),
	.B1(bpcnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_bpcnt_cry_2),
	.S0(N_653),
	.S1(N_654)
);
defparam un1_bpcnt_cry_1_c_0.INIT0="0x9966";
defparam un1_bpcnt_cry_1_c_0.INIT1="0x9966";
// @56:227
  CCU2_B un1_bpcnt_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_155_i),
	.B1(bpcnt[0]),
	.C0(N_155_i),
	.C1(GND),
	.COUT(un1_bpcnt_cry_0),
	.S0(N_58),
	.S1(N_652)
);
defparam un1_bpcnt_cry_0_c_0.INIT0="0xC33C";
defparam un1_bpcnt_cry_0_c_0.INIT1="0x9966";
  CCU2_B \b_accu_lcd_RNO_0[9]  (
	.CIN(un9_b_accu_lcd_cry_8),
	.A0(b_accu_lcd[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_59),
	.S0(un9_b_accu_lcd[9]),
	.S1(N_61)
);
defparam \b_accu_lcd_RNO_0[9] .INIT0="0x55AA";
defparam \b_accu_lcd_RNO_0[9] .INIT1="0xC33C";
// @56:360
  CCU2_B un9_b_accu_lcd_cry_7_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[7]),
	.B1(b_accu_lcd[8]),
	.C0(un9_b_accu_lcd_cry_7_0_c_0_RNO),
	.C1(GND),
	.COUT(un9_b_accu_lcd_cry_8),
	.S0(un9_b_accu_lcd[7]),
	.S1(un9_b_accu_lcd[8])
);
defparam un9_b_accu_lcd_cry_7_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_7_0_c_0.INIT1="0x9966";
// @56:360
  CCU2_B un9_b_accu_lcd_cry_5_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[5]),
	.B1(b_accu_lcd[6]),
	.C0(un9_b_accu_lcd_cry_5_0_c_0_RNO),
	.C1(un9_b_accu_lcd_cry_5_0_c_0_RNO_0),
	.COUT(un9_b_accu_lcd_cry_6),
	.S0(un9_b_accu_lcd[5]),
	.S1(un9_b_accu_lcd[6])
);
defparam un9_b_accu_lcd_cry_5_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_5_0_c_0.INIT1="0xC33C";
// @56:360
  CCU2_B un9_b_accu_lcd_cry_3_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[3]),
	.B1(b_accu_lcd[4]),
	.C0(un9_b_accu_lcd_cry_3_0_c_0_RNO),
	.C1(un9_b_accu_lcd_cry_3_0_c_0_RNO_0),
	.COUT(un9_b_accu_lcd_cry_4),
	.S0(un9_b_accu_lcd[3]),
	.S1(un9_b_accu_lcd[4])
);
defparam un9_b_accu_lcd_cry_3_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_3_0_c_0.INIT1="0xC33C";
// @56:360
  CCU2_B un9_b_accu_lcd_cry_1_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[1]),
	.B1(b_accu_lcd[2]),
	.C0(un9_b_accu_lcd_cry_1_0_c_0_RNO),
	.C1(un9_b_accu_lcd_cry_1_0_c_0_RNO_0),
	.COUT(un9_b_accu_lcd_cry_2),
	.S0(un9_b_accu_lcd[1]),
	.S1(un9_b_accu_lcd[2])
);
defparam un9_b_accu_lcd_cry_1_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_1_0_c_0.INIT1="0xC33C";
// @56:360
  CCU2_B un9_b_accu_lcd_cry_0_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(b_accu_lcd[0]),
	.C0(GND),
	.C1(un9_b_accu_lcd_cry_0_0_c_0_RNO),
	.COUT(un9_b_accu_lcd_cry_0),
	.S0(N_62),
	.S1(un9_b_accu_lcd[0])
);
defparam un9_b_accu_lcd_cry_0_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_0_0_c_0.INIT1="0xC33C";
// @56:359
  CCU2_B un9_g_accu_lcd_cry_9_c_0 (
	.CIN(un9_g_accu_lcd_cry_8),
	.A0(GND),
	.A1(g_accu_lcd[10]),
	.B0(g_accu_lcd[9]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un9_g_accu_lcd_cry_9_c_0_COUT),
	.S0(un9_g_accu_lcd[9]),
	.S1(un9_g_accu_lcd[10])
);
defparam un9_g_accu_lcd_cry_9_c_0.INIT0="0x9966";
defparam un9_g_accu_lcd_cry_9_c_0.INIT1="0x55AA";
// @56:359
  CCU2_B un9_g_accu_lcd_cry_7_0_c_0 (
	.CIN(un9_g_accu_lcd_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(g_accu_lcd[7]),
	.B1(g_accu_lcd[8]),
	.C0(un9_g_accu_lcd_cry_7_0_c_0_RNO),
	.C1(GND),
	.COUT(un9_g_accu_lcd_cry_8),
	.S0(un9_g_accu_lcd[7]),
	.S1(un9_g_accu_lcd[8])
);
defparam un9_g_accu_lcd_cry_7_0_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_7_0_c_0.INIT1="0x9966";
// @56:359
  CCU2_B un9_g_accu_lcd_cry_5_0_c_0 (
	.CIN(un9_g_accu_lcd_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(g_accu_lcd[5]),
	.B1(g_accu_lcd[6]),
	.C0(un9_g_accu_lcd_cry_5_0_c_0_RNO),
	.C1(un9_g_accu_lcd_cry_5_0_c_0_RNO_0),
	.COUT(un9_g_accu_lcd_cry_6),
	.S0(un9_g_accu_lcd[5]),
	.S1(un9_g_accu_lcd[6])
);
defparam un9_g_accu_lcd_cry_5_0_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_5_0_c_0.INIT1="0xC33C";
// @56:359
  CCU2_B un9_g_accu_lcd_cry_3_0_c_0 (
	.CIN(un9_g_accu_lcd_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(g_accu_lcd[3]),
	.B1(g_accu_lcd[4]),
	.C0(un9_g_accu_lcd_cry_3_0_c_0_RNO),
	.C1(un9_g_accu_lcd_cry_3_0_c_0_RNO_0),
	.COUT(un9_g_accu_lcd_cry_4),
	.S0(un9_g_accu_lcd[3]),
	.S1(un9_g_accu_lcd[4])
);
defparam un9_g_accu_lcd_cry_3_0_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_3_0_c_0.INIT1="0xC33C";
// @56:359
  CCU2_B un9_g_accu_lcd_cry_1_0_c_0 (
	.CIN(un9_g_accu_lcd_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(g_accu_lcd[1]),
	.B1(g_accu_lcd[2]),
	.C0(un9_g_accu_lcd_cry_1_0_c_0_RNO),
	.C1(un9_g_accu_lcd_cry_1_0_c_0_RNO_0),
	.COUT(un9_g_accu_lcd_cry_2),
	.S0(un9_g_accu_lcd[1]),
	.S1(un9_g_accu_lcd[2])
);
defparam un9_g_accu_lcd_cry_1_0_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_1_0_c_0.INIT1="0xC33C";
// @56:359
  CCU2_B un9_g_accu_lcd_cry_0_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(g_accu_lcd[0]),
	.C0(GND),
	.C1(un9_g_accu_lcd_cry_0_0_c_0_RNO),
	.COUT(un9_g_accu_lcd_cry_0),
	.S0(N_63),
	.S1(un9_g_accu_lcd[0])
);
defparam un9_g_accu_lcd_cry_0_0_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_0_0_c_0.INIT1="0xC33C";
  CCU2_B accu_mod_cry_5_c_0_RNICGRM (
	.CIN(accu_mod_cry_6),
	.A0(accu[14]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_64),
	.S0(accu_mod[7]),
	.S1(N_65)
);
defparam accu_mod_cry_5_c_0_RNICGRM.INIT0="0x55AA";
defparam accu_mod_cry_5_c_0_RNICGRM.INIT1="0xC33C";
// @56:526
  CCU2_B accu_mod_cry_5_c_0 (
	.CIN(accu_mod_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(accu[14]),
	.B1(accu[13]),
	.C0(accu[12]),
	.C1(GND),
	.COUT(accu_mod_cry_6),
	.S0(accu_mod[5]),
	.S1(accu_mod[6])
);
defparam accu_mod_cry_5_c_0.INIT0="0xC33C";
defparam accu_mod_cry_5_c_0.INIT1="0x9966";
// @56:526
  CCU2_B accu_mod_cry_3_c_0 (
	.CIN(accu_mod_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(accu[12]),
	.B1(accu[13]),
	.C0(accu[10]),
	.C1(accu[11]),
	.COUT(accu_mod_cry_4),
	.S0(accu_mod[3]),
	.S1(accu_mod[4])
);
defparam accu_mod_cry_3_c_0.INIT0="0xC33C";
defparam accu_mod_cry_3_c_0.INIT1="0xC33C";
// @56:526
  CCU2_B accu_mod_cry_1_c_0 (
	.CIN(accu_mod_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(accu[10]),
	.B1(accu[11]),
	.C0(accu[8]),
	.C1(accu[9]),
	.COUT(accu_mod_cry_2),
	.S0(accu_mod[1]),
	.S1(accu_mod[2])
);
defparam accu_mod_cry_1_c_0.INIT0="0xC33C";
defparam accu_mod_cry_1_c_0.INIT1="0xC33C";
// @56:526
  CCU2_B accu_mod_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(accu[9]),
	.C0(GND),
	.C1(accu[7]),
	.COUT(accu_mod_cry_0),
	.S0(N_66),
	.S1(accu_mod[0])
);
defparam accu_mod_cry_0_c_0.INIT0="0xC33C";
defparam accu_mod_cry_0_c_0.INIT1="0xC33C";
// @56:145
  CCU2_B pcnt_2_cry_8_c_0 (
	.CIN(pcnt_2_cry_7),
	.A0(GND),
	.A1(pcnt[9]),
	.B0(pcnt[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_8_c_0_COUT),
	.S0(pcnt_2[8]),
	.S1(pcnt_2[9])
);
defparam pcnt_2_cry_8_c_0.INIT0="0x9966";
defparam pcnt_2_cry_8_c_0.INIT1="0x55AA";
// @56:145
  CCU2_B pcnt_2_cry_6_c_0 (
	.CIN(pcnt_2_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(pcnt[6]),
	.B1(pcnt[7]),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_7),
	.S0(pcnt_2[6]),
	.S1(pcnt_2[7])
);
defparam pcnt_2_cry_6_c_0.INIT0="0x9966";
defparam pcnt_2_cry_6_c_0.INIT1="0x9966";
// @56:145
  CCU2_B pcnt_2_cry_4_c_0 (
	.CIN(pcnt_2_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(pcnt[4]),
	.B1(pcnt[5]),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_5),
	.S0(pcnt_2[4]),
	.S1(pcnt_2[5])
);
defparam pcnt_2_cry_4_c_0.INIT0="0x9966";
defparam pcnt_2_cry_4_c_0.INIT1="0x9966";
// @56:145
  CCU2_B pcnt_2_cry_2_c_0 (
	.CIN(pcnt_2_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(pcnt[2]),
	.B1(pcnt[3]),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_3),
	.S0(pcnt_2[2]),
	.S1(pcnt_2[3])
);
defparam pcnt_2_cry_2_c_0.INIT0="0x9966";
defparam pcnt_2_cry_2_c_0.INIT1="0x9966";
// @56:145
  CCU2_B pcnt_2_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_945),
	.B1(pcnt[1]),
	.C0(N_945),
	.C1(GND),
	.COUT(pcnt_2_cry_1),
	.S0(N_67),
	.S1(pcnt_2[1])
);
defparam pcnt_2_cry_1_c_0.INIT0="0xC33C";
defparam pcnt_2_cry_1_c_0.INIT1="0x9966";
  CCU2_B \accu_RNO_0[15]  (
	.CIN(un10_accu_cry_14),
	.A0(accu[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_68),
	.S0(un10_accu[15]),
	.S1(N_69)
);
defparam \accu_RNO_0[15] .INIT0="0x55AA";
defparam \accu_RNO_0[15] .INIT1="0xC33C";
// @56:344
  CCU2_B un10_accu_cry_13_c_0 (
	.CIN(un10_accu_cry_12),
	.A0(GND),
	.A1(GND),
	.B0(accu[13]),
	.B1(accu[14]),
	.C0(GND),
	.C1(GND),
	.COUT(un10_accu_cry_14),
	.S0(un10_accu[13]),
	.S1(un10_accu[14])
);
defparam un10_accu_cry_13_c_0.INIT0="0x9966";
defparam un10_accu_cry_13_c_0.INIT1="0x9966";
// @56:344
  CCU2_B un10_accu_cry_11_c_0 (
	.CIN(un10_accu_cry_10),
	.A0(GND),
	.A1(GND),
	.B0(accu[11]),
	.B1(accu[12]),
	.C0(GND),
	.C1(GND),
	.COUT(un10_accu_cry_12),
	.S0(un10_accu[11]),
	.S1(un10_accu[12])
);
defparam un10_accu_cry_11_c_0.INIT0="0x9966";
defparam un10_accu_cry_11_c_0.INIT1="0x9966";
// @56:344
  CCU2_B un10_accu_cry_9_c_0 (
	.CIN(un10_accu_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(accu[9]),
	.B1(accu[10]),
	.C0(GND),
	.C1(GND),
	.COUT(un10_accu_cry_10),
	.S0(un10_accu[9]),
	.S1(un10_accu[10])
);
defparam un10_accu_cry_9_c_0.INIT0="0x9966";
defparam un10_accu_cry_9_c_0.INIT1="0x9966";
// @56:344
  CCU2_B un10_accu_cry_7_c_0 (
	.CIN(un10_accu_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(cam_data_d[3]),
	.B1(accu[8]),
	.C0(accu[7]),
	.C1(GND),
	.COUT(un10_accu_cry_8),
	.S0(un10_accu[7]),
	.S1(un10_accu[8])
);
defparam un10_accu_cry_7_c_0.INIT0="0xC33C";
defparam un10_accu_cry_7_c_0.INIT1="0x9966";
// @56:344
  CCU2_B un10_accu_cry_5_c_0 (
	.CIN(un10_accu_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(cam_data_d[1]),
	.B1(cam_data_d[2]),
	.C0(accu[5]),
	.C1(accu[6]),
	.COUT(un10_accu_cry_6),
	.S0(un10_accu[5]),
	.S1(un10_accu[6])
);
defparam un10_accu_cry_5_c_0.INIT0="0xC33C";
defparam un10_accu_cry_5_c_0.INIT1="0xC33C";
// @56:344
  CCU2_B un10_accu_cry_3_c_0 (
	.CIN(un10_accu_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(fabvar_2[3]),
	.B1(cam_data_d[0]),
	.C0(accu[3]),
	.C1(accu[4]),
	.COUT(un10_accu_cry_4),
	.S0(un10_accu[3]),
	.S1(un10_accu[4])
);
defparam un10_accu_cry_3_c_0.INIT0="0xC33C";
defparam un10_accu_cry_3_c_0.INIT1="0xC33C";
// @56:344
  CCU2_B un10_accu_cry_1_c_0 (
	.CIN(un10_accu_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(fabvar_2[1]),
	.B1(fabvar_2[2]),
	.C0(accu[1]),
	.C1(accu[2]),
	.COUT(un10_accu_cry_2),
	.S0(un10_accu[1]),
	.S1(un10_accu[2])
);
defparam un10_accu_cry_1_c_0.INIT0="0xC33C";
defparam un10_accu_cry_1_c_0.INIT1="0xC33C";
// @56:344
  CCU2_B un10_accu_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(fabvar_2[0]),
	.C0(GND),
	.C1(accu[0]),
	.COUT(un10_accu_cry_0),
	.S0(N_70),
	.S1(un10_accu[0])
);
defparam un10_accu_cry_0_c_0.INIT0="0xC33C";
defparam un10_accu_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \rd_addr_RNO[10]  (
	.CIN(un2_rd_addr_1_cry_9),
	.A0(rd_addr[10]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(reading),
	.C1(GND),
	.COUT(N_71),
	.S0(rd_addr_3[10]),
	.S1(N_72)
);
defparam \rd_addr_RNO[10] .INIT0="0x50A0";
defparam \rd_addr_RNO[10] .INIT1="0xC33C";
// @56:642
  CCU2_B un2_rd_addr_1_cry_8_c_0 (
	.CIN(un2_rd_addr_1_cry_7),
	.A0(GND),
	.A1(GND),
	.B0(rd_addr[8]),
	.B1(rd_addr[9]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_rd_addr_1_cry_9),
	.S0(un2_rd_addr_1_cry_8_c_0_S0),
	.S1(un2_rd_addr_1_cry_8_c_0_S1)
);
defparam un2_rd_addr_1_cry_8_c_0.INIT0="0x9966";
defparam un2_rd_addr_1_cry_8_c_0.INIT1="0x9966";
// @56:642
  CCU2_B un2_rd_addr_1_cry_6_c_0 (
	.CIN(un2_rd_addr_1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(rd_addr[6]),
	.B1(rd_addr[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_rd_addr_1_cry_7),
	.S0(un2_rd_addr_1_cry_6_c_0_S0),
	.S1(un2_rd_addr_1_cry_6_c_0_S1)
);
defparam un2_rd_addr_1_cry_6_c_0.INIT0="0x9966";
defparam un2_rd_addr_1_cry_6_c_0.INIT1="0x9966";
// @56:642
  CCU2_B un2_rd_addr_1_cry_4_c_0 (
	.CIN(un2_rd_addr_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(rd_addr[4]),
	.B1(rd_addr[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_rd_addr_1_cry_5),
	.S0(un2_rd_addr_1_cry_4_c_0_S0),
	.S1(un2_rd_addr_1_cry_4_c_0_S1)
);
defparam un2_rd_addr_1_cry_4_c_0.INIT0="0x9966";
defparam un2_rd_addr_1_cry_4_c_0.INIT1="0x9966";
// @56:642
  CCU2_B un2_rd_addr_1_cry_2_c_0 (
	.CIN(un2_rd_addr_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(rd_addr[2]),
	.B1(rd_addr[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_rd_addr_1_cry_3),
	.S0(un2_rd_addr_1_cry_2_c_0_S0),
	.S1(un2_rd_addr_1_cry_2_c_0_S1)
);
defparam un2_rd_addr_1_cry_2_c_0.INIT0="0x9966";
defparam un2_rd_addr_1_cry_2_c_0.INIT1="0x9966";
// @56:642
  CCU2_B un2_rd_addr_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_935),
	.B1(rd_addr[1]),
	.C0(N_935),
	.C1(GND),
	.COUT(un2_rd_addr_1_cry_1),
	.S0(N_73),
	.S1(un2_rd_addr_1_cry_1_c_0_S1)
);
defparam un2_rd_addr_1_cry_1_c_0.INIT0="0xC33C";
defparam un2_rd_addr_1_cry_1_c_0.INIT1="0x9966";
  CCU2_B wbcnt_1_cry_5_c_0_RNIEVC6 (
	.CIN(wbcnt_1_cry_6),
	.A0(rbcnt[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_74),
	.S0(wbcnt_1[7]),
	.S1(N_75)
);
defparam wbcnt_1_cry_5_c_0_RNIEVC6.INIT0="0xAA55";
defparam wbcnt_1_cry_5_c_0_RNIEVC6.INIT1="0xC33C";
// @56:240
  CCU2_B wbcnt_1_cry_5_c_0 (
	.CIN(wbcnt_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(rbcnt[5]),
	.B1(rbcnt[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(wbcnt_1_cry_6),
	.S0(wbcnt_1[5]),
	.S1(wbcnt_1[6])
);
defparam wbcnt_1_cry_5_c_0.INIT0="0xC33C";
defparam wbcnt_1_cry_5_c_0.INIT1="0xC33C";
// @56:240
  CCU2_B wbcnt_1_cry_3_c_0 (
	.CIN(wbcnt_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(rbcnt[3]),
	.B1(rbcnt[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(wbcnt_1_cry_4),
	.S0(wbcnt_1[3]),
	.S1(wbcnt_1[4])
);
defparam wbcnt_1_cry_3_c_0.INIT0="0xC33C";
defparam wbcnt_1_cry_3_c_0.INIT1="0xC33C";
// @56:240
  CCU2_B wbcnt_1_cry_1_c_0 (
	.CIN(wbcnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(rbcnt[1]),
	.B1(rbcnt[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(wbcnt_1_cry_2),
	.S0(wbcnt_1[1]),
	.S1(wbcnt_1[2])
);
defparam wbcnt_1_cry_1_c_0.INIT0="0xC33C";
defparam wbcnt_1_cry_1_c_0.INIT1="0xC33C";
// @56:240
  CCU2_B wbcnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(rbcnt[0]),
	.C0(GND),
	.C1(VCC),
	.COUT(wbcnt_1_cry_0),
	.S0(N_76),
	.S1(wbcnt_1[0])
);
defparam wbcnt_1_cry_0_c_0.INIT0="0xC33C";
defparam wbcnt_1_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \ro_waddr_RNO[9]  (
	.CIN(ro_waddr_cry[8]),
	.A0(ro_waddr[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(frame_num_pclk7),
	.C1(GND),
	.COUT(N_77),
	.S0(ro_waddr_lm[9]),
	.S1(N_78)
);
defparam \ro_waddr_RNO[9] .INIT0="0x050A";
defparam \ro_waddr_RNO[9] .INIT1="0xC33C";
// @56:381
  CCU2_B \ro_waddr_cry_c_0[7]  (
	.CIN(ro_waddr_cry[6]),
	.A0(frame_num_pclk7),
	.A1(frame_num_pclk7),
	.B0(ro_waddr[7]),
	.B1(ro_waddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(ro_waddr_cry[8]),
	.S0(ro_waddr_lm[7]),
	.S1(ro_waddr_lm[8])
);
defparam \ro_waddr_cry_c_0[7] .INIT0="0x1144";
defparam \ro_waddr_cry_c_0[7] .INIT1="0x1144";
// @56:381
  CCU2_B \ro_waddr_cry_c_0[5]  (
	.CIN(ro_waddr_cry[4]),
	.A0(frame_num_pclk7),
	.A1(frame_num_pclk7),
	.B0(ro_waddr[5]),
	.B1(ro_waddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(ro_waddr_cry[6]),
	.S0(ro_waddr_lm[5]),
	.S1(ro_waddr_lm[6])
);
defparam \ro_waddr_cry_c_0[5] .INIT0="0x1144";
defparam \ro_waddr_cry_c_0[5] .INIT1="0x1144";
// @56:381
  CCU2_B \ro_waddr_cry_c_0[3]  (
	.CIN(ro_waddr_cry[2]),
	.A0(frame_num_pclk7),
	.A1(frame_num_pclk7),
	.B0(ro_waddr[3]),
	.B1(ro_waddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(ro_waddr_cry[4]),
	.S0(ro_waddr_lm[3]),
	.S1(ro_waddr_lm[4])
);
defparam \ro_waddr_cry_c_0[3] .INIT0="0x1144";
defparam \ro_waddr_cry_c_0[3] .INIT1="0x1144";
// @56:381
  CCU2_B \ro_waddr_cry_c_0[1]  (
	.CIN(ro_waddr_cry[0]),
	.A0(frame_num_pclk7),
	.A1(frame_num_pclk7),
	.B0(ro_waddr[1]),
	.B1(ro_waddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(ro_waddr_cry[2]),
	.S0(ro_waddr_lm[1]),
	.S1(ro_waddr_lm[2])
);
defparam \ro_waddr_cry_c_0[1] .INIT0="0x1144";
defparam \ro_waddr_cry_c_0[1] .INIT1="0x1144";
// @56:381
  CCU2_B \ro_waddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(frame_num_pclk7),
	.B0(VCC),
	.B1(ro_waddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(ro_waddr_cry[0]),
	.S0(N_79),
	.S1(ro_waddr_lm[0])
);
defparam \ro_waddr_cry_c_0[0] .INIT0="0xC33C";
defparam \ro_waddr_cry_c_0[0] .INIT1="0x1144";
  CCU2_B \rbcnt_RNO[7]  (
	.CIN(rbcnt_cry[6]),
	.A0(rbcnt[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_158),
	.C1(GND),
	.COUT(N_80),
	.S0(rbcnt_lm[7]),
	.S1(N_81)
);
defparam \rbcnt_RNO[7] .INIT0="0x050A";
defparam \rbcnt_RNO[7] .INIT1="0xC33C";
// @56:230
  CCU2_B \rbcnt_cry_c_0[5]  (
	.CIN(rbcnt_cry[4]),
	.A0(N_158),
	.A1(N_158),
	.B0(rbcnt[5]),
	.B1(rbcnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_cry[6]),
	.S0(rbcnt_lm[5]),
	.S1(rbcnt_lm[6])
);
defparam \rbcnt_cry_c_0[5] .INIT0="0x1144";
defparam \rbcnt_cry_c_0[5] .INIT1="0x1144";
// @56:230
  CCU2_B \rbcnt_cry_c_0[3]  (
	.CIN(rbcnt_cry[2]),
	.A0(N_158),
	.A1(N_158),
	.B0(rbcnt[3]),
	.B1(rbcnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_cry[4]),
	.S0(rbcnt_lm[3]),
	.S1(rbcnt_lm[4])
);
defparam \rbcnt_cry_c_0[3] .INIT0="0x1144";
defparam \rbcnt_cry_c_0[3] .INIT1="0x1144";
// @56:230
  CCU2_B \rbcnt_cry_c_0[1]  (
	.CIN(rbcnt_cry[0]),
	.A0(N_158),
	.A1(N_158),
	.B0(rbcnt[1]),
	.B1(rbcnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_cry[2]),
	.S0(rbcnt_lm[1]),
	.S1(rbcnt_lm[2])
);
defparam \rbcnt_cry_c_0[1] .INIT0="0x1144";
defparam \rbcnt_cry_c_0[1] .INIT1="0x1144";
// @56:230
  CCU2_B \rbcnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(N_158),
	.B0(VCC),
	.B1(rbcnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(rbcnt_cry[0]),
	.S0(N_82),
	.S1(rbcnt_lm[0])
);
defparam \rbcnt_cry_c_0[0] .INIT0="0xC33C";
defparam \rbcnt_cry_c_0[0] .INIT1="0x1144";
  CCU2_B \rbcnt_lcd_RNO[7]  (
	.CIN(rbcnt_lcd_cry[6]),
	.A0(rbcnt_lcd[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_159_0),
	.C1(GND),
	.COUT(N_83),
	.S0(rbcnt_lcd_lm[7]),
	.S1(N_84)
);
defparam \rbcnt_lcd_RNO[7] .INIT0="0x050A";
defparam \rbcnt_lcd_RNO[7] .INIT1="0xC33C";
// @56:262
  CCU2_B \rbcnt_lcd_cry_c_0[5]  (
	.CIN(rbcnt_lcd_cry[4]),
	.A0(N_159_0),
	.A1(N_159_0),
	.B0(rbcnt_lcd[5]),
	.B1(rbcnt_lcd[6]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[6]),
	.S0(rbcnt_lcd_lm[5]),
	.S1(rbcnt_lcd_lm[6])
);
defparam \rbcnt_lcd_cry_c_0[5] .INIT0="0x1144";
defparam \rbcnt_lcd_cry_c_0[5] .INIT1="0x1144";
// @56:262
  CCU2_B \rbcnt_lcd_cry_c_0[3]  (
	.CIN(rbcnt_lcd_cry[2]),
	.A0(N_159_0),
	.A1(N_159_0),
	.B0(rbcnt_lcd[3]),
	.B1(rbcnt_lcd[4]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[4]),
	.S0(rbcnt_lcd_lm[3]),
	.S1(rbcnt_lcd_lm[4])
);
defparam \rbcnt_lcd_cry_c_0[3] .INIT0="0x1144";
defparam \rbcnt_lcd_cry_c_0[3] .INIT1="0x1144";
// @56:262
  CCU2_B \rbcnt_lcd_cry_c_0[1]  (
	.CIN(rbcnt_lcd_cry[0]),
	.A0(N_159_0),
	.A1(N_159_0),
	.B0(rbcnt_lcd[1]),
	.B1(rbcnt_lcd[2]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[2]),
	.S0(rbcnt_lcd_lm[1]),
	.S1(rbcnt_lcd_lm[2])
);
defparam \rbcnt_lcd_cry_c_0[1] .INIT0="0x1144";
defparam \rbcnt_lcd_cry_c_0[1] .INIT1="0x1144";
// @56:262
  CCU2_B \rbcnt_lcd_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(N_159_0),
	.B0(VCC),
	.B1(rbcnt_lcd[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[0]),
	.S0(N_85),
	.S1(rbcnt_lcd_lm[0])
);
defparam \rbcnt_lcd_cry_c_0[0] .INIT0="0xC33C";
defparam \rbcnt_lcd_cry_c_0[0] .INIT1="0x1144";
// @56:286
  dpram256x16 u_ram256x16_accu (
	.accu(accu[15:0]),
	.rbcnt(rbcnt[7:0]),
	.wbcnt_1(wbcnt_1[7:0]),
	.rdata(rdata[15:0]),
	.cam_pclk_c(cam_pclk_c),
	.c_we(c_we)
);
// @56:324
  dpram256x32 u_ram256x32_accu0_lcd (
	.b_accu_lcd(b_accu_lcd[9:0]),
	.g_accu_lcd(g_accu_lcd[10:0]),
	.rdata_lcd(rdata_lcd[30:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:0]),
	.cam_pclk_c(cam_pclk_c),
	.c_we_lcd(c_we_lcd)
);
// @56:578
  dpram1024x8_1 u_ram1024x8 (
	.rd_pixel_bg_i(rd_pixel_bg_i[6:0]),
	.accu_mod(accu_mod[7:0]),
	.ro_waddr(ro_waddr[9:0]),
	.frame_num_pclk_RNI2C4S3_0(frame_num_pclk_RNI2C4S3[0]),
	.rd_pixel_bg_0(rd_pixel_bg[7]),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ice40_himax_video_process_128_32_wide_br_Z25_layer0 */

module dpram_oled_fifo_ipgen_lscc_ram_dp_core_Z6_layer0 (
  rdata,
  waddr,
  raddr,
  w_pix_0,
  w_pix_1,
  w_pix_2,
  w_pix_3,
  w_pix_4,
  w_pix_5,
  w_pix_6,
  w_pix_7,
  w_pix_8,
  w_pix_9,
  w_pix_13,
  w_pix_15,
  pix_d2_i_m_i,
  o_pix_we_0_i,
  cam_pclk_c,
  clk
)
;
output [15:0] rdata ;
input [7:0] waddr ;
input [7:0] raddr ;
input w_pix_0 ;
input w_pix_1 ;
input w_pix_2 ;
input w_pix_3 ;
input w_pix_4 ;
input w_pix_5 ;
input w_pix_6 ;
input w_pix_7 ;
input w_pix_8 ;
input w_pix_9 ;
input w_pix_13 ;
input w_pix_15 ;
input [14:10] pix_d2_i_m_i ;
input o_pix_we_0_i ;
input cam_pclk_c ;
input clk ;
wire w_pix_0 ;
wire w_pix_1 ;
wire w_pix_2 ;
wire w_pix_3 ;
wire w_pix_4 ;
wire w_pix_5 ;
wire w_pix_6 ;
wire w_pix_7 ;
wire w_pix_8 ;
wire w_pix_9 ;
wire w_pix_13 ;
wire w_pix_15 ;
wire o_pix_we_0_i ;
wire cam_pclk_c ;
wire clk ;
wire GND ;
wire VCC ;
// @60:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({w_pix_15, pix_d2_i_m_i[14], w_pix_13, pix_d2_i_m_i[12:10], w_pix_9, w_pix_8, w_pix_7, w_pix_6, w_pix_5, w_pix_4, w_pix_3, w_pix_2, w_pix_1, w_pix_0}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, raddr[7:0]}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, waddr[7:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(o_pix_we_0_i),
	.DO(rdata[15:0])
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0xB1000101AB000001B5000001A2007F01CA00F101B300AE00B101FD001201FD00";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0101B6005501B501A001B4000F01C700C8018001C801C100A6000501BE003201";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0xAD00AD00AD00AD00AD00AF008001A1003401A0007F01000175007F0100011500";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0xAD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00AD00";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_oled_fifo_ipgen_lscc_ram_dp_core_Z6_layer0 */

module dpram_oled_fifo_ipgen_lscc_ram_dp_main_Z5_layer0 (
  pix_d2_i_m_i,
  w_pix_0,
  w_pix_1,
  w_pix_2,
  w_pix_3,
  w_pix_4,
  w_pix_5,
  w_pix_6,
  w_pix_7,
  w_pix_8,
  w_pix_9,
  w_pix_13,
  w_pix_15,
  raddr,
  waddr,
  rdata,
  clk,
  cam_pclk_c,
  o_pix_we_0_i
)
;
input [14:10] pix_d2_i_m_i ;
input w_pix_0 ;
input w_pix_1 ;
input w_pix_2 ;
input w_pix_3 ;
input w_pix_4 ;
input w_pix_5 ;
input w_pix_6 ;
input w_pix_7 ;
input w_pix_8 ;
input w_pix_9 ;
input w_pix_13 ;
input w_pix_15 ;
input [7:0] raddr ;
input [7:0] waddr ;
output [15:0] rdata ;
input clk ;
input cam_pclk_c ;
input o_pix_we_0_i ;
wire w_pix_0 ;
wire w_pix_1 ;
wire w_pix_2 ;
wire w_pix_3 ;
wire w_pix_4 ;
wire w_pix_5 ;
wire w_pix_6 ;
wire w_pix_7 ;
wire w_pix_8 ;
wire w_pix_9 ;
wire w_pix_13 ;
wire w_pix_15 ;
wire clk ;
wire cam_pclk_c ;
wire o_pix_we_0_i ;
wire N_3818 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @60:902
  dpram_oled_fifo_ipgen_lscc_ram_dp_core_Z6_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].mem_init.u_mem0  (
	.rdata(rdata[15:0]),
	.waddr(waddr[7:0]),
	.raddr(raddr[7:0]),
	.w_pix_0(w_pix_0),
	.w_pix_1(w_pix_1),
	.w_pix_2(w_pix_2),
	.w_pix_3(w_pix_3),
	.w_pix_4(w_pix_4),
	.w_pix_5(w_pix_5),
	.w_pix_6(w_pix_6),
	.w_pix_7(w_pix_7),
	.w_pix_8(w_pix_8),
	.w_pix_9(w_pix_9),
	.w_pix_13(w_pix_13),
	.w_pix_15(w_pix_15),
	.pix_d2_i_m_i({pix_d2_i_m_i[14], N_3818, pix_d2_i_m_i[12:10]}),
	.o_pix_we_0_i(o_pix_we_0_i),
	.cam_pclk_c(cam_pclk_c),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_oled_fifo_ipgen_lscc_ram_dp_main_Z5_layer0 */

module dpram_oled_fifo_ipgen_lscc_ram_dp_Z7_layer0 (
  rdata,
  waddr,
  raddr,
  w_pix_0,
  w_pix_1,
  w_pix_2,
  w_pix_3,
  w_pix_4,
  w_pix_5,
  w_pix_6,
  w_pix_7,
  w_pix_8,
  w_pix_9,
  w_pix_13,
  w_pix_15,
  pix_d2_i_m_i,
  o_pix_we_0_i,
  cam_pclk_c,
  clk
)
;
output [15:0] rdata ;
input [7:0] waddr ;
input [7:0] raddr ;
input w_pix_0 ;
input w_pix_1 ;
input w_pix_2 ;
input w_pix_3 ;
input w_pix_4 ;
input w_pix_5 ;
input w_pix_6 ;
input w_pix_7 ;
input w_pix_8 ;
input w_pix_9 ;
input w_pix_13 ;
input w_pix_15 ;
input [14:10] pix_d2_i_m_i ;
input o_pix_we_0_i ;
input cam_pclk_c ;
input clk ;
wire w_pix_0 ;
wire w_pix_1 ;
wire w_pix_2 ;
wire w_pix_3 ;
wire w_pix_4 ;
wire w_pix_5 ;
wire w_pix_6 ;
wire w_pix_7 ;
wire w_pix_8 ;
wire w_pix_9 ;
wire w_pix_13 ;
wire w_pix_15 ;
wire o_pix_we_0_i ;
wire cam_pclk_c ;
wire clk ;
wire N_3819 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @60:381
  dpram_oled_fifo_ipgen_lscc_ram_dp_main_Z5_layer0 mem_main (
	.pix_d2_i_m_i({pix_d2_i_m_i[14], N_3819, pix_d2_i_m_i[12:10]}),
	.w_pix_0(w_pix_0),
	.w_pix_1(w_pix_1),
	.w_pix_2(w_pix_2),
	.w_pix_3(w_pix_3),
	.w_pix_4(w_pix_4),
	.w_pix_5(w_pix_5),
	.w_pix_6(w_pix_6),
	.w_pix_7(w_pix_7),
	.w_pix_8(w_pix_8),
	.w_pix_9(w_pix_9),
	.w_pix_13(w_pix_13),
	.w_pix_15(w_pix_15),
	.raddr(raddr[7:0]),
	.waddr(waddr[7:0]),
	.rdata(rdata[15:0]),
	.clk(clk),
	.cam_pclk_c(cam_pclk_c),
	.o_pix_we_0_i(o_pix_we_0_i)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_oled_fifo_ipgen_lscc_ram_dp_Z7_layer0 */

module dpram_oled_fifo (
  pix_d2_i_m_i,
  w_pix_0,
  w_pix_1,
  w_pix_2,
  w_pix_3,
  w_pix_4,
  w_pix_5,
  w_pix_6,
  w_pix_7,
  w_pix_8,
  w_pix_9,
  w_pix_13,
  w_pix_15,
  raddr,
  waddr,
  rdata,
  clk,
  cam_pclk_c,
  o_pix_we_0_i
)
;
input [14:10] pix_d2_i_m_i ;
input w_pix_0 ;
input w_pix_1 ;
input w_pix_2 ;
input w_pix_3 ;
input w_pix_4 ;
input w_pix_5 ;
input w_pix_6 ;
input w_pix_7 ;
input w_pix_8 ;
input w_pix_9 ;
input w_pix_13 ;
input w_pix_15 ;
input [7:0] raddr ;
input [7:0] waddr ;
output [15:0] rdata ;
input clk ;
input cam_pclk_c ;
input o_pix_we_0_i ;
wire w_pix_0 ;
wire w_pix_1 ;
wire w_pix_2 ;
wire w_pix_3 ;
wire w_pix_4 ;
wire w_pix_5 ;
wire w_pix_6 ;
wire w_pix_7 ;
wire w_pix_8 ;
wire w_pix_9 ;
wire w_pix_13 ;
wire w_pix_15 ;
wire clk ;
wire cam_pclk_c ;
wire o_pix_we_0_i ;
wire N_3820 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @60:116
  dpram_oled_fifo_ipgen_lscc_ram_dp_Z7_layer0 lscc_ram_dp_inst (
	.rdata(rdata[15:0]),
	.waddr(waddr[7:0]),
	.raddr(raddr[7:0]),
	.w_pix_0(w_pix_0),
	.w_pix_1(w_pix_1),
	.w_pix_2(w_pix_2),
	.w_pix_3(w_pix_3),
	.w_pix_4(w_pix_4),
	.w_pix_5(w_pix_5),
	.w_pix_6(w_pix_6),
	.w_pix_7(w_pix_7),
	.w_pix_8(w_pix_8),
	.w_pix_9(w_pix_9),
	.w_pix_13(w_pix_13),
	.w_pix_15(w_pix_15),
	.pix_d2_i_m_i({pix_d2_i_m_i[14], N_3820, pix_d2_i_m_i[12:10]}),
	.o_pix_we_0_i(o_pix_we_0_i),
	.cam_pclk_c(cam_pclk_c),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_oled_fifo */

module spi_lcd_tx_0_OLED (
  w_pix_0,
  w_pix_1,
  w_pix_2,
  w_pix_3,
  w_pix_4,
  w_pix_5,
  w_pix_6,
  w_pix_7,
  w_pix_8,
  w_pix_9,
  w_pix_13,
  w_pix_15,
  pix_d2_i_m_i,
  pix_wr_d_0,
  o_pix_we_0_i,
  lcd_cmd_wr,
  frame_en,
  r_lcd_running_2_0_i,
  w_uart_rxd_1z,
  spi_clk_in,
  debug_scl_c,
  spi_mosi_c,
  w_spi_mosi,
  w_load_done,
  debug_sda_c,
  w_lcd_mode,
  w_load_done_i,
  lcd_spi_mosi_c,
  lcd_spi_css_c,
  lcd_spi_gpo_c,
  lcd_spi_clk_c,
  cam_pclk_c,
  lcd_resetn_c_i,
  clk
)
;
input w_pix_0 ;
input w_pix_1 ;
input w_pix_2 ;
input w_pix_3 ;
input w_pix_4 ;
input w_pix_5 ;
input w_pix_6 ;
input w_pix_7 ;
input w_pix_8 ;
input w_pix_9 ;
input w_pix_13 ;
input w_pix_15 ;
input [14:10] pix_d2_i_m_i ;
input pix_wr_d_0 ;
input o_pix_we_0_i ;
input lcd_cmd_wr ;
input frame_en ;
output r_lcd_running_2_0_i ;
output w_uart_rxd_1z ;
input spi_clk_in ;
input debug_scl_c ;
output spi_mosi_c ;
input w_spi_mosi ;
input w_load_done ;
input debug_sda_c ;
input w_lcd_mode ;
input w_load_done_i ;
output lcd_spi_mosi_c ;
output lcd_spi_css_c ;
output lcd_spi_gpo_c ;
output lcd_spi_clk_c ;
input cam_pclk_c ;
input lcd_resetn_c_i ;
input clk ;
wire w_pix_0 ;
wire w_pix_1 ;
wire w_pix_2 ;
wire w_pix_3 ;
wire w_pix_4 ;
wire w_pix_5 ;
wire w_pix_6 ;
wire w_pix_7 ;
wire w_pix_8 ;
wire w_pix_9 ;
wire w_pix_13 ;
wire w_pix_15 ;
wire pix_wr_d_0 ;
wire o_pix_we_0_i ;
wire lcd_cmd_wr ;
wire frame_en ;
wire r_lcd_running_2_0_i ;
wire w_uart_rxd_1z ;
wire spi_clk_in ;
wire debug_scl_c ;
wire spi_mosi_c ;
wire w_spi_mosi ;
wire w_load_done ;
wire debug_sda_c ;
wire w_lcd_mode ;
wire w_load_done_i ;
wire lcd_spi_mosi_c ;
wire lcd_spi_css_c ;
wire lcd_spi_gpo_c ;
wire lcd_spi_clk_c ;
wire cam_pclk_c ;
wire lcd_resetn_c_i ;
wire clk ;
wire [9:0] raddr;
wire [9:0] raddr_lm;
wire [9:0] waddr;
wire [9:0] waddr_lm;
wire [9:0] waddr_clk_d;
wire [9:0] waddr_clk;
wire [14:0] rdata_shift;
wire [13:0] rdata_shift_RNO;
wire [3:1] bit_cnt;
wire [8:0] waddr_s;
wire [3:3] bit_cnt_2_0;
wire [15:0] rdata;
wire [8:0] waddr_cry;
wire [8:0] raddr_cry;
wire raddre_0_i ;
wire waddre_0_i ;
wire waddr_0 ;
wire VCC ;
wire clk_phase_i ;
wire clk_phase ;
wire GND ;
wire w_lcd_init_done ;
wire o_init_done ;
wire SPI_GPO ;
wire N_197 ;
wire N_164 ;
wire N_153 ;
wire N_142 ;
wire N_109 ;
wire N_98 ;
wire N_87 ;
wire N_65 ;
wire N_54 ;
wire bit_cnt_scalar ;
wire bit_cnt_0 ;
wire bit_cnt_1 ;
wire CO0 ;
wire bit_cnt_2 ;
wire w_lcd_running ;
wire o_running ;
wire SPI_CSS ;
wire SPI_MOSI ;
wire un5_rd ;
wire un3_SPI_GPO ;
wire CO1 ;
wire empty_9 ;
wire empty_8 ;
wire empty_7 ;
wire empty_6 ;
wire empty_5 ;
wire empty_4 ;
wire empty_3 ;
wire empty_2 ;
wire empty_1 ;
wire empty_0 ;
wire waddre_0 ;
wire empty_16 ;
wire empty_15 ;
wire empty ;
wire rd ;
wire N_45_1 ;
wire un1_o_running16_0 ;
wire N_12 ;
wire N_3821 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
// @55:103
  FD1P3DZ \raddr_Z[9]  (
	.Q(raddr[9]),
	.D(raddr_lm[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[8]  (
	.Q(raddr[8]),
	.D(raddr_lm[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[7]  (
	.Q(raddr[7]),
	.D(raddr_lm[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[6]  (
	.Q(raddr[6]),
	.D(raddr_lm[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[5]  (
	.Q(raddr[5]),
	.D(raddr_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[4]  (
	.Q(raddr[4]),
	.D(raddr_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[3]  (
	.Q(raddr[3]),
	.D(raddr_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[2]  (
	.Q(raddr[2]),
	.D(raddr_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[1]  (
	.Q(raddr[1]),
	.D(raddr_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:103
  FD1P3DZ \raddr_Z[0]  (
	.Q(raddr[0]),
	.D(raddr_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[9]  (
	.Q(waddr[9]),
	.D(waddr_lm[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3BZ \waddr_Z[8]  (
	.Q(waddr[8]),
	.D(waddr_0),
	.CK(cam_pclk_c),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:73
  FD1P3DZ \waddr_Z[7]  (
	.Q(waddr[7]),
	.D(waddr_lm[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[6]  (
	.Q(waddr[6]),
	.D(waddr_lm[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[5]  (
	.Q(waddr[5]),
	.D(waddr_lm[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[4]  (
	.Q(waddr[4]),
	.D(waddr_lm[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[3]  (
	.Q(waddr[3]),
	.D(waddr_lm[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[2]  (
	.Q(waddr[2]),
	.D(waddr_lm[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[1]  (
	.Q(waddr[1]),
	.D(waddr_lm[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:73
  FD1P3DZ \waddr_Z[0]  (
	.Q(waddr[0]),
	.D(waddr_lm[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @55:244
  FD1P3BZ SPI_CLK (
	.Q(lcd_spi_clk_c),
	.D(clk_phase_i),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:41
  FD1P3DZ clk_phase_Z (
	.Q(clk_phase),
	.D(clk_phase_i),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[3]  (
	.Q(waddr_clk_d[3]),
	.D(waddr_clk[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[2]  (
	.Q(waddr_clk_d[2]),
	.D(waddr_clk[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[1]  (
	.Q(waddr_clk_d[1]),
	.D(waddr_clk[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[0]  (
	.Q(waddr_clk_d[0]),
	.D(waddr_clk[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[9]  (
	.Q(waddr_clk[9]),
	.D(waddr[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[8]  (
	.Q(waddr_clk[8]),
	.D(waddr[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[7]  (
	.Q(waddr_clk[7]),
	.D(waddr[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[6]  (
	.Q(waddr_clk[6]),
	.D(waddr[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[5]  (
	.Q(waddr_clk[5]),
	.D(waddr[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[4]  (
	.Q(waddr_clk[4]),
	.D(waddr[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[3]  (
	.Q(waddr_clk[3]),
	.D(waddr[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[2]  (
	.Q(waddr_clk[2]),
	.D(waddr[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[1]  (
	.Q(waddr_clk[1]),
	.D(waddr[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_Z[0]  (
	.Q(waddr_clk[0]),
	.D(waddr[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[9]  (
	.Q(waddr_clk_d[9]),
	.D(waddr_clk[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[8]  (
	.Q(waddr_clk_d[8]),
	.D(waddr_clk[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[7]  (
	.Q(waddr_clk_d[7]),
	.D(waddr_clk[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[6]  (
	.Q(waddr_clk_d[6]),
	.D(waddr_clk[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[5]  (
	.Q(waddr_clk_d[5]),
	.D(waddr_clk[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:93
  FD1P3DZ \waddr_clk_d_Z[4]  (
	.Q(waddr_clk_d[4]),
	.D(waddr_clk[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @55:83
  FD1P3DZ o_init_done_Z (
	.Q(w_lcd_init_done),
	.D(o_init_done),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:288
  FD1P3DZ SPI_GPO_Z (
	.Q(lcd_spi_gpo_c),
	.D(SPI_GPO),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[14]  (
	.Q(rdata_shift[14]),
	.D(N_197),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[13]  (
	.Q(rdata_shift[13]),
	.D(rdata_shift_RNO[13]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[12]  (
	.Q(rdata_shift[12]),
	.D(rdata_shift_RNO[12]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[11]  (
	.Q(rdata_shift[11]),
	.D(N_164),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[10]  (
	.Q(rdata_shift[10]),
	.D(N_153),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[9]  (
	.Q(rdata_shift[9]),
	.D(N_142),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[8]  (
	.Q(rdata_shift[8]),
	.D(rdata_shift_RNO[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[7]  (
	.Q(rdata_shift[7]),
	.D(rdata_shift_RNO[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[6]  (
	.Q(rdata_shift[6]),
	.D(N_109),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[5]  (
	.Q(rdata_shift[5]),
	.D(N_98),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[4]  (
	.Q(rdata_shift[4]),
	.D(N_87),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[3]  (
	.Q(rdata_shift[3]),
	.D(rdata_shift_RNO[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[2]  (
	.Q(rdata_shift[2]),
	.D(N_65),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[1]  (
	.Q(rdata_shift[1]),
	.D(N_54),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:278
  FD1P3DZ \rdata_shift_Z[0]  (
	.Q(rdata_shift[0]),
	.D(rdata_shift_RNO[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @55:63
  FD1P3DZ \bit_cnt_Z[3]  (
	.Q(bit_cnt[3]),
	.D(bit_cnt_scalar),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:63
  FD1P3DZ \bit_cnt_Z[2]  (
	.Q(bit_cnt[2]),
	.D(bit_cnt_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:63
  FD1P3DZ \bit_cnt_Z[1]  (
	.Q(bit_cnt[1]),
	.D(bit_cnt_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:63
  FD1P3DZ \bit_cnt[0]  (
	.Q(CO0),
	.D(bit_cnt_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:49
  FD1P3DZ o_running_Z (
	.Q(w_lcd_running),
	.D(o_running),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:252
  FD1P3BZ SPI_CSS_Z (
	.Q(lcd_spi_css_c),
	.D(SPI_CSS),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @55:266
  FD1P3BZ SPI_MOSI_Z (
	.Q(lcd_spi_mosi_c),
	.D(SPI_MOSI),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 \bit_cnt_RNIUG0V[1]  (
	.A(bit_cnt[3]),
	.B(bit_cnt[2]),
	.C(bit_cnt[1]),
	.D(CO0),
	.Z(un5_rd)
);
defparam \bit_cnt_RNIUG0V[1] .INIT="0x8000";
  LUT4 \waddr_RNO[7]  (
	.A(waddr_s[7]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[7])
);
defparam \waddr_RNO[7] .INIT="0x2222";
  LUT4 \waddr_RNO[6]  (
	.A(waddr_s[6]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[6])
);
defparam \waddr_RNO[6] .INIT="0x2222";
  LUT4 \waddr_RNO[5]  (
	.A(waddr_s[5]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[5])
);
defparam \waddr_RNO[5] .INIT="0x2222";
  LUT4 \waddr_RNO[4]  (
	.A(waddr_s[4]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[4])
);
defparam \waddr_RNO[4] .INIT="0x2222";
  LUT4 \waddr_RNO[3]  (
	.A(waddr_s[3]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[3])
);
defparam \waddr_RNO[3] .INIT="0x2222";
  LUT4 \waddr_RNO[2]  (
	.A(waddr_s[2]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[2])
);
defparam \waddr_RNO[2] .INIT="0x2222";
  LUT4 \waddr_RNO[1]  (
	.A(waddr_s[1]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[1])
);
defparam \waddr_RNO[1] .INIT="0x2222";
  LUT4 \waddr_RNO[0]  (
	.A(waddr_s[0]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[0])
);
defparam \waddr_RNO[0] .INIT="0x2222";
  LUT4 o_init_done_RNIA3FI (
	.A(w_lcd_init_done),
	.B(w_lcd_mode),
	.C(GND),
	.D(GND),
	.Z(un3_SPI_GPO)
);
defparam o_init_done_RNIA3FI.INIT="0x8888";
  LUT4 clk_phase_RNIL3E1 (
	.A(clk_phase),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(clk_phase_i)
);
defparam clk_phase_RNIL3E1.INIT="0x5555";
  LUT4 \bit_cnt_RNID6GF[1]  (
	.A(CO0),
	.B(bit_cnt[1]),
	.C(GND),
	.D(GND),
	.Z(CO1)
);
defparam \bit_cnt_RNID6GF[1] .INIT="0x8888";
  LUT4 spi_mosi (
	.A(debug_sda_c),
	.B(w_load_done),
	.C(w_spi_mosi),
	.D(GND),
	.Z(spi_mosi_c)
);
defparam spi_mosi.INIT="0xB8B8";
  LUT4 \waddr_clk_d_RNIK6081[4]  (
	.A(raddr[4]),
	.B(raddr[5]),
	.C(waddr_clk_d[4]),
	.D(waddr_clk_d[5]),
	.Z(empty_9)
);
defparam \waddr_clk_d_RNIK6081[4] .INIT="0x8421";
  LUT4 \waddr_clk_d_RNICUV71[2]  (
	.A(raddr[2]),
	.B(raddr[3]),
	.C(waddr_clk_d[2]),
	.D(waddr_clk_d[3]),
	.Z(empty_8)
);
defparam \waddr_clk_d_RNICUV71[2] .INIT="0x8421";
  LUT4 \waddr_clk_d_RNI4MV71[0]  (
	.A(raddr[0]),
	.B(raddr[1]),
	.C(waddr_clk_d[0]),
	.D(waddr_clk_d[1]),
	.Z(empty_7)
);
defparam \waddr_clk_d_RNI4MV71[0] .INIT="0x8421";
  LUT4 \waddr_clk_RNI0JAU[8]  (
	.A(waddr_clk[8]),
	.B(waddr_clk[9]),
	.C(waddr_clk_d[8]),
	.D(waddr_clk_d[9]),
	.Z(empty_6)
);
defparam \waddr_clk_RNI0JAU[8] .INIT="0x8421";
  LUT4 \waddr_clk_RNIOAAU[6]  (
	.A(waddr_clk[6]),
	.B(waddr_clk[7]),
	.C(waddr_clk_d[6]),
	.D(waddr_clk_d[7]),
	.Z(empty_5)
);
defparam \waddr_clk_RNIOAAU[6] .INIT="0x8421";
  LUT4 \waddr_clk_RNIG2AU[4]  (
	.A(waddr_clk[4]),
	.B(waddr_clk[5]),
	.C(waddr_clk_d[4]),
	.D(waddr_clk_d[5]),
	.Z(empty_4)
);
defparam \waddr_clk_RNIG2AU[4] .INIT="0x8421";
  LUT4 \waddr_clk_RNI8Q9U[2]  (
	.A(waddr_clk[2]),
	.B(waddr_clk[3]),
	.C(waddr_clk_d[2]),
	.D(waddr_clk_d[3]),
	.Z(empty_3)
);
defparam \waddr_clk_RNI8Q9U[2] .INIT="0x8421";
  LUT4 \waddr_clk_RNI0I9U[0]  (
	.A(waddr_clk[0]),
	.B(waddr_clk[1]),
	.C(waddr_clk_d[0]),
	.D(waddr_clk_d[1]),
	.Z(empty_2)
);
defparam \waddr_clk_RNI0I9U[0] .INIT="0x8421";
  LUT4 \raddr_RNI4N081[8]  (
	.A(raddr[8]),
	.B(raddr[9]),
	.C(waddr_clk_d[8]),
	.D(waddr_clk_d[9]),
	.Z(empty_1)
);
defparam \raddr_RNI4N081[8] .INIT="0x8421";
  LUT4 \waddr_clk_d_RNISE081[6]  (
	.A(raddr[6]),
	.B(raddr[7]),
	.C(waddr_clk_d[6]),
	.D(waddr_clk_d[7]),
	.Z(empty_0)
);
defparam \waddr_clk_d_RNISE081[6] .INIT="0x8421";
  LUT4 w_uart_rxd (
	.A(debug_scl_c),
	.B(spi_clk_in),
	.C(w_load_done),
	.D(GND),
	.Z(w_uart_rxd_1z)
);
defparam w_uart_rxd.INIT="0x8080";
  LUT4 o_init_done_RNIC61M (
	.A(w_lcd_init_done),
	.B(w_lcd_running),
	.C(GND),
	.D(GND),
	.Z(r_lcd_running_2_0_i)
);
defparam o_init_done_RNIC61M.INIT="0xDDDD";
  LUT4 \bit_cnt_RNO[0]  (
	.A(CO0),
	.B(clk_phase),
	.C(w_lcd_running),
	.D(GND),
	.Z(bit_cnt_2)
);
defparam \bit_cnt_RNO[0] .INIT="0x6060";
  LUT4 waddrlde (
	.A(frame_en),
	.B(lcd_cmd_wr),
	.C(pix_wr_d_0),
	.D(w_load_done),
	.Z(waddre_0)
);
defparam waddrlde.INIT="0x1300";
  LUT4 \bit_cnt_RNO[1]  (
	.A(CO0),
	.B(bit_cnt[1]),
	.C(clk_phase),
	.D(w_lcd_running),
	.Z(bit_cnt_1)
);
defparam \bit_cnt_RNO[1] .INIT="0x6C00";
  LUT4 \waddr_clk_RNICMU24[4]  (
	.A(empty_4),
	.B(empty_5),
	.C(empty_6),
	.D(empty_7),
	.Z(empty_16)
);
defparam \waddr_clk_RNICMU24[4] .INIT="0x8000";
  LUT4 \waddr_clk_RNI8IKC4[0]  (
	.A(empty_0),
	.B(empty_1),
	.C(empty_2),
	.D(empty_3),
	.Z(empty_15)
);
defparam \waddr_clk_RNI8IKC4[0] .INIT="0x8000";
  LUT4 \bit_cnt_RNO_0[3]  (
	.A(CO1),
	.B(bit_cnt[2]),
	.C(bit_cnt[3]),
	.D(un3_SPI_GPO),
	.Z(bit_cnt_2_0[3])
);
defparam \bit_cnt_RNO_0[3] .INIT="0x8700";
  LUT4 waddre_0_i_cZ (
	.A(waddre_0),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(waddre_0_i)
);
defparam waddre_0_i_cZ.INIT="0x5555";
  LUT4 \bit_cnt_RNO[2]  (
	.A(CO1),
	.B(bit_cnt[2]),
	.C(clk_phase),
	.D(w_lcd_running),
	.Z(bit_cnt_0)
);
defparam \bit_cnt_RNO[2] .INIT="0x6C00";
  LUT4 \waddr_RNO[8]  (
	.A(waddr[8]),
	.B(waddr_s[8]),
	.C(waddre_0),
	.D(w_load_done_i),
	.Z(waddr_0)
);
defparam \waddr_RNO[8] .INIT="0xAFAC";
  LUT4 \waddr_clk_d_RNIKDJVA[2]  (
	.A(empty_8),
	.B(empty_9),
	.C(empty_15),
	.D(empty_16),
	.Z(empty)
);
defparam \waddr_clk_d_RNIKDJVA[2] .INIT="0x8000";
  LUT4 \bit_cnt_RNO[3]  (
	.A(bit_cnt[3]),
	.B(bit_cnt_2_0[3]),
	.C(clk_phase),
	.D(w_lcd_running),
	.Z(bit_cnt_scalar)
);
defparam \bit_cnt_RNO[3] .INIT="0x3A00";
  LUT4 o_running_RNI1P7DC (
	.A(clk_phase),
	.B(empty),
	.C(un5_rd),
	.D(w_lcd_running),
	.Z(rd)
);
defparam o_running_RNI1P7DC.INIT="0x2022";
  LUT4 o_running_RNICLPBC (
	.A(empty),
	.B(un5_rd),
	.C(w_lcd_running),
	.D(GND),
	.Z(N_45_1)
);
defparam o_running_RNICLPBC.INIT="0x4545";
  LUT4 clk_phase_RNIT7VBC (
	.A(clk_phase),
	.B(empty),
	.C(un5_rd),
	.D(w_load_done),
	.Z(un1_o_running16_0)
);
defparam clk_phase_RNIT7VBC.INIT="0xA2FF";
  LUT4 \rdata_shift_RNO_cZ[0]  (
	.A(N_45_1),
	.B(rdata[0]),
	.C(GND),
	.D(GND),
	.Z(rdata_shift_RNO[0])
);
defparam \rdata_shift_RNO_cZ[0] .INIT="0x8888";
  LUT4 SPI_GPO_RNO (
	.A(lcd_spi_gpo_c),
	.B(rd),
	.C(rdata[0]),
	.D(un3_SPI_GPO),
	.Z(SPI_GPO)
);
defparam SPI_GPO_RNO.INIT="0xEEE2";
  LUT4 o_init_done_RNO (
	.A(empty),
	.B(w_lcd_init_done),
	.C(w_load_done),
	.D(GND),
	.Z(o_init_done)
);
defparam o_init_done_RNO.INIT="0xE0E0";
  LUT4 \rdata_shift_RNO[1]  (
	.A(N_45_1),
	.B(rdata[1]),
	.C(rdata_shift[0]),
	.D(GND),
	.Z(N_54)
);
defparam \rdata_shift_RNO[1] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[2]  (
	.A(N_45_1),
	.B(rdata[2]),
	.C(rdata_shift[1]),
	.D(GND),
	.Z(N_65)
);
defparam \rdata_shift_RNO[2] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[4]  (
	.A(N_45_1),
	.B(rdata[4]),
	.C(rdata_shift[3]),
	.D(GND),
	.Z(N_87)
);
defparam \rdata_shift_RNO[4] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[5]  (
	.A(N_45_1),
	.B(rdata[5]),
	.C(rdata_shift[4]),
	.D(GND),
	.Z(N_98)
);
defparam \rdata_shift_RNO[5] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[6]  (
	.A(N_45_1),
	.B(rdata[6]),
	.C(rdata_shift[5]),
	.D(GND),
	.Z(N_109)
);
defparam \rdata_shift_RNO[6] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[9]  (
	.A(N_45_1),
	.B(rdata[9]),
	.C(rdata_shift[8]),
	.D(GND),
	.Z(N_142)
);
defparam \rdata_shift_RNO[9] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[10]  (
	.A(N_45_1),
	.B(rdata[10]),
	.C(rdata_shift[9]),
	.D(GND),
	.Z(N_153)
);
defparam \rdata_shift_RNO[10] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[11]  (
	.A(N_45_1),
	.B(rdata[11]),
	.C(rdata_shift[10]),
	.D(GND),
	.Z(N_164)
);
defparam \rdata_shift_RNO[11] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO[14]  (
	.A(N_45_1),
	.B(rdata[14]),
	.C(rdata_shift[13]),
	.D(GND),
	.Z(N_197)
);
defparam \rdata_shift_RNO[14] .INIT="0xD8D8";
  LUT4 SPI_MOSI_RNO_0 (
	.A(N_45_1),
	.B(rdata[15]),
	.C(rdata_shift[14]),
	.D(GND),
	.Z(N_12)
);
defparam SPI_MOSI_RNO_0.INIT="0xD8D8";
  LUT4 \rdata_shift_RNO_cZ[13]  (
	.A(N_45_1),
	.B(rdata[13]),
	.C(rdata_shift[12]),
	.D(GND),
	.Z(rdata_shift_RNO[13])
);
defparam \rdata_shift_RNO_cZ[13] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO_cZ[12]  (
	.A(N_45_1),
	.B(rdata[12]),
	.C(rdata_shift[11]),
	.D(GND),
	.Z(rdata_shift_RNO[12])
);
defparam \rdata_shift_RNO_cZ[12] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO_cZ[8]  (
	.A(N_45_1),
	.B(rdata[8]),
	.C(rdata_shift[7]),
	.D(GND),
	.Z(rdata_shift_RNO[8])
);
defparam \rdata_shift_RNO_cZ[8] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO_cZ[7]  (
	.A(N_45_1),
	.B(rdata[7]),
	.C(rdata_shift[6]),
	.D(GND),
	.Z(rdata_shift_RNO[7])
);
defparam \rdata_shift_RNO_cZ[7] .INIT="0xD8D8";
  LUT4 \rdata_shift_RNO_cZ[3]  (
	.A(N_45_1),
	.B(rdata[3]),
	.C(rdata_shift[2]),
	.D(GND),
	.Z(rdata_shift_RNO[3])
);
defparam \rdata_shift_RNO_cZ[3] .INIT="0xD8D8";
  LUT4 o_running_RNINU4PC (
	.A(rd),
	.B(w_load_done),
	.C(GND),
	.D(GND),
	.Z(raddre_0_i)
);
defparam o_running_RNINU4PC.INIT="0xBBBB";
  LUT4 SPI_CSS_RNO (
	.A(lcd_spi_css_c),
	.B(empty),
	.C(un1_o_running16_0),
	.D(w_load_done),
	.Z(SPI_CSS)
);
defparam SPI_CSS_RNO.INIT="0xCAFA";
  LUT4 o_running_RNO (
	.A(empty),
	.B(un1_o_running16_0),
	.C(w_lcd_running),
	.D(w_load_done),
	.Z(o_running)
);
defparam o_running_RNO.INIT="0x7430";
  LUT4 SPI_MOSI_RNO (
	.A(lcd_spi_mosi_c),
	.B(N_12),
	.C(clk_phase),
	.D(w_load_done),
	.Z(SPI_MOSI)
);
defparam SPI_MOSI_RNO.INIT="0xCAFF";
  LUT4 \waddr_RNO[9]  (
	.A(waddr[9]),
	.B(waddr_cry[8]),
	.C(w_load_done_i),
	.D(GND),
	.Z(waddr_lm[9])
);
defparam \waddr_RNO[9] .INIT="0x0606";
// @55:73
  CCU2_B \waddr_cry_c_0[7]  (
	.CIN(waddr_cry[6]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[7]),
	.B1(waddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[8]),
	.S0(waddr_s[7]),
	.S1(waddr_s[8])
);
defparam \waddr_cry_c_0[7] .INIT0="0xC33C";
defparam \waddr_cry_c_0[7] .INIT1="0xC33C";
// @55:73
  CCU2_B \waddr_cry_c_0[5]  (
	.CIN(waddr_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[5]),
	.B1(waddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[6]),
	.S0(waddr_s[5]),
	.S1(waddr_s[6])
);
defparam \waddr_cry_c_0[5] .INIT0="0xC33C";
defparam \waddr_cry_c_0[5] .INIT1="0xC33C";
// @55:73
  CCU2_B \waddr_cry_c_0[3]  (
	.CIN(waddr_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[3]),
	.B1(waddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[4]),
	.S0(waddr_s[3]),
	.S1(waddr_s[4])
);
defparam \waddr_cry_c_0[3] .INIT0="0xC33C";
defparam \waddr_cry_c_0[3] .INIT1="0xC33C";
// @55:73
  CCU2_B \waddr_cry_c_0[1]  (
	.CIN(waddr_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[1]),
	.B1(waddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[2]),
	.S0(waddr_s[1]),
	.S1(waddr_s[2])
);
defparam \waddr_cry_c_0[1] .INIT0="0xC33C";
defparam \waddr_cry_c_0[1] .INIT1="0xC33C";
// @55:73
  CCU2_B \waddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(waddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(waddr_cry[0]),
	.S0(N_2),
	.S1(waddr_s[0])
);
defparam \waddr_cry_c_0[0] .INIT0="0xC33C";
defparam \waddr_cry_c_0[0] .INIT1="0xC33C";
  CCU2_B \raddr_RNO[9]  (
	.CIN(raddr_cry[8]),
	.A0(raddr[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(w_load_done_i),
	.C1(GND),
	.COUT(N_3),
	.S0(raddr_lm[9]),
	.S1(N_4)
);
defparam \raddr_RNO[9] .INIT0="0x050A";
defparam \raddr_RNO[9] .INIT1="0xC33C";
// @55:103
  CCU2_B \raddr_cry_c_0[7]  (
	.CIN(raddr_cry[6]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[7]),
	.B1(raddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[8]),
	.S0(raddr_lm[7]),
	.S1(raddr_lm[8])
);
defparam \raddr_cry_c_0[7] .INIT0="0x1144";
defparam \raddr_cry_c_0[7] .INIT1="0x1144";
// @55:103
  CCU2_B \raddr_cry_c_0[5]  (
	.CIN(raddr_cry[4]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[5]),
	.B1(raddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[6]),
	.S0(raddr_lm[5]),
	.S1(raddr_lm[6])
);
defparam \raddr_cry_c_0[5] .INIT0="0x1144";
defparam \raddr_cry_c_0[5] .INIT1="0x1144";
// @55:103
  CCU2_B \raddr_cry_c_0[3]  (
	.CIN(raddr_cry[2]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[3]),
	.B1(raddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[4]),
	.S0(raddr_lm[3]),
	.S1(raddr_lm[4])
);
defparam \raddr_cry_c_0[3] .INIT0="0x1144";
defparam \raddr_cry_c_0[3] .INIT1="0x1144";
// @55:103
  CCU2_B \raddr_cry_c_0[1]  (
	.CIN(raddr_cry[0]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[1]),
	.B1(raddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[2]),
	.S0(raddr_lm[1]),
	.S1(raddr_lm[2])
);
defparam \raddr_cry_c_0[1] .INIT0="0x1144";
defparam \raddr_cry_c_0[1] .INIT1="0x1144";
// @55:103
  CCU2_B \raddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(w_load_done_i),
	.B0(VCC),
	.B1(raddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(raddr_cry[0]),
	.S0(N_5),
	.S1(raddr_lm[0])
);
defparam \raddr_cry_c_0[0] .INIT0="0xC33C";
defparam \raddr_cry_c_0[0] .INIT1="0x1144";
// @55:179
  dpram_oled_fifo \genblk1.u_dpram_oled_fifo  (
	.pix_d2_i_m_i({pix_d2_i_m_i[14], N_3821, pix_d2_i_m_i[12:10]}),
	.w_pix_0(w_pix_0),
	.w_pix_1(w_pix_1),
	.w_pix_2(w_pix_2),
	.w_pix_3(w_pix_3),
	.w_pix_4(w_pix_4),
	.w_pix_5(w_pix_5),
	.w_pix_6(w_pix_6),
	.w_pix_7(w_pix_7),
	.w_pix_8(w_pix_8),
	.w_pix_9(w_pix_9),
	.w_pix_13(w_pix_13),
	.w_pix_15(w_pix_15),
	.raddr(raddr[7:0]),
	.waddr(waddr[7:0]),
	.rdata(rdata[15:0]),
	.clk(clk),
	.cam_pclk_c(cam_pclk_c),
	.o_pix_we_0_i(o_pix_we_0_i)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* spi_lcd_tx_0_OLED */

module lsc_ml_ice40_himax_signdet_top (
  cam_pclk,
  cam_hsync,
  cam_vsync,
  cam_data,
  cam_trig,
  cam_mclk,
  cam_scl,
  cam_sda,
  debug_scl,
  debug_sda,
  standby,
  strobe,
  spi_css,
  spi_clk,
  spi_miso,
  spi_mosi,
  lcd_spi_gpo,
  lcd_spi_clk,
  lcd_spi_css,
  lcd_spi_mosi,
  lcd_resetn,
  oled,
  REDn,
  GRNn,
  BLUn
)
;

/*  Synopsys
.origName=lsc_ml_ice40_himax_signdet_top
.langParams="USE_ML BYTE_MODE EN_I2CS EN_UART EN_DUAL_UART EN_SEQ EN_STROBE_CTL EN_FILTER EN_ONEHOT CODE_MEM LCD_TYPE C_TH ROTATE"
USE_ML=1'b0
BYTE_MODE="DISABLE"
EN_I2CS=1'b0
EN_UART=1'b1
EN_DUAL_UART=1'b1
EN_SEQ=1'b0
EN_STROBE_CTL=1'b1
EN_FILTER=1'b1
EN_ONEHOT=1'b0
CODE_MEM="TRI_SPRAM"
LCD_TYPE="OLED"
C_TH=8'ha
ROTATE=0
 */
input cam_pclk ;
input cam_hsync ;
input cam_vsync ;
input [3:0] cam_data ;
output cam_trig ;
output cam_mclk ;
output cam_scl ;
output cam_sda ;
input debug_scl ;
output debug_sda ;
output standby ;
output strobe ;
output spi_css ;
inout spi_clk /* synthesis syn_tristate = 1 */ ;
output spi_miso ;
output spi_mosi ;
output lcd_spi_gpo ;
output lcd_spi_clk ;
output lcd_spi_css ;
output lcd_spi_mosi ;
output lcd_resetn ;
output [5:0] oled ;
output REDn ;
output GRNn ;
output BLUn ;
wire cam_pclk ;
wire cam_hsync ;
wire cam_vsync ;
wire cam_trig ;
wire cam_mclk ;
wire cam_scl ;
wire cam_sda ;
wire debug_scl ;
wire debug_sda ;
wire standby ;
wire strobe ;
wire spi_css ;
wire spi_clk ;
wire spi_miso ;
wire spi_mosi ;
wire lcd_spi_gpo ;
wire lcd_spi_clk ;
wire lcd_spi_css ;
wire lcd_spi_mosi ;
wire lcd_resetn ;
wire REDn ;
wire GRNn ;
wire BLUn ;
wire [3:0] fabvar_1;
wire [3:0] fabvar_2;
wire [4:4] \g_on_en_uart.r_uart_din ;
wire [2:0] w_uart_dout;
wire [15:0] w_pix;
wire [4:4] r_uart_din_12;
wire [3:1] \g_on_en_uart.result_reading_seq ;
wire [2:0] result_reading_seq_3;
wire [3:3] \g_on_en_uart.result_reading_seq_RNO ;
wire [2:2] \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_wr_d ;
wire [0:0] \u_lsc_i2cm_himax.init_d ;
wire [3:0] cam_data_c;
wire [0:0] \u_lsc_i2cm_himax.init_d_i ;
wire [14:10] \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_d2_i_m_i ;
wire VCC ;
wire PADDO_3 ;
wire PADDT_3 ;
wire PADDO_2 ;
wire PADDT_2 ;
wire PADDO_1 ;
wire PADDT_1 ;
wire PADDO_0 ;
wire PADDT_0 ;
wire PADDO ;
wire PADDT ;
wire GND ;
wire cam_de_n ;
wire cam_de_p ;
wire clk ;
wire w_init_done ;
wire w_load_done ;
wire w_rd_done ;
wire w_init ;
wire w_obj_det ;
wire w_obj_det_trig ;
wire w_obj_search ;
wire \g_on_en_uart.r_uart_vld  ;
wire w_uart_dout_vld ;
wire w_uart_rxd ;
wire w_spi_clk ;
wire w_spi_mosi ;
wire w_strobe_req ;
wire r_lcd_running ;
wire w_lcd_mode ;
wire CO0_1 ;
wire \g_on_en_uart.frame_req_lat  ;
wire \g_on_en_uart.frame_reading  ;
wire \g_on_en_uart.result_reading8  ;
wire \g_on_en_uart.cmp_result_req8  ;
wire \g_on_en_uart.frame_req_lat8  ;
wire \g_on_en_uart.result_reading  ;
wire N_9 ;
wire N_13 ;
wire N_18 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_32 ;
wire N_33 ;
wire N_34 ;
wire N_35 ;
wire N_36 ;
wire N_37 ;
wire N_38 ;
wire N_39 ;
wire N_40 ;
wire N_41 ;
wire \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.lcd_cmd_wr  ;
wire \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.frame_en  ;
wire \g_on_en_uart.r_uart_din21  ;
wire \g_on_en_uart.un7_r_uart_vld  ;
wire N_395 ;
wire cam_pclk_c ;
wire cam_hsync_c ;
wire cam_vsync_c ;
wire debug_scl_c ;
wire spi_clk_in ;
wire cam_mclk_c ;
wire debug_sda_c ;
wire spi_css_c ;
wire spi_mosi_c ;
wire lcd_spi_gpo_c ;
wire lcd_spi_clk_c ;
wire lcd_spi_css_c ;
wire lcd_spi_mosi_c ;
wire lcd_resetn_c ;
wire \g_on_en_strobe_ctl.u_strobe_ctl.un3_o_en_strobe  ;
wire w_load_done_i ;
wire w_strobe_i ;
wire lcd_resetn_c_i ;
wire r_lcd_running_2_0_i ;
wire \g_on_en_uart.r_uart_vld_2_0_i  ;
wire \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.o_pix_we_0_i  ;
wire cam_de_p_i ;
wire w_obj_search_i ;
wire N_833 ;
wire N_834 ;
wire N_835 ;
wire N_836 ;
wire \u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out  ;
wire \u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out  ;
wire \u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep0  ;
wire \u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep1_i  ;
wire \g_on_en_strobe_ctl.u_strobe_ctl.o_en_engine  ;
wire \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.o_obj_det_rep0  ;
wire \g_on_en_uart.frame_reading_0  ;
wire \g_on_en_uart.result_reading_0  ;
wire \g_on_en_uart.frame_req_lat_0  ;
wire \g_on_en_uart.r_uart_din_scalar  ;
wire N_884_i ;
wire N_883_i ;
wire N_882_i ;
wire N_880_i ;
wire N_879_i ;
wire N_881_i ;
wire N_3817 ;
wire N_3822 ;
// @56:547
  INV \oled_obuft_RNO[5]  (
	.Z(N_884_i),
	.A(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.o_obj_det_rep0 )
);
// @42:45
  INV \oled_obuft_RNO[4]  (
	.Z(N_883_i),
	.A(\g_on_en_strobe_ctl.u_strobe_ctl.o_en_engine )
);
// @53:223
  INV spi_miso_obuft_RNO (
	.Z(N_882_i),
	.A(\u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep1_i )
);
// @46:115
  INV cam_sda_obuft_RNO (
	.Z(N_880_i),
	.A(\u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out )
);
// @46:90
  INV cam_scl_obuft_RNO (
	.Z(N_879_i),
	.A(\u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out )
);
// @53:223
  INV spi_clk_iobuf_RNO (
	.Z(N_881_i),
	.A(\u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep0 )
);
// @38:849
  FD1P3DZ r_lcd_running_Z (
	.Q(r_lcd_running),
	.D(r_lcd_running_2_0_i),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @38:469
  FD1P3DZ \g_on_en_uart.r_uart_vld_Z  (
	.Q(\g_on_en_uart.r_uart_vld ),
	.D(\g_on_en_uart.r_uart_vld_2_0_i ),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:439
  FD1P3DZ \g_on_en_uart.cmp_result_req  (
	.Q(r_uart_din_12[4]),
	.D(\g_on_en_uart.cmp_result_req8 ),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:429
  FD1P3DZ \g_on_en_uart.result_reading_seq_Z[1]  (
	.Q(\g_on_en_uart.result_reading_seq [1]),
	.D(result_reading_seq_3[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:429
  FD1P3DZ \g_on_en_uart.result_reading_seq[0]  (
	.Q(CO0_1),
	.D(result_reading_seq_3[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:429
  FD1P3DZ \g_on_en_uart.result_reading_seq_Z[3]  (
	.Q(\g_on_en_uart.result_reading_seq [3]),
	.D(\g_on_en_uart.result_reading_seq_RNO [3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:429
  FD1P3DZ \g_on_en_uart.result_reading_seq_Z[2]  (
	.Q(\g_on_en_uart.result_reading_seq [2]),
	.D(result_reading_seq_3[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:459
  FD1P3DZ \g_on_en_uart.frame_reading_Z  (
	.Q(\g_on_en_uart.frame_reading ),
	.D(\g_on_en_uart.frame_reading_0 ),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:410
  FD1P3DZ \g_on_en_uart.result_reading_Z  (
	.Q(\g_on_en_uart.result_reading ),
	.D(\g_on_en_uart.result_reading_0 ),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:398
  FD1P3DZ \g_on_en_uart.frame_req_lat_Z  (
	.Q(\g_on_en_uart.frame_req_lat ),
	.D(\g_on_en_uart.frame_req_lat_0 ),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @38:479
  FD1P3DZ \g_on_en_uart.r_uart_din_Z[4]  (
	.Q(\g_on_en_uart.r_uart_din [4]),
	.D(\g_on_en_uart.r_uart_din_scalar ),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
  LUT4 \g_on_en_uart.result_reading_seq_RNO[0]  (
	.A(CO0_1),
	.B(\g_on_en_uart.result_reading ),
	.C(GND),
	.D(GND),
	.Z(result_reading_seq_3[0])
);
defparam \g_on_en_uart.result_reading_seq_RNO[0] .INIT="0x4444";
  LUT4 cam_mclk_obuf_RNO (
	.A(clk),
	.B(w_init_done),
	.C(GND),
	.D(GND),
	.Z(cam_mclk_c)
);
defparam cam_mclk_obuf_RNO.INIT="0x2222";
  LUT4 u_io_cam_de_RNI4JI8 (
	.A(cam_de_p),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(cam_de_p_i)
);
defparam u_io_cam_de_RNI4JI8.INIT="0x5555";
  LUT4 \g_on_en_uart.result_reading_RNO_1  (
	.A(w_uart_dout[0]),
	.B(w_uart_dout[1]),
	.C(w_uart_dout[2]),
	.D(w_uart_dout_vld),
	.Z(\g_on_en_uart.result_reading8 )
);
defparam \g_on_en_uart.result_reading_RNO_1 .INIT="0x0200";
  LUT4 \g_on_en_uart.cmp_result_req_RNO  (
	.A(w_uart_dout[0]),
	.B(w_uart_dout[1]),
	.C(w_uart_dout[2]),
	.D(w_uart_dout_vld),
	.Z(\g_on_en_uart.cmp_result_req8 )
);
defparam \g_on_en_uart.cmp_result_req_RNO .INIT="0x0400";
  LUT4 \g_on_en_uart.result_reading_seq_RNIUQGS[3]  (
	.A(CO0_1),
	.B(\g_on_en_uart.result_reading_seq [1]),
	.C(\g_on_en_uart.result_reading_seq [2]),
	.D(\g_on_en_uart.result_reading_seq [3]),
	.Z(\g_on_en_uart.un7_r_uart_vld )
);
defparam \g_on_en_uart.result_reading_seq_RNIUQGS[3] .INIT="0x0001";
  LUT4 \g_on_en_uart.result_reading_RNO_0  (
	.A(CO0_1),
	.B(\g_on_en_uart.result_reading_seq [1]),
	.C(\g_on_en_uart.result_reading_seq [2]),
	.D(\g_on_en_uart.result_reading_seq [3]),
	.Z(\g_on_en_uart.r_uart_din21 )
);
defparam \g_on_en_uart.result_reading_RNO_0 .INIT="0x0020";
  LUT4 \g_on_en_uart.result_reading_seq_RNO[1]  (
	.A(CO0_1),
	.B(\g_on_en_uart.result_reading ),
	.C(\g_on_en_uart.result_reading_seq [1]),
	.D(GND),
	.Z(result_reading_seq_3[1])
);
defparam \g_on_en_uart.result_reading_seq_RNO[1] .INIT="0x4848";
  LUT4 \g_on_en_uart.frame_reading_RNO  (
	.A(\g_on_en_uart.frame_reading ),
	.B(\g_on_en_uart.frame_req_lat ),
	.C(w_rd_done),
	.D(GND),
	.Z(\g_on_en_uart.frame_reading_0 )
);
defparam \g_on_en_uart.frame_reading_RNO .INIT="0xEAEA";
  LUT4 \g_on_en_uart.result_reading_seq_RNO_cZ[3]  (
	.A(CO0_1),
	.B(\g_on_en_uart.result_reading_seq [1]),
	.C(\g_on_en_uart.result_reading_seq [2]),
	.D(\g_on_en_uart.result_reading_seq [3]),
	.Z(\g_on_en_uart.result_reading_seq_RNO [3])
);
defparam \g_on_en_uart.result_reading_seq_RNO_cZ[3] .INIT="0x7F80";
  LUT4 \g_on_en_uart.result_reading_seq_RNO[2]  (
	.A(CO0_1),
	.B(\g_on_en_uart.result_reading ),
	.C(\g_on_en_uart.result_reading_seq [1]),
	.D(\g_on_en_uart.result_reading_seq [2]),
	.Z(result_reading_seq_3[2])
);
defparam \g_on_en_uart.result_reading_seq_RNO[2] .INIT="0x4C80";
  LUT4 \g_on_en_uart.frame_req_lat_RNO_0  (
	.A(w_uart_dout[0]),
	.B(w_uart_dout[1]),
	.C(w_uart_dout[2]),
	.D(w_uart_dout_vld),
	.Z(\g_on_en_uart.frame_req_lat8 )
);
defparam \g_on_en_uart.frame_req_lat_RNO_0 .INIT="0x0900";
  LUT4 \g_on_en_uart.r_uart_vld_RNO  (
	.A(\g_on_en_uart.un7_r_uart_vld ),
	.B(r_uart_din_12[4]),
	.C(GND),
	.D(GND),
	.Z(\g_on_en_uart.r_uart_vld_2_0_i )
);
defparam \g_on_en_uart.r_uart_vld_RNO .INIT="0xDDDD";
  LUT4 \g_on_en_uart.r_uart_din_RNO[4]  (
	.A(\g_on_en_uart.frame_reading ),
	.B(\g_on_en_uart.r_uart_din [4]),
	.C(\g_on_en_uart.un7_r_uart_vld ),
	.D(r_uart_din_12[4]),
	.Z(\g_on_en_uart.r_uart_din_scalar )
);
defparam \g_on_en_uart.r_uart_din_RNO[4] .INIT="0xFF40";
  LUT4 \g_on_en_uart.result_reading_RNO  (
	.A(\g_on_en_uart.r_uart_din21 ),
	.B(\g_on_en_uart.result_reading ),
	.C(\g_on_en_uart.result_reading8 ),
	.D(GND),
	.Z(\g_on_en_uart.result_reading_0 )
);
defparam \g_on_en_uart.result_reading_RNO .INIT="0xF4F4";
  LUT4 \g_on_en_uart.frame_req_lat_RNO  (
	.A(\g_on_en_uart.frame_req_lat ),
	.B(\g_on_en_uart.frame_req_lat8 ),
	.C(w_rd_done),
	.D(GND),
	.Z(\g_on_en_uart.frame_req_lat_0 )
);
defparam \g_on_en_uart.frame_req_lat_RNO .INIT="0xCECE";
// @38:23
  IB cam_pclk_ibuf (
	.I(cam_pclk),
	.O(cam_pclk_c)
);
// @38:24
  IB cam_hsync_ibuf (
	.I(cam_hsync),
	.O(cam_hsync_c)
);
// @38:25
  IB cam_vsync_ibuf (
	.I(cam_vsync),
	.O(cam_vsync_c)
);
// @38:26
  IB \cam_data_ibuf[0]  (
	.I(cam_data[0]),
	.O(cam_data_c[0])
);
// @38:26
  IB \cam_data_ibuf[1]  (
	.I(cam_data[1]),
	.O(cam_data_c[1])
);
// @38:26
  IB \cam_data_ibuf[2]  (
	.I(cam_data[2]),
	.O(cam_data_c[2])
);
// @38:26
  IB \cam_data_ibuf[3]  (
	.I(cam_data[3]),
	.O(cam_data_c[3])
);
// @38:34
  IB debug_scl_ibuf (
	.I(debug_scl),
	.O(debug_scl_c)
);
// @38:42
  BB_B spi_clk_iobuf (
	.B(spi_clk),
	.I(w_spi_clk),
	.T_N(N_881_i),
	.O(spi_clk_in)
);
// @38:27
  OB cam_trig_obuf (
	.I(VCC),
	.O(cam_trig)
);
// @38:29
  OB cam_mclk_obuf (
	.I(cam_mclk_c),
	.O(cam_mclk)
);
// @38:31
  OBZ_B cam_scl_obuft (
	.I(GND),
	.T_N(N_879_i),
	.O(cam_scl)
);
// @38:32
  OBZ_B cam_sda_obuft (
	.I(GND),
	.T_N(N_880_i),
	.O(cam_sda)
);
// @38:35
  OB debug_sda_obuf (
	.I(debug_sda_c),
	.O(debug_sda)
);
// @38:37
  OB standby_obuf (
	.I(VCC),
	.O(standby)
);
// @38:38
  OB strobe_obuf (
	.I(w_strobe_i),
	.O(strobe)
);
// @38:41
  OB spi_css_obuf (
	.I(spi_css_c),
	.O(spi_css)
);
// @38:43
  OBZ_B spi_miso_obuft (
	.I(debug_sda_c),
	.T_N(N_882_i),
	.O(spi_miso)
);
// @38:44
  OB spi_mosi_obuf (
	.I(spi_mosi_c),
	.O(spi_mosi)
);
// @38:48
  OB lcd_spi_gpo_obuf (
	.I(lcd_spi_gpo_c),
	.O(lcd_spi_gpo)
);
// @38:49
  OB lcd_spi_clk_obuf (
	.I(lcd_spi_clk_c),
	.O(lcd_spi_clk)
);
// @38:50
  OB lcd_spi_css_obuf (
	.I(lcd_spi_css_c),
	.O(lcd_spi_css)
);
// @38:51
  OB lcd_spi_mosi_obuf (
	.I(lcd_spi_mosi_c),
	.O(lcd_spi_mosi)
);
// @38:52
  OB lcd_resetn_obuf (
	.I(lcd_resetn_c),
	.O(lcd_resetn)
);
// @38:55
  OB \oled_obuf[0]  (
	.I(GND),
	.O(oled[0])
);
// @38:55
  OB \oled_obuf[1]  (
	.I(GND),
	.O(oled[1])
);
// @38:55
  OB \oled_obuf[2]  (
	.I(GND),
	.O(oled[2])
);
// @38:55
  OB \oled_obuf[3]  (
	.I(GND),
	.O(oled[3])
);
// @38:55
  OBZ_B \oled_obuft[4]  (
	.I(GND),
	.T_N(N_883_i),
	.O(oled[4])
);
// @38:55
  OBZ_B \oled_obuft[5]  (
	.I(GND),
	.T_N(N_884_i),
	.O(oled[5])
);
// @38:828
  RGB RGB_DRIVER (
	.CURREN(VCC),
	.RGBLEDEN(VCC),
	.RGB0PWM(GND),
	.RGB1PWM(GND),
	.RGB2PWM(GND),
	.RGB2(BLUn),
	.RGB1(GRNn),
	.RGB0(REDn)
);
defparam RGB_DRIVER.RGB0_CURRENT="0b000001";
defparam RGB_DRIVER.RGB1_CURRENT="0b000001";
defparam RGB_DRIVER.RGB2_CURRENT="0b000001";
// @38:267
  HSOSC u_hfosc (
	.CLKHFPU(VCC),
	.CLKHFEN(VCC),
	.CLKHF(clk)
);
defparam u_hfosc.CLKHF_DIV="0b01";
// @38:228
  IOL_B u_io_cam_de (
	.PADDI(cam_hsync_c),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO),
	.PADDT(PADDT),
	.DI1(cam_de_n),
	.DI0(cam_de_p)
);
defparam u_io_cam_de.LATCHIN="NONE_DDR";
defparam u_io_cam_de.DDROUT="NO";
// @38:187
  IOL_B \u_io_cam_data[3]  (
	.PADDI(cam_data_c[3]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_0),
	.PADDT(PADDT_0),
	.DI1(fabvar_1[3]),
	.DI0(fabvar_2[3])
);
defparam \u_io_cam_data[3] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[3] .DDROUT="NO";
// @38:187
  IOL_B \u_io_cam_data[2]  (
	.PADDI(cam_data_c[2]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_1),
	.PADDT(PADDT_1),
	.DI1(fabvar_1[2]),
	.DI0(fabvar_2[2])
);
defparam \u_io_cam_data[2] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[2] .DDROUT="NO";
// @38:187
  IOL_B \u_io_cam_data[1]  (
	.PADDI(cam_data_c[1]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_2),
	.PADDT(PADDT_2),
	.DI1(fabvar_1[1]),
	.DI0(fabvar_2[1])
);
defparam \u_io_cam_data[1] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[1] .DDROUT="NO";
// @38:187
  IOL_B \u_io_cam_data[0]  (
	.PADDI(cam_data_c[0]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_3),
	.PADDT(PADDT_3),
	.DI1(fabvar_1[0]),
	.DI0(fabvar_2[0])
);
defparam \u_io_cam_data[0] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[0] .DDROUT="NO";
// @38:274
  ice40_himax_signdet_clkgen_0_0_0_1_2_3_7_6 u_ice40_sigdet_clkgen (
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk),
	.w_init(w_init)
);
// @38:294
  ice40_resetn u_resetn (
	.clk_i(clk),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.lcd_resetn_c(lcd_resetn_c)
);
// @38:301
  lsc_i2cm_himax_80_0s_324x324_20fps_ir_0_1_2_3_7 u_lsc_i2cm_himax (
	.init_d_i_0(\u_lsc_i2cm_himax.init_d_i [0]),
	.init_d_0(\u_lsc_i2cm_himax.init_d [0]),
	.r_sda_out(\u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out ),
	.r_scl_out(\u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out ),
	.w_init_done(w_init_done),
	.w_init(w_init),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk)
);
// @38:318
  strobe_ctl_0 \g_on_en_strobe_ctl.u_strobe_ctl  (
	.w_obj_det(w_obj_det),
	.w_obj_search_i(w_obj_search_i),
	.un3_o_en_strobe(\g_on_en_strobe_ctl.u_strobe_ctl.un3_o_en_strobe ),
	.w_obj_det_trig(w_obj_det_trig),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.cam_pclk_c(cam_pclk_c),
	.w_obj_search(w_obj_search),
	.clk(clk),
	.o_en_engine_1z(\g_on_en_strobe_ctl.u_strobe_ctl.o_en_engine )
);
// @38:339
  himax_led_strobe u_himax_led_strobe (
	.un3_o_en_strobe(\g_on_en_strobe_ctl.u_strobe_ctl.un3_o_en_strobe ),
	.w_strobe_req(w_strobe_req),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.w_obj_search_i(w_obj_search_i),
	.w_obj_search(w_obj_search),
	.w_strobe_i(w_strobe_i),
	.cam_vsync_c(cam_vsync_c),
	.cam_pclk_c(cam_pclk_c)
);
// @38:500
  lsc_uart_103_1K_0 \g_on_en_uart.u_lsc_uart  (
	.r_uart_din_0(\g_on_en_uart.r_uart_din [4]),
	.w_uart_dout(w_uart_dout[2:0]),
	.r_uart_vld(\g_on_en_uart.r_uart_vld ),
	.lcd_resetn_c(lcd_resetn_c),
	.debug_sda_c(debug_sda_c),
	.w_uart_dout_vld(w_uart_dout_vld),
	.w_uart_rxd(w_uart_rxd),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk)
);
// @38:530
  spi_loader_wrap_TRI_SPRAM_131072 u_spi_loader (
	.init_d_0(\u_lsc_i2cm_himax.init_d [0]),
	.init_d_i_0(\u_lsc_i2cm_himax.init_d_i [0]),
	.w_spi_clk(w_spi_clk),
	.clk(clk),
	.o_load_done_rep1_i(\u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep1_i ),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.o_load_done_rep0(\u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep0 ),
	.w_load_done(w_load_done),
	.spi_css_c(spi_css_c),
	.w_spi_mosi(w_spi_mosi),
	.w_load_done_i(w_load_done_i)
);
// @38:599
  ice40_himax_video_process_128_32_wide_br_Z25_layer0 \g_on_wide_br.u_ice40_himax_video_process_128_32_wide  (
	.pix_d2_i_m_i({\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_d2_i_m_i [14], N_3817, \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_d2_i_m_i [12:10]}),
	.w_pix_15(w_pix[15]),
	.w_pix_13(w_pix[13]),
	.w_pix_9(w_pix[9]),
	.w_pix_8(w_pix[8]),
	.w_pix_7(w_pix[7]),
	.w_pix_6(w_pix[6]),
	.w_pix_5(w_pix[5]),
	.w_pix_4(w_pix[4]),
	.w_pix_3(w_pix[3]),
	.w_pix_2(w_pix[2]),
	.w_pix_1(w_pix[1]),
	.w_pix_0(w_pix[0]),
	.fabvar_2(fabvar_2[3:0]),
	.pix_wr_d_0(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_wr_d [2]),
	.o_pix_we_0_i(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.o_pix_we_0_i ),
	.w_init(w_init),
	.cam_vsync_c(cam_vsync_c),
	.w_obj_det(w_obj_det),
	.w_lcd_mode(w_lcd_mode),
	.frame_en_1z(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.frame_en ),
	.cam_de_p_i(cam_de_p_i),
	.w_strobe_req(w_strobe_req),
	.r_lcd_running(r_lcd_running),
	.clk(clk),
	.lcd_cmd_wr_1z(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.lcd_cmd_wr ),
	.cam_de_p(cam_de_p),
	.w_rd_done(w_rd_done),
	.w_obj_det_trig(w_obj_det_trig),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.cam_pclk_c(cam_pclk_c),
	.o_obj_det_rep0_1z(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.o_obj_det_rep0 )
);
// @38:854
  spi_lcd_tx_0_OLED u_spi_lcd_tx (
	.w_pix_0(w_pix[0]),
	.w_pix_1(w_pix[1]),
	.w_pix_2(w_pix[2]),
	.w_pix_3(w_pix[3]),
	.w_pix_4(w_pix[4]),
	.w_pix_5(w_pix[5]),
	.w_pix_6(w_pix[6]),
	.w_pix_7(w_pix[7]),
	.w_pix_8(w_pix[8]),
	.w_pix_9(w_pix[9]),
	.w_pix_13(w_pix[13]),
	.w_pix_15(w_pix[15]),
	.pix_d2_i_m_i({\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_d2_i_m_i [14], N_3822, \g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_d2_i_m_i [12:10]}),
	.pix_wr_d_0(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.pix_wr_d [2]),
	.o_pix_we_0_i(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.o_pix_we_0_i ),
	.lcd_cmd_wr(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.lcd_cmd_wr ),
	.frame_en(\g_on_wide_br.u_ice40_himax_video_process_128_32_wide.frame_en ),
	.r_lcd_running_2_0_i(r_lcd_running_2_0_i),
	.w_uart_rxd_1z(w_uart_rxd),
	.spi_clk_in(spi_clk_in),
	.debug_scl_c(debug_scl_c),
	.spi_mosi_c(spi_mosi_c),
	.w_spi_mosi(w_spi_mosi),
	.w_load_done(w_load_done),
	.debug_sda_c(debug_sda_c),
	.w_lcd_mode(w_lcd_mode),
	.w_load_done_i(w_load_done_i),
	.lcd_spi_mosi_c(lcd_spi_mosi_c),
	.lcd_spi_css_c(lcd_spi_css_c),
	.lcd_spi_gpo_c(lcd_spi_gpo_c),
	.lcd_spi_clk_c(lcd_spi_clk_c),
	.cam_pclk_c(cam_pclk_c),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_ml_ice40_himax_signdet_top */

