

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51912|    93212|  0.262 ms|  0.470 ms|  51913|  93213|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_16_1_fu_96    |main_Pipeline_VITIS_LOOP_16_1   |    10002|    10002|  50.010 us|  50.010 us|  10002|  10002|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_1_fu_114   |main_Pipeline_VITIS_LOOP_14_1   |      206|      206|   1.039 us|   1.039 us|    206|    206|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_11_fu_123  |main_Pipeline_VITIS_LOOP_14_11  |      306|      306|   1.544 us|   1.544 us|    306|    306|       no|
        |grp_main_Pipeline_VITIS_LOOP_16_2_fu_130   |main_Pipeline_VITIS_LOOP_16_2   |      105|      105|   0.530 us|   0.530 us|    105|    105|       no|
        |grp_main_Pipeline_VITIS_LOOP_32_2_fu_138   |main_Pipeline_VITIS_LOOP_32_2   |    10004|    10004|  50.020 us|  50.020 us|  10004|  10004|       no|
        |grp_main_Pipeline_VITIS_LOOP_23_3_fu_145   |main_Pipeline_VITIS_LOOP_23_3   |      105|      105|   0.530 us|   0.530 us|    105|    105|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    21000|    51700|  210 ~ 517|          -|          -|   100|        no|
        |- VITIS_LOOP_15_1  |    10901|    21501|  109 ~ 215|          -|          -|   100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    139|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1012|   1352|    -|
|Memory           |       95|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    530|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       95|    0|    1119|   2021|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       33|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_main_Pipeline_VITIS_LOOP_14_1_fu_114   |main_Pipeline_VITIS_LOOP_14_1   |        0|   0|  251|  309|    0|
    |grp_main_Pipeline_VITIS_LOOP_14_11_fu_123  |main_Pipeline_VITIS_LOOP_14_11  |        0|   0|  281|  414|    0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_96    |main_Pipeline_VITIS_LOOP_16_1   |        0|   0|   31|   72|    0|
    |grp_main_Pipeline_VITIS_LOOP_16_2_fu_130   |main_Pipeline_VITIS_LOOP_16_2   |        0|   0|  174|  156|    0|
    |grp_main_Pipeline_VITIS_LOOP_23_3_fu_145   |main_Pipeline_VITIS_LOOP_23_3   |        0|   0|  173|  264|    0|
    |grp_main_Pipeline_VITIS_LOOP_32_2_fu_138   |main_Pipeline_VITIS_LOOP_32_2   |        0|   0|  102|  137|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                |        0|   0| 1012| 1352|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |         Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |addr_in_U   |addr_in_RAM_AUTO_1R1W  |       14|  0|   0|    0|  10000|   14|     1|       140000|
    |addr_out_U  |addr_in_RAM_AUTO_1R1W  |       14|  0|   0|    0|  10000|   14|     1|       140000|
    |data_U      |data_RAM_AUTO_1R1W     |       32|  0|   0|    0|  10000|   32|     1|       320000|
    |gold_U      |gold_RAM_AUTO_1R1W     |       32|  0|   0|    0|  10000|   32|     1|       320000|
    |w_U         |w_RAM_AUTO_1R1W        |        1|  0|   0|    0|  10000|    1|     1|        10000|
    |in_U        |w_RAM_AUTO_1R1W        |        1|  0|   0|    0|  10000|    1|     1|        10000|
    |mean_U      |w_RAM_AUTO_1R1W        |        1|  0|   0|    0|  10000|    1|     1|        10000|
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                       |       95|  0|   0|    0|  70000|   95|     7|       950000|
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_228_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln15_fu_222_p2                |         +|   0|  0|  17|          14|           7|
    |add_ln16_1_fu_179_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_167_p2                |         +|   0|  0|  17|          14|           7|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_212_p2               |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln16_fu_173_p2               |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln22_fu_233_p2               |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln24_fu_185_p2               |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln35_fu_249_p2               |      icmp|   0|  0|  17|          14|          14|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 139|          86|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |addr_in_address0   |  14|          3|   14|         42|
    |addr_in_ce0        |  14|          3|    1|          3|
    |addr_in_we0        |   9|          2|    1|          2|
    |addr_out_address0  |  14|          3|   14|         42|
    |addr_out_ce0       |  14|          3|    1|          3|
    |addr_out_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  65|         15|    1|         15|
    |data_address0      |  25|          5|   14|         70|
    |data_ce0           |  25|          5|    1|          5|
    |data_d0            |  20|          4|   32|        128|
    |data_we0           |  20|          4|    1|          4|
    |gold_address0      |  25|          5|   14|         70|
    |gold_address1      |  14|          3|   14|         42|
    |gold_ce0           |  25|          5|    1|          5|
    |gold_ce1           |  14|          3|    1|          3|
    |gold_d0            |  20|          4|   32|        128|
    |gold_we0           |  20|          4|    1|          4|
    |i_1_fu_52          |   9|          2|    7|         14|
    |i_2_fu_92          |   9|          2|    7|         14|
    |in_address0        |  20|          4|   14|         56|
    |in_ce0             |  20|          4|    1|          4|
    |in_we0             |   9|          2|    1|          2|
    |mean_address0      |  20|          4|   14|         56|
    |mean_ce0           |  20|          4|    1|          4|
    |mean_we0           |   9|          2|    1|          2|
    |phi_mul1_fu_88     |   9|          2|   14|         28|
    |phi_mul_fu_48      |   9|          2|   14|         28|
    |w_address0         |  20|          4|   14|         56|
    |w_ce0              |  20|          4|    1|          4|
    |w_we0              |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 530|        111|  234|        838|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln15_1_reg_328                                      |   7|   0|    7|          0|
    |add_ln15_reg_323                                        |  14|   0|   14|          0|
    |add_ln16_1_reg_290                                      |   7|   0|    7|          0|
    |add_ln16_reg_282                                        |  14|   0|   14|          0|
    |ap_CS_fsm                                               |  14|   0|   14|          0|
    |grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg    |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg   |   1|   0|    1|          0|
    |i_1_fu_52                                               |   7|   0|    7|          0|
    |i_2_fu_92                                               |   7|   0|    7|          0|
    |icmp_ln15_reg_316                                       |   1|   0|    1|          0|
    |icmp_ln22_reg_333                                       |   1|   0|    1|          0|
    |icmp_ln24_reg_295                                       |   1|   0|    1|          0|
    |phi_mul1_fu_88                                          |  14|   0|   14|          0|
    |phi_mul_fu_48                                           |  14|   0|   14|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 107|   0|  107|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

