<profile>

<section name = "Vivado HLS Report for 'C_drain_IO_L3_out'" level="0">
<item name = "Date">Fri May 28 08:43:00 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel3_u250</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">39944, 39944, 0.133 ms, 0.133 ms, 39944, 39944, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">39937, 39937, 10, 8, 1, 4992, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 146, -</column>
<column name="Register">-, -, 616, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_133_p2">+, 0, 0, 13, 13, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage7_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln887_fu_127_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_V_blk_n_AW">9, 2, 1, 2</column>
<column name="C_V_blk_n_B">9, 2, 1, 2</column>
<column name="C_V_blk_n_W">9, 2, 1, 2</column>
<column name="C_V_offset_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_t_V_phi_fu_100_p4">9, 2, 13, 26</column>
<column name="fifo_C_drain_local_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_reg_96">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_V_offset1_i_reg_152">58, 0, 58, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_reg_167">13, 0, 13, 0</column>
<column name="icmp_ln887_reg_163">1, 0, 1, 0</column>
<column name="icmp_ln887_reg_163_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="t_V_reg_96">13, 0, 13, 0</column>
<column name="tmp_V_2_reg_177">64, 0, 64, 0</column>
<column name="tmp_V_3_reg_182">64, 0, 64, 0</column>
<column name="tmp_V_4_reg_187">64, 0, 64, 0</column>
<column name="tmp_V_5_reg_192">64, 0, 64, 0</column>
<column name="tmp_V_6_reg_197">64, 0, 64, 0</column>
<column name="tmp_V_7_reg_202">64, 0, 64, 0</column>
<column name="tmp_V_8_reg_207">64, 0, 64, 0</column>
<column name="tmp_V_reg_172">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L3_out, return value</column>
<column name="m_axi_C_V_AWVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWADDR">out, 64, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWLEN">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWSIZE">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWBURST">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWLOCK">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWCACHE">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWPROT">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWQOS">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWREGION">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_AWUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WDATA">out, 512, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WSTRB">out, 64, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WLAST">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_WUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARVALID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARREADY">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARADDR">out, 64, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARID">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARLEN">out, 32, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARSIZE">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARBURST">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARLOCK">out, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARCACHE">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARPROT">out, 3, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARQOS">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARREGION">out, 4, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_ARUSER">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RVALID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RREADY">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RDATA">in, 512, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RLAST">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RUSER">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_RRESP">in, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BVALID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BREADY">out, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BRESP">in, 2, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BID">in, 1, m_axi, C_V, pointer</column>
<column name="m_axi_C_V_BUSER">in, 1, m_axi, C_V, pointer</column>
<column name="C_V_offset_dout">in, 64, ap_fifo, C_V_offset, pointer</column>
<column name="C_V_offset_empty_n">in, 1, ap_fifo, C_V_offset, pointer</column>
<column name="C_V_offset_read">out, 1, ap_fifo, C_V_offset, pointer</column>
<column name="fifo_C_drain_local_in_V_V_dout">in, 64, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_local_in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
