// Seed: 2186863680
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd8
) ();
  logic _id_1;
  wire  _id_2;
  assign id_2 = - -1;
  logic id_3;
  wire [-1 'b0 : id_1  #  (
      .  id_1(  1  ),
      .  id_2(  1  )
)] id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd89
) (
    id_1[1'h0 : id_4],
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign id_3[1] = id_1;
endmodule
