/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _ETSOC_NEIGH_ESR_H_
#define _ETSOC_NEIGH_ESR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: etsoc_neigh_esr                           */
/* Source filename: etsoc_neigh_esr.csr, line: 950                         */
/* Register: etsoc_neigh_esr.dummy0                                        */
#define ETSOC_NEIGH_ESR_DUMMY0_ADDRESS 0x0u
#define ETSOC_NEIGH_ESR_DUMMY0_BYTE_ADDRESS 0x0u
/* Register: etsoc_neigh_esr.dummy1                                        */
#define ETSOC_NEIGH_ESR_DUMMY1_ADDRESS 0x1u
#define ETSOC_NEIGH_ESR_DUMMY1_BYTE_ADDRESS 0x8u
/* Register: etsoc_neigh_esr.minion_boot                                   */
#define ETSOC_NEIGH_ESR_MINION_BOOT_ADDRESS 0x3u
#define ETSOC_NEIGH_ESR_MINION_BOOT_BYTE_ADDRESS 0x18u
/* Register: etsoc_neigh_esr.mprot                                         */
#define ETSOC_NEIGH_ESR_MPROT_ADDRESS 0x4u
#define ETSOC_NEIGH_ESR_MPROT_BYTE_ADDRESS 0x20u
/* Register: etsoc_neigh_esr.dummy2                                        */
#define ETSOC_NEIGH_ESR_DUMMY2_ADDRESS 0x5u
#define ETSOC_NEIGH_ESR_DUMMY2_BYTE_ADDRESS 0x28u
/* Register: etsoc_neigh_esr.dummy3                                        */
#define ETSOC_NEIGH_ESR_DUMMY3_ADDRESS 0x6u
#define ETSOC_NEIGH_ESR_DUMMY3_BYTE_ADDRESS 0x30u
/* Register: etsoc_neigh_esr.vmspagesize                                   */
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_ADDRESS 0x7u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_BYTE_ADDRESS 0x38u
/* Register: etsoc_neigh_esr.ipi_redirect_pc                               */
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_ADDRESS 0x8u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_BYTE_ADDRESS 0x40u
/* Register: etsoc_neigh_esr.pmu_ctrl                                      */
#define ETSOC_NEIGH_ESR_PMU_CTRL_ADDRESS 0xdu
#define ETSOC_NEIGH_ESR_PMU_CTRL_BYTE_ADDRESS 0x68u
/* Register: etsoc_neigh_esr.neigh_chicken                                 */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_ADDRESS 0xeu
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYTE_ADDRESS 0x70u
/* Register: etsoc_neigh_esr.icache_err_log_ctl                            */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ADDRESS 0xfu
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_BYTE_ADDRESS 0x78u
/* Union: etsoc_neigh_esr.icache_err_log_info                              */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ADDRESS 0x10u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_BYTE_ADDRESS 0x80u
/* Register: etsoc_neigh_esr.icache_err_log_info.SBE_DBE                   */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ADDRESS 0x10u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_ADDRESS 0x80u
/* Register: etsoc_neigh_esr.icache_err_log_info.ECC_Saturation            */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ADDRESS 0x10u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_ADDRESS 0x80u
/* Register: etsoc_neigh_esr.icache_err_log_address                        */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ADDRESS 0x11u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_BYTE_ADDRESS 0x88u
/* Register: etsoc_neigh_esr.icache_sbe_dbe_counts                         */
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_ADDRESS 0x12u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_BYTE_ADDRESS 0x90u
/* Register: etsoc_neigh_esr.texture_control                               */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_ADDRESS 0x1000u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_BYTE_ADDRESS 0x8000u
/* Register: etsoc_neigh_esr.texture_status                                */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_ADDRESS 0x1001u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_BYTE_ADDRESS 0x8008u
/* Register: etsoc_neigh_esr.texture_image_table_ptr                       */
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_ADDRESS 0x1002u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_BYTE_ADDRESS 0x8010u
/* Register: etsoc_neigh_esr.hactrl                                        */
#define ETSOC_NEIGH_ESR_HACTRL_ADDRESS 0x1ff0u
#define ETSOC_NEIGH_ESR_HACTRL_BYTE_ADDRESS 0xff80u
/* Register: etsoc_neigh_esr.hastatus0                                     */
#define ETSOC_NEIGH_ESR_HASTATUS0_ADDRESS 0x1ff1u
#define ETSOC_NEIGH_ESR_HASTATUS0_BYTE_ADDRESS 0xff88u
/* Register: etsoc_neigh_esr.hastatus1                                     */
#define ETSOC_NEIGH_ESR_HASTATUS1_ADDRESS 0x1ff2u
#define ETSOC_NEIGH_ESR_HASTATUS1_BYTE_ADDRESS 0xff90u
/* Register: etsoc_neigh_esr.and_or_treeL0                                 */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ADDRESS 0x1ff3u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_BYTE_ADDRESS 0xff98u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: etsoc_neigh_esr                                        */
/* Addressmap template: etsoc_neigh_esr                                    */
/* Source filename: etsoc_neigh_esr.csr, line: 24                          */
#define ETSOC_NEIGH_ESR_SIZE 0x2000u
#define ETSOC_NEIGH_ESR_BYTE_SIZE 0x10000ul
/* Register member: etsoc_neigh_esr.dummy0                                 */
/* Register type referenced: etsoc_neigh_esr::dummy0                       */
/* Register template referenced: etsoc_neigh_esr::dummy0                   */
#define ETSOC_NEIGH_ESR_DUMMY0_OFFSET 0x0u
#define ETSOC_NEIGH_ESR_DUMMY0_BYTE_OFFSET 0x0u
#define ETSOC_NEIGH_ESR_DUMMY0_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY0_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY0_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_DUMMY0_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY0_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY0_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_neigh_esr.dummy1                                 */
/* Register type referenced: etsoc_neigh_esr::dummy1                       */
/* Register template referenced: etsoc_neigh_esr::dummy1                   */
#define ETSOC_NEIGH_ESR_DUMMY1_OFFSET 0x1u
#define ETSOC_NEIGH_ESR_DUMMY1_BYTE_OFFSET 0x8u
#define ETSOC_NEIGH_ESR_DUMMY1_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY1_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_DUMMY1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_DUMMY1_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY1_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY1_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_neigh_esr.minion_boot                            */
/* Register type referenced: etsoc_neigh_esr::minion_boot                  */
/* Register template referenced: etsoc_neigh_esr::minion_boot              */
#define ETSOC_NEIGH_ESR_MINION_BOOT_OFFSET 0x3u
#define ETSOC_NEIGH_ESR_MINION_BOOT_BYTE_OFFSET 0x18u
#define ETSOC_NEIGH_ESR_MINION_BOOT_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MINION_BOOT_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MINION_BOOT_RESET_VALUE 0x0000008000001000ull
#define ETSOC_NEIGH_ESR_MINION_BOOT_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_MINION_BOOT_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_MINION_BOOT_WRITE_MASK 0x0000ffffffffffffull
/* Register member: etsoc_neigh_esr.mprot                                  */
/* Register type referenced: etsoc_neigh_esr::mprot                        */
/* Register template referenced: etsoc_neigh_esr::mprot                    */
#define ETSOC_NEIGH_ESR_MPROT_OFFSET 0x4u
#define ETSOC_NEIGH_ESR_MPROT_BYTE_OFFSET 0x20u
#define ETSOC_NEIGH_ESR_MPROT_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_RESET_VALUE 0x0000000000000003ull
#define ETSOC_NEIGH_ESR_MPROT_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_MPROT_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_MPROT_WRITE_MASK 0x000000000000007full
/* Register member: etsoc_neigh_esr.dummy2                                 */
/* Register type referenced: etsoc_neigh_esr::dummy2                       */
/* Register template referenced: etsoc_neigh_esr::dummy2                   */
#define ETSOC_NEIGH_ESR_DUMMY2_OFFSET 0x5u
#define ETSOC_NEIGH_ESR_DUMMY2_BYTE_OFFSET 0x28u
#define ETSOC_NEIGH_ESR_DUMMY2_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY2_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY2_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY2_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_neigh_esr.dummy3                                 */
/* Register type referenced: etsoc_neigh_esr::dummy3                       */
/* Register template referenced: etsoc_neigh_esr::dummy3                   */
#define ETSOC_NEIGH_ESR_DUMMY3_OFFSET 0x6u
#define ETSOC_NEIGH_ESR_DUMMY3_BYTE_OFFSET 0x30u
#define ETSOC_NEIGH_ESR_DUMMY3_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY3_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_DUMMY3_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY3_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_neigh_esr.vmspagesize                            */
/* Register type referenced: etsoc_neigh_esr::vmspagesize                  */
/* Register template referenced: etsoc_neigh_esr::vmspagesize              */
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_OFFSET 0x7u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_BYTE_OFFSET 0x38u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_RESET_MASK 0xfffffffffffffffcull
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_WRITE_MASK 0x0000000000000003ull
/* Register member: etsoc_neigh_esr.ipi_redirect_pc                        */
/* Register type referenced: etsoc_neigh_esr::ipi_redirect_pc              */
/* Register template referenced: etsoc_neigh_esr::ipi_redirect_pc          */
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_OFFSET 0x8u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_BYTE_OFFSET 0x40u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_neigh_esr.pmu_ctrl                               */
/* Register type referenced: etsoc_neigh_esr::pmu_ctrl                     */
/* Register template referenced: etsoc_neigh_esr::pmu_ctrl                 */
#define ETSOC_NEIGH_ESR_PMU_CTRL_OFFSET 0xdu
#define ETSOC_NEIGH_ESR_PMU_CTRL_BYTE_OFFSET 0x68u
#define ETSOC_NEIGH_ESR_PMU_CTRL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_PMU_CTRL_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_PMU_CTRL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_PMU_CTRL_RESET_MASK 0xfffffffffffffffeull
#define ETSOC_NEIGH_ESR_PMU_CTRL_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_PMU_CTRL_WRITE_MASK 0x0000000000000001ull
/* Register member: etsoc_neigh_esr.neigh_chicken                          */
/* Register type referenced: etsoc_neigh_esr::neigh_chicken                */
/* Register template referenced: etsoc_neigh_esr::neigh_chicken            */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_OFFSET 0xeu
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYTE_OFFSET 0x70u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_RESET_MASK 0xffffffffffffff80ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_WRITE_MASK 0x000000000000007full
/* Register member: etsoc_neigh_esr.icache_err_log_ctl                     */
/* Register type referenced: etsoc_neigh_esr::icache_err_log_ctl           */
/* Register template referenced: etsoc_neigh_esr::icache_err_log_ctl       */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_OFFSET 0xfu
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_BYTE_OFFSET 0x78u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_RESET_MASK 0xfffffffffffffff0ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_WRITE_MASK 0x000000000000000full
/* Union member: etsoc_neigh_esr.icache_err_log_info                       */
/* Union type referenced: etsoc_neigh_esr::icache_err_log_info             */
/* Union template referenced: etsoc_neigh_esr::icache_err_log_info         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_OFFSET 0x10u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_BYTE_OFFSET 0x80u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_WRITE_ACCESS 1u
/* Register member: etsoc_neigh_esr.icache_err_log_address                 */
/* Register type referenced: etsoc_neigh_esr::icache_err_log_address       */
/* Register template referenced: etsoc_neigh_esr::icache_err_log_address   */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_OFFSET 0x11u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_BYTE_OFFSET 0x88u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_neigh_esr.icache_sbe_dbe_counts                  */
/* Register type referenced: etsoc_neigh_esr::icache_sbe_dbe_counts        */
/* Register template referenced: etsoc_neigh_esr::icache_sbe_dbe_counts    */
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_OFFSET 0x12u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_BYTE_OFFSET 0x90u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_RESET_MASK 0xfffffffffffff800ull
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_WRITE_MASK 0x00000000000007ffull
/* Register member: etsoc_neigh_esr.texture_control                        */
/* Register type referenced: etsoc_neigh_esr::texture_control              */
/* Register template referenced: etsoc_neigh_esr::texture_control          */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_OFFSET 0x1000u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_BYTE_OFFSET 0x8000u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_WRITE_MASK 0x00000000000001ffull
/* Register member: etsoc_neigh_esr.texture_status                         */
/* Register type referenced: etsoc_neigh_esr::texture_status               */
/* Register template referenced: etsoc_neigh_esr::texture_status           */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_OFFSET 0x1001u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_BYTE_OFFSET 0x8008u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_neigh_esr.texture_image_table_ptr                */
/* Register type referenced: etsoc_neigh_esr::texture_image_table_ptr      */
/* Register template referenced: etsoc_neigh_esr::texture_image_table_ptr  */
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_OFFSET 0x1002u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_BYTE_OFFSET 0x8010u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_neigh_esr.hactrl                                 */
/* Register type referenced: etsoc_neigh_esr::hactrl                       */
/* Register template referenced: etsoc_neigh_esr::hactrl                   */
#define ETSOC_NEIGH_ESR_HACTRL_OFFSET 0x1ff0u
#define ETSOC_NEIGH_ESR_HACTRL_BYTE_OFFSET 0xff80u
#define ETSOC_NEIGH_ESR_HACTRL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_HACTRL_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_HACTRL_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_HACTRL_WRITE_MASK 0x0000ffffffffffffull
/* Register member: etsoc_neigh_esr.hastatus0                              */
/* Register type referenced: etsoc_neigh_esr::hastatus0                    */
/* Register template referenced: etsoc_neigh_esr::hastatus0                */
#define ETSOC_NEIGH_ESR_HASTATUS0_OFFSET 0x1ff1u
#define ETSOC_NEIGH_ESR_HASTATUS0_BYTE_OFFSET 0xff88u
#define ETSOC_NEIGH_ESR_HASTATUS0_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS0_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_HASTATUS0_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_HASTATUS0_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_HASTATUS0_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_neigh_esr.hastatus1                              */
/* Register type referenced: etsoc_neigh_esr::hastatus1                    */
/* Register template referenced: etsoc_neigh_esr::hastatus1                */
#define ETSOC_NEIGH_ESR_HASTATUS1_OFFSET 0x1ff2u
#define ETSOC_NEIGH_ESR_HASTATUS1_BYTE_OFFSET 0xff90u
#define ETSOC_NEIGH_ESR_HASTATUS1_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_HASTATUS1_RESET_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_HASTATUS1_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_HASTATUS1_WRITE_MASK 0x0000ffffffffffffull
/* Register member: etsoc_neigh_esr.and_or_treeL0                          */
/* Register type referenced: etsoc_neigh_esr::and_or_treeL0                */
/* Register template referenced: etsoc_neigh_esr::and_or_treeL0            */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_OFFSET 0x1ff3u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_BYTE_OFFSET 0xff98u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_RESET_MASK 0xfffffffffffffc00ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_WRITE_MASK 0x0000000000000000ull

/* Register type: etsoc_neigh_esr::dummy0                                  */
/* Register template: etsoc_neigh_esr::dummy0                              */
/* Source filename: etsoc_neigh_esr.csr, line: 28                          */
/* Field member: etsoc_neigh_esr::dummy0.dummy0                            */
/* Source filename: etsoc_neigh_esr.csr, line: 33                          */
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_MSB 63u
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_LSB 0u
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_WIDTH 64u
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_RESET 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_GET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_SET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY0_DUMMY0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::dummy1                                  */
/* Register template: etsoc_neigh_esr::dummy1                              */
/* Source filename: etsoc_neigh_esr.csr, line: 41                          */
/* Field member: etsoc_neigh_esr::dummy1.dummy1                            */
/* Source filename: etsoc_neigh_esr.csr, line: 47                          */
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_MSB 63u
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_LSB 0u
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_WIDTH 64u
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_RESET 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_GET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_SET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY1_DUMMY1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::minion_boot                             */
/* Register template: etsoc_neigh_esr::minion_boot                         */
/* Source filename: etsoc_neigh_esr.csr, line: 57                          */
/* Field member: etsoc_neigh_esr::minion_boot.minion_boot                  */
/* Source filename: etsoc_neigh_esr.csr, line: 62                          */
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_MSB 47u
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_LSB 0u
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_WIDTH 48u
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_RESET 0x008000001000ull
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_FIELD_MASK 0x0000ffffffffffffull
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_GET(x) \
   ((x) & 0x0000ffffffffffffull)
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_SET(x) \
   ((x) & 0x0000ffffffffffffull)
#define ETSOC_NEIGH_ESR_MINION_BOOT_MINION_BOOT_MODIFY(r, x) \
   (((x) & 0x0000ffffffffffffull) | ((r) & 0xffff000000000000ull))

/* Register type: etsoc_neigh_esr::mprot                                   */
/* Register template: etsoc_neigh_esr::mprot                               */
/* Source filename: etsoc_neigh_esr.csr, line: 75                          */
/* Field member: etsoc_neigh_esr::mprot.secure_memory                      */
/* Source filename: etsoc_neigh_esr.csr, line: 119                         */
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_MSB 6u
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_LSB 6u
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_WIDTH 1u
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_RESET 0x0u
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_FIELD_MASK 0x0000000000000040ull
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define ETSOC_NEIGH_ESR_MPROT_SECURE_MEMORY_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_neigh_esr::mprot.dram_size                          */
/* Source filename: etsoc_neigh_esr.csr, line: 105                         */
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_MSB 5u
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_LSB 4u
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_WIDTH 2u
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_RESET 0x0u
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_FIELD_MASK 0x0000000000000030ull
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_GET(x) \
   (((x) & 0x0000000000000030ull) >> 4)
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_SET(x) \
   (((x) << 4) & 0x0000000000000030ull)
#define ETSOC_NEIGH_ESR_MPROT_DRAM_SIZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: etsoc_neigh_esr::mprot.disable_osbox_access               */
/* Source filename: etsoc_neigh_esr.csr, line: 98                          */
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_MSB 3u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_LSB 3u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_WIDTH 1u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_RESET 0x0u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_FIELD_MASK 0x0000000000000008ull
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_OSBOX_ACCESS_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_neigh_esr::mprot.disable_pcie_access                */
/* Source filename: etsoc_neigh_esr.csr, line: 91                          */
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_MSB 2u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_LSB 2u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_WIDTH 1u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_RESET 0x0u
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_MPROT_DISABLE_PCIE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::mprot.io_access_mode                     */
/* Source filename: etsoc_neigh_esr.csr, line: 80                          */
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_MSB 1u
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_LSB 0u
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_WIDTH 2u
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_RESET 0x3u
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_FIELD_MASK 0x0000000000000003ull
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_GET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_SET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_NEIGH_ESR_MPROT_IO_ACCESS_MODE_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: etsoc_neigh_esr::dummy2                                  */
/* Register template: etsoc_neigh_esr::dummy2                              */
/* Source filename: etsoc_neigh_esr.csr, line: 130                         */
/* Field member: etsoc_neigh_esr::dummy2.dummy2                            */
/* Source filename: etsoc_neigh_esr.csr, line: 135                         */
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_MSB 63u
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_LSB 0u
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_WIDTH 64u
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_GET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_SET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY2_DUMMY2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::dummy3                                  */
/* Register template: etsoc_neigh_esr::dummy3                              */
/* Source filename: etsoc_neigh_esr.csr, line: 142                         */
/* Field member: etsoc_neigh_esr::dummy3.dummy3                            */
/* Source filename: etsoc_neigh_esr.csr, line: 148                         */
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_MSB 63u
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_LSB 0u
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_WIDTH 64u
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_GET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_SET(x) ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_DUMMY3_DUMMY3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::vmspagesize                             */
/* Register template: etsoc_neigh_esr::vmspagesize                         */
/* Source filename: etsoc_neigh_esr.csr, line: 157                         */
/* Field member: etsoc_neigh_esr::vmspagesize.vmspagesize                  */
/* Source filename: etsoc_neigh_esr.csr, line: 162                         */
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_MSB 1u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_LSB 0u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_WIDTH 2u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_FIELD_MASK 0x0000000000000003ull
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_GET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_SET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_NEIGH_ESR_VMSPAGESIZE_VMSPAGESIZE_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: etsoc_neigh_esr::ipi_redirect_pc                         */
/* Register template: etsoc_neigh_esr::ipi_redirect_pc                     */
/* Source filename: etsoc_neigh_esr.csr, line: 181                         */
/* Field member: etsoc_neigh_esr::ipi_redirect_pc.ipi_redirect_pc          */
/* Source filename: etsoc_neigh_esr.csr, line: 186                         */
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_MSB 63u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_LSB 0u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_WIDTH 64u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_IPI_REDIRECT_PC_IPI_REDIRECT_PC_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::pmu_ctrl                                */
/* Register template: etsoc_neigh_esr::pmu_ctrl                            */
/* Source filename: etsoc_neigh_esr.csr, line: 201                         */
/* Field member: etsoc_neigh_esr::pmu_ctrl.disable_clock                   */
/* Source filename: etsoc_neigh_esr.csr, line: 206                         */
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_MSB 0u
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_LSB 0u
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_WIDTH 1u
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_PMU_CTRL_DISABLE_CLOCK_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_neigh_esr::neigh_chicken                           */
/* Register template: etsoc_neigh_esr::neigh_chicken                       */
/* Source filename: etsoc_neigh_esr.csr, line: 212                         */
/* Field member: etsoc_neigh_esr::neigh_chicken.agent_forced               */
/* Source filename: etsoc_neigh_esr.csr, line: 258                         */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_MSB 6u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_LSB 6u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_WIDTH 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_FIELD_MASK 0x0000000000000040ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_AGENT_FORCED_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_neigh_esr::neigh_chicken.force_all_agents           */
/* Source filename: etsoc_neigh_esr.csr, line: 250                         */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_MSB 5u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_LSB 5u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_WIDTH 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_FIELD_MASK 0x0000000000000020ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_ALL_AGENTS_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_neigh_esr::neigh_chicken.dest_fifo                  */
/* Source filename: etsoc_neigh_esr.csr, line: 240                         */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_MSB 4u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_LSB 3u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_WIDTH 2u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_FIELD_MASK 0x0000000000000018ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_GET(x) \
   (((x) & 0x0000000000000018ull) >> 3)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_SET(x) \
   (((x) << 3) & 0x0000000000000018ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_DEST_FIFO_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000018ull) | ((r) & 0xffffffffffffffe7ull))
/* Field member: etsoc_neigh_esr::neigh_chicken.force_dest_fifo            */
/* Source filename: etsoc_neigh_esr.csr, line: 231                         */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_MSB 2u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_LSB 2u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_WIDTH 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_FORCE_DEST_FIFO_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::neigh_chicken.bypass_dcache              */
/* Source filename: etsoc_neigh_esr.csr, line: 224                         */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_MSB 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_LSB 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_WIDTH 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_DCACHE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_neigh_esr::neigh_chicken.bypass_icache              */
/* Source filename: etsoc_neigh_esr.csr, line: 217                         */
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_MSB 0u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_LSB 0u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_WIDTH 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_NEIGH_CHICKEN_BYPASS_ICACHE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_neigh_esr::icache_err_log_ctl                      */
/* Register template: etsoc_neigh_esr::icache_err_log_ctl                  */
/* Source filename: etsoc_neigh_esr.csr, line: 266                         */
/* Field member: etsoc_neigh_esr::icache_err_log_ctl.err_response_enable   */
/* Source filename: etsoc_neigh_esr.csr, line: 295                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_MSB 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_LSB 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_neigh_esr::icache_err_log_ctl.err_interrupt_enable  */
/* Source filename: etsoc_neigh_esr.csr, line: 271                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_MSB 2u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_LSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_WIDTH 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_FIELD_MASK 0x0000000000000007ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_GET(x) \
   ((x) & 0x0000000000000007ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_SET(x) \
   ((x) & 0x0000000000000007ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Union type: etsoc_neigh_esr::icache_err_log_info                        */
/* Union template: etsoc_neigh_esr::icache_err_log_info                    */
/* Source filename: etsoc_neigh_esr.csr, line: 307                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SIZE 0x1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_BYTE_SIZE 0x8u
/* Register member: etsoc_neigh_esr::icache_err_log_info.SBE_DBE           */
/* Register type referenced: etsoc_neigh_esr::icache_err_log_info::SBE_DBE */
/* Register template referenced: etsoc_neigh_esr::icache_err_log_info::SBE_DBE */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_OFFSET 0x0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_OFFSET 0x0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_RESET_MASK 0xffff00fffffe0000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WRITE_MASK 0x0000ff000001ffffull
/* Register member: etsoc_neigh_esr::icache_err_log_info.ECC_Saturation    */
/* Register type referenced: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation */
/* Register template referenced: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_OFFSET 0x0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_OFFSET 0x0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_RESET_VALUE 0x0000000000000000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_RESET_MASK 0xffefffffffffff00ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_READ_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_WRITE_MASK 0x00100000000000ffull

/* Register type: etsoc_neigh_esr::icache_err_log_info::SBE_DBE            */
/* Register template: etsoc_neigh_esr::icache_err_log_info::SBE_DBE        */
/* Source filename: etsoc_neigh_esr.csr, line: 323                         */
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.error_bits  */
/* Source filename: etsoc_neigh_esr.csr, line: 394                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_MSB 47u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_LSB 40u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_WIDTH 8u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_FIELD_MASK 0x0000ff0000000000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.way         */
/* Source filename: etsoc_neigh_esr.csr, line: 387                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_MSB 16u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_LSB 15u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_WIDTH 2u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_FIELD_MASK 0x0000000000018000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_GET(x) \
   (((x) & 0x0000000000018000ull) >> 15)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_SET(x) \
   (((x) << 15) & 0x0000000000018000ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000018000ull) | ((r) & 0xfffffffffffe7fffull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.set         */
/* Source filename: etsoc_neigh_esr.csr, line: 380                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_MSB 14u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_LSB 8u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_WIDTH 7u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_FIELD_MASK 0x0000000000007f00ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_GET(x) \
   (((x) & 0x0000000000007f00ull) >> 8)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_SET(x) \
   (((x) << 8) & 0x0000000000007f00ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000007f00ull) | ((r) & 0xffffffffffff80ffull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.code        */
/* Source filename: etsoc_neigh_esr.csr, line: 370                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_MSB 7u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_LSB 4u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_WIDTH 4u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.imprecise   */
/* Source filename: etsoc_neigh_esr.csr, line: 361                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_MSB 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_LSB 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.enabled     */
/* Source filename: etsoc_neigh_esr.csr, line: 351                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_MSB 2u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_LSB 2u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.multiple    */
/* Source filename: etsoc_neigh_esr.csr, line: 339                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_MSB 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_LSB 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::SBE_DBE.valid       */
/* Source filename: etsoc_neigh_esr.csr, line: 331                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_MSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_LSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation     */
/* Register template: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation */
/* Source filename: etsoc_neigh_esr.csr, line: 403                         */
/* Field member: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation.err_count */
/* Source filename: etsoc_neigh_esr.csr, line: 457                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_MSB 52u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_LSB 52u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_FIELD_MASK 0x0010000000000000ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_GET(x) \
   (((x) & 0x0010000000000000ull) >> 52)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_SET(x) \
   (((x) << 52) & 0x0010000000000000ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_MODIFY(r, x) \
   ((((x) << 52) & 0x0010000000000000ull) | ((r) & 0xffefffffffffffffull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation.code */
/* Source filename: etsoc_neigh_esr.csr, line: 448                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_MSB 7u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_LSB 4u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_WIDTH 4u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation.imprecise */
/* Source filename: etsoc_neigh_esr.csr, line: 439                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_MSB 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_LSB 3u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation.enabled */
/* Source filename: etsoc_neigh_esr.csr, line: 429                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_MSB 2u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_LSB 2u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation.multiple */
/* Source filename: etsoc_neigh_esr.csr, line: 417                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_MSB 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_LSB 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_neigh_esr::icache_err_log_info::ECC_Saturation.valid */
/* Source filename: etsoc_neigh_esr.csr, line: 409                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_MSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_LSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_WIDTH 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_neigh_esr::icache_err_log_address                  */
/* Register template: etsoc_neigh_esr::icache_err_log_address              */
/* Source filename: etsoc_neigh_esr.csr, line: 469                         */
/* Field member: etsoc_neigh_esr::icache_err_log_address.icache_err_log_address */
/* Source filename: etsoc_neigh_esr.csr, line: 475                         */
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_MSB 63u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_LSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_WIDTH 64u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::icache_sbe_dbe_counts                   */
/* Register template: etsoc_neigh_esr::icache_sbe_dbe_counts               */
/* Source filename: etsoc_neigh_esr.csr, line: 486                         */
/* Field member: etsoc_neigh_esr::icache_sbe_dbe_counts.dbe_counts         */
/* Source filename: etsoc_neigh_esr.csr, line: 513                         */
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_MSB 10u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_LSB 8u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_WIDTH 3u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_FIELD_MASK 0x0000000000000700ull
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_GET(x) \
   (((x) & 0x0000000000000700ull) >> 8)
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_SET(x) \
   (((x) << 8) & 0x0000000000000700ull)
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: etsoc_neigh_esr::icache_sbe_dbe_counts.sbe_counts         */
/* Source filename: etsoc_neigh_esr.csr, line: 506                         */
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_MSB 7u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_LSB 0u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_WIDTH 8u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_FIELD_MASK 0x00000000000000ffull
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_NEIGH_ESR_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_neigh_esr::texture_control                         */
/* Register template: etsoc_neigh_esr::texture_control                     */
/* Source filename: etsoc_neigh_esr.csr, line: 521                         */
/* Field member: etsoc_neigh_esr::texture_control.tb_only_lod0             */
/* Source filename: etsoc_neigh_esr.csr, line: 590                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_MSB 8u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_LSB 8u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_FIELD_MASK 0x0000000000000100ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_ONLY_LOD0_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_neigh_esr::texture_control.tb_single_tbpull         */
/* Source filename: etsoc_neigh_esr.csr, line: 583                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_MSB 7u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_LSB 7u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_FIELD_MASK 0x0000000000000080ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TBPULL_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_neigh_esr::texture_control.tb_disable_mipmap        */
/* Source filename: etsoc_neigh_esr.csr, line: 576                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_MSB 6u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_LSB 6u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_FIELD_MASK 0x0000000000000040ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_neigh_esr::texture_control.tb_disable_aniso         */
/* Source filename: etsoc_neigh_esr.csr, line: 569                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_MSB 5u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_LSB 5u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_FIELD_MASK 0x0000000000000020ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_DISABLE_ANISO_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_neigh_esr::texture_control.tb_single_texel          */
/* Source filename: etsoc_neigh_esr.csr, line: 561                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_MSB 4u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_LSB 4u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_FIELD_MASK 0x0000000000000010ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_TEXEL_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_neigh_esr::texture_control.tb_single_l2req          */
/* Source filename: etsoc_neigh_esr.csr, line: 553                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_MSB 3u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_LSB 3u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_FIELD_MASK 0x0000000000000008ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_SINGLE_L2REQ_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_neigh_esr::texture_control.tb_ignore_cg             */
/* Source filename: etsoc_neigh_esr.csr, line: 544                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_MSB 2u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_LSB 2u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_IGNORE_CG_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::texture_control.tb_force_cg              */
/* Source filename: etsoc_neigh_esr.csr, line: 536                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_MSB 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_LSB 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_FIELD_MASK 0x0000000000000002ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_FORCE_CG_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_neigh_esr::texture_control.tb_en                    */
/* Source filename: etsoc_neigh_esr.csr, line: 529                         */
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_MSB 0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_LSB 0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_TEXTURE_CONTROL_TB_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_neigh_esr::texture_status                          */
/* Register template: etsoc_neigh_esr::texture_status                      */
/* Source filename: etsoc_neigh_esr.csr, line: 598                         */
/* Field member: etsoc_neigh_esr::texture_status.tb_obuff_full             */
/* Source filename: etsoc_neigh_esr.csr, line: 643                         */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_MSB 11u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_LSB 11u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_FIELD_MASK 0x0000000000000800ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_OBUFF_FULL_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_neigh_esr::texture_status.tb_inf_tbpull_req         */
/* Source filename: etsoc_neigh_esr.csr, line: 635                         */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_MSB 10u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_LSB 8u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_WIDTH 3u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_FIELD_MASK 0x0000000000000700ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_GET(x) \
   (((x) & 0x0000000000000700ull) >> 8)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_SET(x) \
   (((x) << 8) & 0x0000000000000700ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_INF_TBPULL_REQ_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: etsoc_neigh_esr::texture_status.tb_ibuff_oc               */
/* Source filename: etsoc_neigh_esr.csr, line: 627                         */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_MSB 7u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_LSB 3u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_WIDTH 5u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_RESET 0x00u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_FIELD_MASK 0x00000000000000f8ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_GET(x) \
   (((x) & 0x00000000000000f8ull) >> 3)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_SET(x) \
   (((x) << 3) & 0x00000000000000f8ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IBUFF_OC_MODIFY(r, x) \
   ((((x) << 3) & 0x00000000000000f8ull) | ((r) & 0xffffffffffffff07ull))
/* Field member: etsoc_neigh_esr::texture_status.tb_texsend_fifo           */
/* Source filename: etsoc_neigh_esr.csr, line: 620                         */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_MSB 2u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_LSB 2u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_TEXSEND_FIFO_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::texture_status.tb_idle                   */
/* Source filename: etsoc_neigh_esr.csr, line: 613                         */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_MSB 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_LSB 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_IDLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_neigh_esr::texture_status.tb_en                     */
/* Source filename: etsoc_neigh_esr.csr, line: 606                         */
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_MSB 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_LSB 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_WIDTH 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_RESET 0x0u
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_TEXTURE_STATUS_TB_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_neigh_esr::texture_image_table_ptr                 */
/* Register template: etsoc_neigh_esr::texture_image_table_ptr             */
/* Source filename: etsoc_neigh_esr.csr, line: 651                         */
/* Field member: etsoc_neigh_esr::texture_image_table_ptr.texture_image_table_ptr */
/* Source filename: etsoc_neigh_esr.csr, line: 656                         */
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_MSB 63u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_LSB 0u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_WIDTH 64u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_NEIGH_ESR_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_neigh_esr::hactrl                                  */
/* Register template: etsoc_neigh_esr::hactrl                              */
/* Source filename: etsoc_neigh_esr.csr, line: 670                         */
/* Field member: etsoc_neigh_esr::hactrl.resethalt                         */
/* Source filename: etsoc_neigh_esr.csr, line: 711                         */
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_MSB 47u
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_LSB 32u
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_WIDTH 16u
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_NEIGH_ESR_HACTRL_RESETHALT_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_neigh_esr::hactrl.hartmask                          */
/* Source filename: etsoc_neigh_esr.csr, line: 695                         */
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_MSB 31u
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_LSB 16u
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_WIDTH 16u
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_NEIGH_ESR_HACTRL_HARTMASK_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_neigh_esr::hactrl.hawindow                          */
/* Source filename: etsoc_neigh_esr.csr, line: 683                         */
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_MSB 15u
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_LSB 0u
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_WIDTH 16u
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_FIELD_MASK 0x000000000000ffffull
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_GET(x) ((x) & 0x000000000000ffffull)
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_SET(x) ((x) & 0x000000000000ffffull)
#define ETSOC_NEIGH_ESR_HACTRL_HAWINDOW_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_neigh_esr::hastatus0                               */
/* Register template: etsoc_neigh_esr::hastatus0                           */
/* Source filename: etsoc_neigh_esr.csr, line: 726                         */
/* Field member: etsoc_neigh_esr::hastatus0.havereset                      */
/* Source filename: etsoc_neigh_esr.csr, line: 767                         */
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_MSB 63u
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_LSB 48u
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_FIELD_MASK 0xffff000000000000ull
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define ETSOC_NEIGH_ESR_HASTATUS0_HAVERESET_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_neigh_esr::hastatus0.resumeack                      */
/* Source filename: etsoc_neigh_esr.csr, line: 756                         */
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_MSB 47u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_LSB 32u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_NEIGH_ESR_HASTATUS0_RESUMEACK_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_neigh_esr::hastatus0.running                        */
/* Source filename: etsoc_neigh_esr.csr, line: 746                         */
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_MSB 31u
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_LSB 16u
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_NEIGH_ESR_HASTATUS0_RUNNING_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_neigh_esr::hastatus0.halted                         */
/* Source filename: etsoc_neigh_esr.csr, line: 736                         */
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_MSB 15u
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_LSB 0u
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_FIELD_MASK 0x000000000000ffffull
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_GET(x) ((x) & 0x000000000000ffffull)
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_SET(x) ((x) & 0x000000000000ffffull)
#define ETSOC_NEIGH_ESR_HASTATUS0_HALTED_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_neigh_esr::hastatus1                               */
/* Register template: etsoc_neigh_esr::hastatus1                           */
/* Source filename: etsoc_neigh_esr.csr, line: 788                         */
/* Field member: etsoc_neigh_esr::hastatus1.error                          */
/* Source filename: etsoc_neigh_esr.csr, line: 821                         */
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_MSB 47u
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_LSB 32u
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_NEIGH_ESR_HASTATUS1_ERROR_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_neigh_esr::hastatus1.exception                      */
/* Source filename: etsoc_neigh_esr.csr, line: 809                         */
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_MSB 31u
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_LSB 16u
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_NEIGH_ESR_HASTATUS1_EXCEPTION_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_neigh_esr::hastatus1.busy                           */
/* Source filename: etsoc_neigh_esr.csr, line: 799                         */
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_MSB 15u
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_LSB 0u
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_WIDTH 16u
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_WRITE_ACCESS 1u
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_RESET 0x0000u
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_FIELD_MASK 0x000000000000ffffull
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_GET(x) ((x) & 0x000000000000ffffull)
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_SET(x) ((x) & 0x000000000000ffffull)
#define ETSOC_NEIGH_ESR_HASTATUS1_BUSY_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_neigh_esr::and_or_treeL0                           */
/* Register template: etsoc_neigh_esr::and_or_treeL0                       */
/* Source filename: etsoc_neigh_esr.csr, line: 837                         */
/* Field member: etsoc_neigh_esr::and_or_treeL0.anyselected                */
/* Source filename: etsoc_neigh_esr.csr, line: 940                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_MSB 9u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_LSB 9u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_FIELD_MASK 0x0000000000000200ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYSELECTED_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.anyunavailable             */
/* Source filename: etsoc_neigh_esr.csr, line: 929                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_MSB 8u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_LSB 8u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_FIELD_MASK 0x0000000000000100ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYUNAVAILABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.allhavereset               */
/* Source filename: etsoc_neigh_esr.csr, line: 919                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_MSB 7u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_LSB 7u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_FIELD_MASK 0x0000000000000080ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHAVERESET_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_neigh_esr::and_or_treeL0.anyhavereset               */
/* Source filename: etsoc_neigh_esr.csr, line: 909                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_MSB 6u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_LSB 6u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_FIELD_MASK 0x0000000000000040ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHAVERESET_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.allresumeack               */
/* Source filename: etsoc_neigh_esr.csr, line: 899                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_MSB 5u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_LSB 5u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_FIELD_MASK 0x0000000000000020ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRESUMEACK_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.anyresumeack               */
/* Source filename: etsoc_neigh_esr.csr, line: 889                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_MSB 4u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_LSB 4u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_FIELD_MASK 0x0000000000000010ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRESUMEACK_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.allrunning                 */
/* Source filename: etsoc_neigh_esr.csr, line: 879                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_MSB 3u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_LSB 3u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_FIELD_MASK 0x0000000000000008ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLRUNNING_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.anyrunning                 */
/* Source filename: etsoc_neigh_esr.csr, line: 869                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_MSB 2u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_LSB 2u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_FIELD_MASK 0x0000000000000004ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYRUNNING_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.allhalted                  */
/* Source filename: etsoc_neigh_esr.csr, line: 859                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_MSB 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_LSB 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_FIELD_MASK 0x0000000000000002ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ALLHALTED_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_neigh_esr::and_or_treeL0.anyhalted                  */
/* Source filename: etsoc_neigh_esr.csr, line: 849                         */
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_MSB 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_LSB 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_WIDTH 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_READ_ACCESS 1u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_WRITE_ACCESS 0u
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_FIELD_MASK 0x0000000000000001ull
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_NEIGH_ESR_AND_OR_TREEL0_ANYHALTED_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Union: etsoc_neigh_esr::icache_err_log_info                 */
/* Source filename: etsoc_neigh_esr.csr, line: 307                         */
typedef union {
   volatile uint64_t SBE_DBE; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_Saturation; /**< Offset 0x0 (R/W) */
} Etsoc_neigh_esr_icache_err_log_info, *PTR_Etsoc_neigh_esr_icache_err_log_info;

/* Typedef for Addressmap: etsoc_neigh_esr                                 */
/* Source filename: etsoc_neigh_esr.csr, line: 950                         */
typedef struct {
   volatile uint64_t dummy0; /**< Offset 0x0 (R/W) */
   volatile uint64_t dummy1; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x8];
   volatile uint64_t minion_boot; /**< Offset 0x18 (R/W) */
   volatile uint64_t mprot; /**< Offset 0x20 (R/W) */
   volatile uint64_t dummy2; /**< Offset 0x28 (R/W) */
   volatile uint64_t dummy3; /**< Offset 0x30 (R) */
   volatile uint64_t vmspagesize; /**< Offset 0x38 (R/W) */
   volatile uint64_t ipi_redirect_pc; /**< Offset 0x40 (R/W) */
   uint8_t _pad1[0x20];
   volatile uint64_t pmu_ctrl; /**< Offset 0x68 (R/W) */
   volatile uint64_t neigh_chicken; /**< Offset 0x70 (R/W) */
   volatile uint64_t icache_err_log_ctl; /**< Offset 0x78 (R/W) */
   Etsoc_neigh_esr_icache_err_log_info icache_err_log_info; /**< Offset 0x80 (R/W) */
   volatile uint64_t icache_err_log_address; /**< Offset 0x88 (R) */
   volatile uint64_t icache_sbe_dbe_counts; /**< Offset 0x90 (R/W) */
   uint8_t _pad2[0x7f68];
   volatile uint64_t texture_control; /**< Offset 0x8000 (R/W) */
   volatile uint64_t texture_status; /**< Offset 0x8008 (R) */
   volatile uint64_t texture_image_table_ptr; /**< Offset 0x8010 (R/W) */
   uint8_t _pad3[0x7f68];
   volatile uint64_t hactrl; /**< Offset 0xff80 (R/W) */
   volatile uint64_t hastatus0; /**< Offset 0xff88 (R) */
   volatile uint64_t hastatus1; /**< Offset 0xff90 (R/W) */
   volatile uint64_t and_or_treeL0; /**< Offset 0xff98 (R) */
   uint8_t _pad4[0x60];
} Etsoc_neigh_esr, *PTR_Etsoc_neigh_esr;

#endif
