Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'ALU'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx25-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o ALU_map.ncd ALU.ngd ALU.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun Aug  2 00:26:29 2015

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
