TimeQuest Timing Analyzer report for spi
Wed Oct 05 22:51:51 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst6'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Setup: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Hold: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Hold: 'inst6'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'inst6'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'inst6'
 33. Slow 1200mV 0C Model Setup: 'clock'
 34. Slow 1200mV 0C Model Setup: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 35. Slow 1200mV 0C Model Hold: 'clock'
 36. Slow 1200mV 0C Model Hold: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 37. Slow 1200mV 0C Model Hold: 'inst6'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'inst6'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'inst6'
 52. Fast 1200mV 0C Model Setup: 'clock'
 53. Fast 1200mV 0C Model Setup: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 54. Fast 1200mV 0C Model Hold: 'clock'
 55. Fast 1200mV 0C Model Hold: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 56. Fast 1200mV 0C Model Hold: 'inst6'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'inst6'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; spi                                                ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX15BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; Clock Name                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                             ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; clock                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                           ;
; inst6                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { inst6 }                                                                                           ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] } ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 376.51 MHz ; 376.51 MHz      ; inst6      ;                                                               ;
; 568.5 MHz  ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                      ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst6                                                                                           ; -0.828 ; -2.343        ;
; clock                                                                                           ; -0.759 ; -3.033        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.331  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                           ; -0.994 ; -3.976        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -0.323 ; -0.323        ;
; inst6                                                                                           ; 0.375  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                           ; -3.000 ; -7.000        ;
; inst6                                                                                           ; -1.000 ; -4.000        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.828 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.292      ; 1.615      ;
; -0.719 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.065     ; 1.649      ;
; -0.684 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.292      ; 1.471      ;
; -0.620 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.065     ; 1.550      ;
; -0.606 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 1.000        ; -0.065     ; 1.536      ;
; -0.190 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst6        ; inst6       ; 1.000        ; -0.065     ; 1.120      ;
; -0.183 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 1.000        ; -0.065     ; 1.113      ;
; -0.182 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.292      ; 0.969      ;
; 0.234  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.065     ; 0.696      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.759 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.733      ;
; -0.759 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.733      ;
; -0.759 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.733      ;
; -0.756 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.038     ; 1.733      ;
; -0.620 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.594      ;
; -0.620 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.594      ;
; -0.620 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.594      ;
; -0.617 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.038     ; 1.594      ;
; -0.564 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.038     ; 1.541      ;
; -0.534 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.508      ;
; -0.528 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.502      ;
; -0.488 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.041     ; 1.462      ;
; -0.059 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 2.056      ; 2.809      ;
; 0.125  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 2.056      ; 2.625      ;
; 0.496  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.056      ; 2.754      ;
; 0.518  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.056      ; 2.732      ;
; 0.609  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 2.056      ; 2.141      ;
; 0.615  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 2.056      ; 2.135      ;
; 0.985  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.056      ; 2.265      ;
; 1.107  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.056      ; 2.143      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                        ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.331 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.436      ; 1.809      ;
; 0.841 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.436      ; 1.799      ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.994 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.145      ; 1.527      ;
; -0.994 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.145      ; 1.527      ;
; -0.994 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.145      ; 1.527      ;
; -0.994 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.145      ; 1.527      ;
; -0.382 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.145      ; 1.639      ;
; -0.382 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.145      ; 1.639      ;
; -0.382 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.145      ; 1.639      ;
; -0.382 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.145      ; 1.639      ;
; 0.545  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.038      ; 0.740      ;
; 0.591  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.038      ; 0.786      ;
; 0.859  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.057      ;
; 0.875  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.073      ;
; 0.969  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.167      ;
; 1.065  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.038      ; 1.260      ;
; 1.130  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.328      ;
; 1.202  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.400      ;
; 1.202  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.400      ;
; 1.202  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.400      ;
; 1.401  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.599      ;
; 1.401  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.041      ; 1.599      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                          ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.323 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.514      ; 1.557      ;
; 0.222  ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.514      ; 1.602      ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.065      ; 0.597      ;
; 0.670 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.437      ; 0.784      ;
; 0.718 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst6        ; inst6       ; 0.000        ; 0.065      ; 0.940      ;
; 0.721 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 0.000        ; 0.065      ; 0.943      ;
; 0.988 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 0.000        ; 0.065      ; 1.210      ;
; 0.990 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.065      ; 1.212      ;
; 0.995 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.065      ; 1.217      ;
; 1.021 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.437      ; 1.135      ;
; 1.048 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.437      ; 1.162      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                   ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                   ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst6'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Fall       ; inst3                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; inst6 ; Fall       ; inst3                                                                                           ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; inst6 ; Fall       ; inst3                                                                                           ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6~clkctrl|inclk[0]                                                                          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6~clkctrl|outclk                                                                            ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst3|clk                                                                                       ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6|q                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6|q                                                                                         ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst3|clk                                                                                       ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6~clkctrl|inclk[0]                                                                          ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6~clkctrl|outclk                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|dataa   ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|clk                                                       ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|combout ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|clk                                                       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|dataa   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; inst6      ; 2.721 ; 3.155 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; 2.721 ; 3.155 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; 2.131 ; 2.602 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; 2.480 ; 2.920 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; 1.934 ; 2.393 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; 2.190 ; 2.647 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; 2.148 ; 2.599 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; 2.024 ; 2.488 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; 2.006 ; 2.453 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; inst6      ; -1.481 ; -1.908 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; -2.202 ; -2.632 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; -1.669 ; -2.106 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; -1.974 ; -2.399 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; -1.481 ; -1.908 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; -1.714 ; -2.159 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; -1.679 ; -2.106 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; -1.569 ; -1.997 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; -1.552 ; -1.966 ; Fall       ; inst6           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 3.056 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 5.944 ; 5.867 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 2.988 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 2.967 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 5.734 ; 5.656 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 2.897 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 415.28 MHz ; 415.28 MHz      ; inst6      ;                                                               ;
; 631.31 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst6                                                                                           ; -0.704 ; -1.728        ;
; clock                                                                                           ; -0.584 ; -2.331        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.368  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                           ; -0.932 ; -3.728        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -0.320 ; -0.320        ;
; inst6                                                                                           ; 0.334  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                           ; -3.000 ; -7.000        ;
; inst6                                                                                           ; -1.000 ; -4.000        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.704 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.241      ; 1.440      ;
; -0.580 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.241      ; 1.316      ;
; -0.524 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.057     ; 1.462      ;
; -0.444 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 1.000        ; -0.057     ; 1.382      ;
; -0.444 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.057     ; 1.382      ;
; -0.131 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.241      ; 0.867      ;
; -0.056 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst6        ; inst6       ; 1.000        ; -0.057     ; 0.994      ;
; -0.056 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 1.000        ; -0.057     ; 0.994      ;
; 0.313  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.057     ; 0.625      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.584 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.560      ;
; -0.584 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.560      ;
; -0.584 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.560      ;
; -0.579 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.034     ; 1.560      ;
; -0.464 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.440      ;
; -0.464 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.440      ;
; -0.464 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.440      ;
; -0.459 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.034     ; 1.440      ;
; -0.398 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.034     ; 1.379      ;
; -0.362 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.338      ;
; -0.345 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.321      ;
; -0.345 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.039     ; 1.321      ;
; 0.073  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.888      ; 2.490      ;
; 0.240  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.888      ; 2.323      ;
; 0.548  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.888      ; 2.515      ;
; 0.583  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.888      ; 2.480      ;
; 0.659  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.888      ; 1.904      ;
; 0.677  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.888      ; 1.886      ;
; 1.010  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.888      ; 2.053      ;
; 1.128  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.888      ; 1.935      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                         ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.368 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.312      ; 1.629      ;
; 0.890 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.312      ; 1.607      ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.932 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.969      ; 1.381      ;
; -0.932 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.969      ; 1.381      ;
; -0.932 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.969      ; 1.381      ;
; -0.932 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.969      ; 1.381      ;
; -0.346 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.969      ; 1.467      ;
; -0.346 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.969      ; 1.467      ;
; -0.346 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.969      ; 1.467      ;
; -0.346 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.969      ; 1.467      ;
; 0.491  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.034      ; 0.669      ;
; 0.533  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.034      ; 0.711      ;
; 0.771  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 0.954      ;
; 0.777  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 0.960      ;
; 0.860  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.043      ;
; 0.963  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.034      ; 1.141      ;
; 1.013  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.196      ;
; 1.083  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.266      ;
; 1.083  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.266      ;
; 1.083  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.266      ;
; 1.258  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.441      ;
; 1.258  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.039      ; 1.441      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                           ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.320 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.383      ; 1.397      ;
; 0.223  ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.383      ; 1.440      ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.057      ; 0.535      ;
; 0.656 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 0.000        ; 0.057      ; 0.857      ;
; 0.657 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst6        ; inst6       ; 0.000        ; 0.057      ; 0.858      ;
; 0.675 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.370      ; 0.709      ;
; 0.891 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 0.000        ; 0.057      ; 1.092      ;
; 0.898 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.057      ; 1.099      ;
; 0.901 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.057      ; 1.102      ;
; 0.997 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.370      ; 1.031      ;
; 1.012 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.370      ; 1.046      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                   ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                   ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst6'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Fall       ; inst3                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; inst6 ; Fall       ; inst3                                                                                           ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; inst6 ; Fall       ; inst3                                                                                           ;
; 0.356  ; 0.540        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; 0.356  ; 0.540        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; 0.356  ; 0.540        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6~clkctrl|inclk[0]                                                                          ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6~clkctrl|outclk                                                                            ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst3|clk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6|q                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6|q                                                                                         ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst3|clk                                                                                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6~clkctrl|inclk[0]                                                                          ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6~clkctrl|outclk                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|dataa   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|clk                                                       ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|combout ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|clk                                                       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|dataa   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; inst6      ; 2.397 ; 2.732 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; 2.397 ; 2.732 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; 1.876 ; 2.240 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; 2.174 ; 2.519 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; 1.686 ; 2.053 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; 1.916 ; 2.287 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; 1.880 ; 2.243 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; 1.787 ; 2.133 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; 1.757 ; 2.100 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; inst6      ; -1.283 ; -1.627 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; -1.946 ; -2.281 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; -1.462 ; -1.802 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; -1.736 ; -2.073 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; -1.283 ; -1.627 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; -1.489 ; -1.846 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; -1.459 ; -1.801 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; -1.378 ; -1.702 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; -1.353 ; -1.674 ; Fall       ; inst6           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 2.691 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 5.287 ; 5.183 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 2.630 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 2.609 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 5.097 ; 4.993 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 2.547 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst6                                                                                           ; -0.195 ; -0.195        ;
; clock                                                                                           ; 0.035  ; 0.000         ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.398  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                           ; -0.548 ; -2.192        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -0.176 ; -0.176        ;
; inst6                                                                                           ; 0.197  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                           ; -3.000 ; -7.356        ;
; inst6                                                                                           ; -1.000 ; -4.000        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.195 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.206      ; 0.888      ;
; -0.114 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.206      ; 0.807      ;
; 0.035  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.037     ; 0.915      ;
; 0.095  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.037     ; 0.855      ;
; 0.124  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 1.000        ; -0.037     ; 0.826      ;
; 0.158  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst3                                                                                           ; inst6        ; inst6       ; 0.500        ; 0.206      ; 0.535      ;
; 0.328  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 1.000        ; -0.037     ; 0.622      ;
; 0.330  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst6        ; inst6       ; 1.000        ; -0.037     ; 0.620      ;
; 0.571  ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 1.000        ; -0.037     ; 0.379      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.035 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.949      ;
; 0.035 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.949      ;
; 0.035 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.949      ;
; 0.036 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.022     ; 0.949      ;
; 0.106 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.116      ; 1.602      ;
; 0.122 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.862      ;
; 0.122 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.862      ;
; 0.122 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.862      ;
; 0.123 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.022     ; 0.862      ;
; 0.128 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 1.000        ; -0.022     ; 0.857      ;
; 0.148 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.836      ;
; 0.152 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.832      ;
; 0.193 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 1.000        ; -0.023     ; 0.791      ;
; 0.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.116      ; 1.482      ;
; 0.498 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.116      ; 1.210      ;
; 0.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.116      ; 1.206      ;
; 0.710 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.116      ; 1.498      ;
; 0.721 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.116      ; 1.487      ;
; 0.993 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.116      ; 1.215      ;
; 1.057 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.116      ; 1.151      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                         ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.398 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.785      ; 0.989      ;
; 0.904 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.785      ; 0.983      ;
+-------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.548 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.166      ; 0.827      ;
; -0.548 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.166      ; 0.827      ;
; -0.548 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.166      ; 0.827      ;
; -0.548 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.166      ; 0.827      ;
; 0.022  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.166      ; 0.897      ;
; 0.022  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.166      ; 0.897      ;
; 0.022  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.166      ; 0.897      ;
; 0.022  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.166      ; 0.897      ;
; 0.284  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.022      ; 0.390      ;
; 0.318  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.022      ; 0.424      ;
; 0.467  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.574      ;
; 0.475  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.582      ;
; 0.530  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.637      ;
; 0.577  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.022      ; 0.683      ;
; 0.614  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.721      ;
; 0.647  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.754      ;
; 0.647  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.754      ;
; 0.647  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.754      ;
; 0.760  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.867      ;
; 0.760  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; clock       ; 0.000        ; 0.023      ; 0.867      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                           ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.176 ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.827      ; 0.850      ;
; 0.347  ; inst6     ; inst6   ; inst6        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.827      ; 0.873      ;
+--------+-----------+---------+--------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.197 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.037      ; 0.318      ;
; 0.379 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst6        ; inst6       ; 0.000        ; 0.037      ; 0.500      ;
; 0.382 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 0.000        ; 0.037      ; 0.503      ;
; 0.528 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst6        ; inst6       ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.291      ; 0.423      ;
; 0.531 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ; inst6        ; inst6       ; 0.000        ; 0.037      ; 0.652      ;
; 0.716 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.291      ; 0.611      ;
; 0.717 ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ; inst3                                                                                           ; inst6        ; inst6       ; -0.500       ; 0.291      ; 0.612      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                   ;
; 0.685  ; 0.901        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ;
; 0.685  ; 0.901        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[1] ;
; 0.685  ; 0.901        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[2] ;
; 0.685  ; 0.901        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[3] ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                   ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst6'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Fall       ; inst3                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; inst6 ; Fall       ; inst3                                                                                           ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[0] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[1] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; inst6 ; Rise       ; lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_3th:auto_generated|counter_reg_bit[2] ;
; 0.367  ; 0.551        ; 0.184          ; Low Pulse Width  ; inst6 ; Fall       ; inst3                                                                                           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst3|clk                                                                                       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6~clkctrl|inclk[0]                                                                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6~clkctrl|outclk                                                                            ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6|q                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; inst6 ; Rise       ; inst6|q                                                                                         ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6~clkctrl|inclk[0]                                                                          ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst6~clkctrl|outclk                                                                            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; inst6 ; Rise       ; inst3|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]'                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6                                                           ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|clk                                                       ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|dataa   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|combout ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst|LPM_DECODE_component|auto_generated|w_anode102w[3]|dataa   ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; Rise       ; inst6|clk                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; inst6      ; 1.460 ; 2.060 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; 1.460 ; 2.060 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; 1.131 ; 1.734 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; 1.329 ; 1.921 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; 1.018 ; 1.612 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; 1.172 ; 1.754 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; 1.156 ; 1.730 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; 1.080 ; 1.679 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; 1.056 ; 1.656 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; inst6      ; -0.766 ; -1.331 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; -1.156 ; -1.751 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; -0.873 ; -1.453 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; -1.032 ; -1.610 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; -0.766 ; -1.331 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; -0.887 ; -1.465 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; -0.873 ; -1.437 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; -0.823 ; -1.401 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; -0.801 ; -1.374 ; Fall       ; inst6           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 1.818 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 3.508 ; 3.537 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 1.831 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 1.763 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 3.381 ; 3.409 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 1.775 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                 ; -0.828 ; -0.994 ; N/A      ; N/A     ; -3.000              ;
;  clock                                                                                           ; -0.759 ; -0.994 ; N/A      ; N/A     ; -3.000              ;
;  inst6                                                                                           ; -0.828 ; 0.197  ; N/A      ; N/A     ; -1.000              ;
;  lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.331  ; -0.323 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                  ; -5.376 ; -4.299 ; 0.0      ; 0.0     ; -12.356             ;
;  clock                                                                                           ; -3.033 ; -3.976 ; N/A      ; N/A     ; -7.356              ;
;  inst6                                                                                           ; -2.343 ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 0.000  ; -0.323 ; N/A      ; N/A     ; -1.000              ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; inst6      ; 2.721 ; 3.155 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; 2.721 ; 3.155 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; 2.131 ; 2.602 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; 2.480 ; 2.920 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; 1.934 ; 2.393 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; 2.190 ; 2.647 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; 2.148 ; 2.599 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; 2.024 ; 2.488 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; 2.006 ; 2.453 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; inst6      ; -0.766 ; -1.331 ; Fall       ; inst6           ;
;  data[0]  ; inst6      ; -1.156 ; -1.751 ; Fall       ; inst6           ;
;  data[1]  ; inst6      ; -0.873 ; -1.453 ; Fall       ; inst6           ;
;  data[2]  ; inst6      ; -1.032 ; -1.610 ; Fall       ; inst6           ;
;  data[3]  ; inst6      ; -0.766 ; -1.331 ; Fall       ; inst6           ;
;  data[4]  ; inst6      ; -0.887 ; -1.465 ; Fall       ; inst6           ;
;  data[5]  ; inst6      ; -0.873 ; -1.437 ; Fall       ; inst6           ;
;  data[6]  ; inst6      ; -0.823 ; -1.401 ; Fall       ; inst6           ;
;  data[7]  ; inst6      ; -0.801 ; -1.374 ; Fall       ; inst6           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 3.056 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 5.944 ; 5.867 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 2.988 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCK       ; inst6      ; 1.763 ;       ; Rise       ; inst6           ;
; MOSI      ; inst6      ; 3.381 ; 3.409 ; Fall       ; inst6           ;
; SCK       ; inst6      ;       ; 1.775 ; Fall       ; inst6           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                           ; clock                                                                                           ; 18       ; 0        ; 0        ; 0        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; 8        ; 8        ; 0        ; 0        ;
; inst6                                                                                           ; inst6                                                                                           ; 6        ; 0        ; 7        ; 0        ;
; inst6                                                                                           ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                           ; clock                                                                                           ; 18       ; 0        ; 0        ; 0        ;
; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; clock                                                                                           ; 8        ; 8        ; 0        ; 0        ;
; inst6                                                                                           ; inst6                                                                                           ; 6        ; 0        ; 7        ; 0        ;
; inst6                                                                                           ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Oct 05 22:51:50 2022
Info: Command: quartus_sta spi -c spi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name inst6 inst6
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.828              -2.343 inst6 
    Info (332119):    -0.759              -3.033 clock 
    Info (332119):     0.331               0.000 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.994              -3.976 clock 
    Info (332119):    -0.323              -0.323 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.375               0.000 inst6 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clock 
    Info (332119):    -1.000              -4.000 inst6 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.704              -1.728 inst6 
    Info (332119):    -0.584              -2.331 clock 
    Info (332119):     0.368               0.000 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.932              -3.728 clock 
    Info (332119):    -0.320              -0.320 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.334               0.000 inst6 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clock 
    Info (332119):    -1.000              -4.000 inst6 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.195              -0.195 inst6 
    Info (332119):     0.035               0.000 clock 
    Info (332119):     0.398               0.000 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.548              -2.192 clock 
    Info (332119):    -0.176              -0.176 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.197               0.000 inst6 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.356 clock 
    Info (332119):    -1.000              -4.000 inst6 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_obi:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4631 megabytes
    Info: Processing ended: Wed Oct 05 22:51:51 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


