Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 22:31:39 2020
| Host         : hyz running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firtop_timing_summary_routed.rpt -pb firtop_timing_summary_routed.pb -rpx firtop_timing_summary_routed.rpx -warn_on_violation
| Design       : firtop
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[0] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[1] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[2] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[3] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[4] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[5] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[6] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[7] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Driver_ADC0/inst/Clk_Division_ADC/Clk_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: fir0/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.201        0.000                      0                  190        0.207        0.000                      0                  190        2.833        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_division/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_division    {0.000 25.000}       50.000          20.000          
  clk_out3_clk_division    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_division    {0.000 5.000}        10.000          100.000         
sys_clk_pin                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_division/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_division         47.225        0.000                      0                   14        0.274        0.000                      0                   14       24.500        0.000                       0                     9  
  clk_out3_clk_division          3.201        0.000                      0                   15        0.207        0.000                      0                   15        2.833        0.000                       0                    22  
  clkfbout_clk_division                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                      5.549        0.000                      0                  161        0.261        0.000                      0                  161        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_division/inst/clk_in1
  To Clock:  clk_division/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_division/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_division
  To Clock:  clk_out1_clk_division

Setup :            0  Failing Endpoints,  Worst Slack       47.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.225ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.642ns (30.225%)  route 1.482ns (69.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 51.564 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.857     3.053    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.177 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.625     3.802    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.564    51.564    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism              0.089    51.653    
                         clock uncertainty           -0.102    51.551    
    SLICE_X34Y26         FDRE (Setup_fdre_C_R)       -0.524    51.027    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         51.027    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                 47.225    

Slack (MET) :             47.225ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.642ns (30.225%)  route 1.482ns (69.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 51.564 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.857     3.053    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.177 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.625     3.802    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.564    51.564    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism              0.089    51.653    
                         clock uncertainty           -0.102    51.551    
    SLICE_X34Y26         FDRE (Setup_fdre_C_R)       -0.524    51.027    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         51.027    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                 47.225    

Slack (MET) :             47.249ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.897ns (33.808%)  route 1.756ns (66.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 51.564 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.478     2.156 r  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=9, routed)           1.078     3.235    fir0/DAC_Din_reg[2]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.295     3.530 r  fir0/DAC_Din_i_3/O
                         net (fo=1, routed)           0.678     4.208    fir0/DAC_Din_i_3_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.332 r  fir0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000     4.332    Driver_DAC0/DAC_Din
    SLICE_X33Y26         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.564    51.564    Driver_DAC0/clk_out1
    SLICE_X33Y26         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism              0.089    51.653    
                         clock uncertainty           -0.102    51.551    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.029    51.580    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         51.580    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 47.249    

Slack (MET) :             47.510ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.533%)  route 1.217ns (65.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 51.562 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.857     3.053    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.177 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.360     3.537    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    51.562    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism              0.111    51.673    
                         clock uncertainty           -0.102    51.571    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    51.047    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         51.047    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                 47.510    

Slack (MET) :             47.510ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.533%)  route 1.217ns (65.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 51.562 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.857     3.053    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.177 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.360     3.537    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    51.562    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism              0.111    51.673    
                         clock uncertainty           -0.102    51.571    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    51.047    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         51.047    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                 47.510    

Slack (MET) :             47.510ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.642ns (34.533%)  route 1.217ns (65.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 51.562 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.857     3.053    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.177 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.360     3.537    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    51.562    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism              0.111    51.673    
                         clock uncertainty           -0.102    51.571    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    51.047    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         51.047    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                 47.510    

Slack (MET) :             47.545ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.773ns (36.410%)  route 1.350ns (63.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 51.564 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.478     2.156 r  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=9, routed)           0.943     3.099    Driver_DAC0/DAC_Cnt_reg[3]_0[2]
    SLICE_X34Y26         LUT5 (Prop_lut5_I3_O)        0.295     3.394 r  Driver_DAC0/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.407     3.801    Driver_DAC0/DAC_Sync_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.564    51.564    Driver_DAC0/clk_out1
    SLICE_X35Y26         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism              0.089    51.653    
                         clock uncertainty           -0.102    51.551    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205    51.346    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         51.346    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                 47.545    

Slack (MET) :             47.648ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.773ns (38.274%)  route 1.247ns (61.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 51.564 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.478     2.156 f  Driver_DAC0/DAC_Cnt_reg[2]/Q
                         net (fo=9, routed)           0.924     3.080    Driver_DAC0/DAC_Cnt_reg[3]_0[2]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.295     3.375 r  Driver_DAC0/DAC_Din_i_1/O
                         net (fo=1, routed)           0.323     3.698    Driver_DAC0/DAC_Din_i_1_n_0
    SLICE_X33Y26         FDRE                                         r  Driver_DAC0/DAC_Din_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.564    51.564    Driver_DAC0/clk_out1
    SLICE_X33Y26         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism              0.089    51.653    
                         clock uncertainty           -0.102    51.551    
    SLICE_X33Y26         FDRE (Setup_fdre_C_CE)      -0.205    51.346    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         51.346    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 47.648    

Slack (MET) :             47.808ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.642ns (29.703%)  route 1.519ns (70.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 51.562 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           1.519     3.716    Driver_DAC0/DAC_Cnt_reg[3]_0[1]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.124     3.840 r  Driver_DAC0/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.840    Driver_DAC0/DAC_Cnt[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    51.562    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism              0.111    51.673    
                         clock uncertainty           -0.102    51.571    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077    51.648    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         51.648    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                 47.808    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_division rise@50.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.668ns (30.539%)  route 1.519ns (69.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 51.562 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.678     1.678    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  Driver_DAC0/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           1.519     3.716    Driver_DAC0/DAC_Cnt_reg[3]_0[1]
    SLICE_X34Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.866 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.866    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    51.430    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    48.366 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    49.909    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    51.562    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism              0.111    51.673    
                         clock uncertainty           -0.102    51.571    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.118    51.689    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         51.689    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 47.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.198     0.943    Driver_DAC0/DAC_Cnt_reg[3]_0[3]
    SLICE_X34Y26         LUT5 (Prop_lut5_I3_O)        0.043     0.986 r  Driver_DAC0/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.986    Driver_DAC0/DAC_Cnt[4]_i_2_n_0
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.848     0.848    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.267     0.581    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.131     0.712    Driver_DAC0/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  Driver_DAC0/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.198     0.943    Driver_DAC0/DAC_Cnt_reg[3]_0[3]
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.988 r  Driver_DAC0/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.988    Driver_DAC0/DAC_Cnt[3]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.848     0.848    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.267     0.581    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120     0.701    Driver_DAC0/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.555%)  route 0.213ns (50.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580     0.580    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.213     0.956    fir0/DAC_Din_reg[0]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.001 r  fir0/DAC_Din_i_2/O
                         net (fo=1, routed)           0.000     1.001    Driver_DAC0/DAC_Din
    SLICE_X33Y26         FDRE                                         r  Driver_DAC0/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.848     0.848    Driver_DAC0/clk_out1
    SLICE_X33Y26         FDRE                                         r  Driver_DAC0/DAC_Din_reg/C
                         clock pessimism             -0.254     0.594    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.091     0.685    Driver_DAC0/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.208ns (44.583%)  route 0.259ns (55.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580     0.580    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.259     1.002    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.044     1.046 r  Driver_DAC0/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.046    Driver_DAC0/DAC_Cnt[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.847     0.847    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.131     0.711    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.894%)  route 0.257ns (55.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580     0.580    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 f  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.257     1.000    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  Driver_DAC0/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.045    Driver_DAC0/DAC_Cnt[0]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.847     0.847    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121     0.701    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.702%)  route 0.259ns (55.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580     0.580    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  Driver_DAC0/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.259     1.002    Driver_DAC0/DAC_Cnt_reg[3]_0[0]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.047 r  Driver_DAC0/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.047    Driver_DAC0/DAC_Cnt[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.847     0.847    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120     0.700    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.246ns (51.881%)  route 0.228ns (48.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.729 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.100     0.828    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y26         LUT5 (Prop_lut5_I0_O)        0.098     0.926 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.128     1.055    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.847     0.847    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.254     0.593    
    SLICE_X34Y25         FDRE (Hold_fdre_C_R)         0.009     0.602    Driver_DAC0/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.246ns (51.881%)  route 0.228ns (48.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.729 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.100     0.828    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y26         LUT5 (Prop_lut5_I0_O)        0.098     0.926 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.128     1.055    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.847     0.847    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.254     0.593    
    SLICE_X34Y25         FDRE (Hold_fdre_C_R)         0.009     0.602    Driver_DAC0/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.246ns (51.881%)  route 0.228ns (48.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.729 r  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.100     0.828    Driver_DAC0/DAC_Cnt[4]
    SLICE_X34Y26         LUT5 (Prop_lut5_I0_O)        0.098     0.926 r  Driver_DAC0/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.128     1.055    Driver_DAC0/DAC_Cnt[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.847     0.847    Driver_DAC0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.254     0.593    
    SLICE_X34Y25         FDRE (Hold_fdre_C_R)         0.009     0.602    Driver_DAC0/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Driver_DAC0/DAC_Cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_division  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_division rise@0.000ns - clk_out1_clk_division rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.246ns (42.086%)  route 0.339ns (57.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    Driver_DAC0/clk_out1
    SLICE_X34Y26         FDRE                                         r  Driver_DAC0/DAC_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.729 f  Driver_DAC0/DAC_Cnt_reg[4]/Q
                         net (fo=5, routed)           0.339     1.067    Driver_DAC0/DAC_Cnt[4]
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.098     1.165 r  Driver_DAC0/DAC_Sync_i_2/O
                         net (fo=1, routed)           0.000     1.165    Driver_DAC0/p_1_in
    SLICE_X35Y26         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out1_clk_division
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout1_buf/O
                         net (fo=8, routed)           0.848     0.848    Driver_DAC0/clk_out1
    SLICE_X35Y26         FDRE                                         r  Driver_DAC0/DAC_Sync_reg/C
                         clock pessimism             -0.254     0.594    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.091     0.685    Driver_DAC0/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_division
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    clk_division/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y26     Driver_DAC0/DAC_Din_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X35Y26     Driver_DAC0/DAC_Sync_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y26     Driver_DAC0/DAC_Din_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y26     Driver_DAC0/DAC_Din_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y26     Driver_DAC0/DAC_Sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y26     Driver_DAC0/DAC_Sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y26     Driver_DAC0/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y26     Driver_DAC0/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y26     Driver_DAC0/DAC_Sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y25     Driver_DAC0/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_division
  To Clock:  clk_out3_clk_division

Setup :            0  Failing Endpoints,  Worst Slack        3.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.580ns (19.542%)  route 2.388ns (80.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.207 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          1.249     3.385    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.509 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.139     4.648    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_18
    RAMB36_X0Y8          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.541     8.207    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.282    
                         clock uncertainty           -0.073     8.210    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.850    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.580ns (19.767%)  route 2.354ns (80.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 8.209 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          1.033     3.170    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.294 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_23/O
                         net (fo=1, routed)           1.321     4.615    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_17
    RAMB36_X0Y9          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543     8.209    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.284    
                         clock uncertainty           -0.073     8.212    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.852    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.580ns (19.914%)  route 2.333ns (80.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 8.210 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=10, routed)          1.068     3.204    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.328 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.265     4.593    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_11
    RAMB36_X0Y0          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.544     8.210    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.285    
                         clock uncertainty           -0.073     8.213    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.853    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.580ns (20.493%)  route 2.250ns (79.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 8.209 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=10, routed)          1.208     3.344    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     3.468 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.042     4.511    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_14
    RAMB36_X0Y1          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.543     8.209    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.284    
                         clock uncertainty           -0.073     8.212    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.852    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.580ns (20.760%)  route 2.214ns (79.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.207 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          1.432     3.568    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X33Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.692 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.782     4.474    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_12
    RAMB36_X0Y2          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.541     8.207    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.282    
                         clock uncertainty           -0.073     8.210    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.850    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.580ns (22.105%)  route 2.044ns (77.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 8.204 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          1.037     3.173    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.297 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_21/O
                         net (fo=1, routed)           1.007     4.304    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_16
    RAMB36_X0Y7          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.538     8.204    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.279    
                         clock uncertainty           -0.073     8.207    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.847    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.251%)  route 1.915ns (76.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 8.192 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=10, routed)          1.335     3.471    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X32Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.595 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.580     4.175    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_19
    RAMB36_X0Y5          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.526     8.192    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.267    
                         clock uncertainty           -0.073     8.195    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.835    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.575%)  route 1.880ns (76.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 8.203 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          1.434     3.570    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X33Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.694 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.447     4.141    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_13
    RAMB36_X0Y3          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.537     8.203    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.278    
                         clock uncertainty           -0.073     8.206    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.846    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.299%)  route 1.713ns (74.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.198 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=11, routed)          0.876     3.013    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.124     3.137 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.836     3.973    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_15
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.532     8.198    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.075     8.273    
                         clock uncertainty           -0.073     8.201    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.841    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_division rise@6.667ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.580ns (31.462%)  route 1.263ns (68.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.198 - 6.667 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     1.549    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.680     1.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.694     2.830    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X33Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.954 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.570     3.524    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_20
    RAMB18_X0Y8          RAMB18E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.667 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     8.097    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064     5.033 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543     6.576    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.667 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          1.532     8.198    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y8          RAMB18E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.075     8.273    
                         clock uncertainty           -0.073     8.201    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.841    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.136     0.858    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X32Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848     0.848    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.267     0.581    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070     0.651    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.834%)  route 0.154ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.154     0.875    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X32Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848     0.848    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.066     0.660    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.706%)  route 0.243ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.243     0.965    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X34Y21         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.851     0.851    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y21         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.059     0.656    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.861%)  route 0.348ns (71.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=11, routed)          0.348     1.069    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X32Y26         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848     0.848    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y26         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.070     0.684    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.939%)  route 0.448ns (76.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=10, routed)          0.448     1.170    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X32Y26         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.848     0.848    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y26         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.066     0.680    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.532%)  route 0.444ns (70.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.150     0.871    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.916 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.294     1.210    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_20
    RAMB18_X0Y8          RAMB18E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.865     0.865    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y8          RAMB18E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.631    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.700    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.226%)  route 0.497ns (72.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.250     0.971    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X33Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.016 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.248     1.264    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_13
    RAMB36_X0Y3          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.870     0.870    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.636    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.705    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.614%)  route 0.570ns (75.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.267     0.988    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.033 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.303     1.336    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_19
    RAMB36_X0Y5          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.862     0.862    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.628    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.697    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.664%)  route 0.635ns (77.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.251     0.972    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X33Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.017 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.384     1.401    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_12
    RAMB36_X0Y2          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.875     0.875    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.710    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_division  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_division
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_division rise@0.000ns - clk_out3_clk_division rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.089%)  route 0.656ns (77.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.524     0.524    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.581     0.581    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y23         FDRE                                         r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.266     0.987    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X32Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.032 r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.390     1.423    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_15
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_division rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.790     0.790    clk_division/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_division/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_division/inst/clk_out3_clk_division
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_division/inst/clkout3_buf/O
                         net (fo=20, routed)          0.868     0.868    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.703    Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.720    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_division
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_division/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X0Y8      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y2      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y3      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y1      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y6      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y7      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y9      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y8      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y5      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y0      Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y26     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y26     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y21     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y26     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y26     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X33Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y23     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_division
  To Clock:  clkfbout_clk_division

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_division
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_division/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_division/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.472ns (39.244%)  route 2.279ns (60.756%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.690     5.207    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y18         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.486    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.610 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.610    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.160 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.160    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.502 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.456     8.958    Driver_ADC0/inst/Clk_Division_ADC/Count0
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    14.901    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[28]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.618    14.507    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.472ns (39.244%)  route 2.279ns (60.756%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.690     5.207    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y18         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.486    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.610 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.610    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.160 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.160    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.502 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.456     8.958    Driver_ADC0/inst/Clk_Division_ADC/Count0
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    14.901    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[29]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.618    14.507    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.472ns (39.244%)  route 2.279ns (60.756%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.690     5.207    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y18         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.486    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.610 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.610    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.160 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.160    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.502 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.456     8.958    Driver_ADC0/inst/Clk_Division_ADC/Count0
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    14.901    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.618    14.507    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.472ns (39.244%)  route 2.279ns (60.756%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.690     5.207    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y18         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.486    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[3]
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.610 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.610    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_i_3_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.160 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.160    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.274    Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.502 r  Driver_ADC0/inst/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.456     8.958    Driver_ADC0/inst/Clk_Division_ADC/Count0
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    14.901    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y25         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[31]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.618    14.507    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.340%)  route 3.052ns (78.660%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.629     5.146    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    fir0/clk_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  fir0/clk_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    fir0/clk_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  fir0/clk_cnt[31]_i_4/O
                         net (fo=2, routed)           0.916     8.179    fir0/clk_cnt[31]_i_4_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.303 r  fir0/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.723     9.026    fir0/clk_div_0
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.847    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[1]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    fir0/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.340%)  route 3.052ns (78.660%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.629     5.146    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    fir0/clk_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  fir0/clk_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    fir0/clk_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  fir0/clk_cnt[31]_i_4/O
                         net (fo=2, routed)           0.916     8.179    fir0/clk_cnt[31]_i_4_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.303 r  fir0/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.723     9.026    fir0/clk_div_0
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.847    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[2]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    fir0/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.340%)  route 3.052ns (78.660%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.629     5.146    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    fir0/clk_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  fir0/clk_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    fir0/clk_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  fir0/clk_cnt[31]_i_4/O
                         net (fo=2, routed)           0.916     8.179    fir0/clk_cnt[31]_i_4_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.303 r  fir0/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.723     9.026    fir0/clk_div_0
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.847    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[3]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    fir0/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.340%)  route 3.052ns (78.660%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.629     5.146    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    fir0/clk_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  fir0/clk_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    fir0/clk_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  fir0/clk_cnt[31]_i_4/O
                         net (fo=2, routed)           0.916     8.179    fir0/clk_cnt[31]_i_4_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.303 r  fir0/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.723     9.026    fir0/clk_div_0
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.847    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
                         clock pessimism              0.299    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.429    14.682    fir0/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.613%)  route 3.003ns (78.387%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.629     5.146    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    fir0/clk_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  fir0/clk_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    fir0/clk_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  fir0/clk_cnt[31]_i_4/O
                         net (fo=2, routed)           0.916     8.179    fir0/clk_cnt[31]_i_4_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.303 r  fir0/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.674     8.977    fir0/clk_div_0
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.847    fir0/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[5]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    14.657    fir0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.613%)  route 3.003ns (78.387%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.629     5.146    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.828     6.430    fir0/clk_cnt[4]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  fir0/clk_cnt[31]_i_8/O
                         net (fo=1, routed)           0.585     7.139    fir0/clk_cnt[31]_i_8_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  fir0/clk_cnt[31]_i_4/O
                         net (fo=2, routed)           0.916     8.179    fir0/clk_cnt[31]_i_4_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.303 r  fir0/clk_cnt[31]_i_1/O
                         net (fo=31, routed)          0.674     8.977    fir0/clk_div_0
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.847    fir0/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[6]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    14.657    fir0/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.438    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y21         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.696    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[12]_i_1_n_4
    SLICE_X37Y21         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     1.951    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y21         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.543    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.439    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y20         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[8]_i_1_n_4
    SLICE_X37Y20         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.952    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y20         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.544    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.440    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y19         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.701    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[4]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.953    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X37Y19         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.545    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.418    fir0/clk_100MHz
    SLICE_X17Y43         FDRE                                         r  fir0/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  fir0/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.679    fir0/clk_cnt[12]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  fir0/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    fir0/clk_cnt_reg[12]_i_1_n_4
    SLICE_X17Y43         FDRE                                         r  fir0/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.932    fir0/clk_100MHz
    SLICE_X17Y43         FDRE                                         r  fir0/clk_cnt_reg[12]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.105     1.523    fir0/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.418    fir0/clk_100MHz
    SLICE_X17Y44         FDRE                                         r  fir0/clk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  fir0/clk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.679    fir0/clk_cnt[16]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  fir0/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    fir0/clk_cnt_reg[16]_i_1_n_4
    SLICE_X17Y44         FDRE                                         r  fir0/clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.932    fir0/clk_100MHz
    SLICE_X17Y44         FDRE                                         r  fir0/clk_cnt_reg[16]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.523    fir0/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.418    fir0/clk_100MHz
    SLICE_X17Y45         FDRE                                         r  fir0/clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  fir0/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.679    fir0/clk_cnt[20]
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  fir0/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    fir0/clk_cnt_reg[20]_i_1_n_4
    SLICE_X17Y45         FDRE                                         r  fir0/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.932    fir0/clk_100MHz
    SLICE_X17Y45         FDRE                                         r  fir0/clk_cnt_reg[20]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.105     1.523    fir0/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.418    fir0/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  fir0/clk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  fir0/clk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.679    fir0/clk_cnt[24]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  fir0/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    fir0/clk_cnt_reg[24]_i_1_n_4
    SLICE_X17Y46         FDRE                                         r  fir0/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.932    fir0/clk_100MHz
    SLICE_X17Y46         FDRE                                         r  fir0/clk_cnt_reg[24]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.523    fir0/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.419    fir0/clk_100MHz
    SLICE_X17Y47         FDRE                                         r  fir0/clk_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  fir0/clk_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.680    fir0/clk_cnt[28]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  fir0/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    fir0/clk_cnt_reg[28]_i_1_n_4
    SLICE_X17Y47         FDRE                                         r  fir0/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.834     1.933    fir0/clk_100MHz
    SLICE_X17Y47         FDRE                                         r  fir0/clk_cnt_reg[28]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105     1.524    fir0/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.417    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  fir0/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.678    fir0/clk_cnt[4]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  fir0/clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    fir0/clk_cnt_reg[4]_i_1_n_4
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.931    fir0/clk_100MHz
    SLICE_X17Y41         FDRE                                         r  fir0/clk_cnt_reg[4]/C
                         clock pessimism             -0.514     1.417    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.105     1.522    fir0/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir0/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir0/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.417    fir0/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  fir0/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.678    fir0/clk_cnt[8]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  fir0/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    fir0/clk_cnt_reg[8]_i_1_n_4
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.931    fir0/clk_100MHz
    SLICE_X17Y42         FDRE                                         r  fir0/clk_cnt_reg[8]/C
                         clock pessimism             -0.514     1.417    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105     1.522    fir0/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y12   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y12   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   Driver_ADC0/inst/Clk_Division_ADC/Clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25   Driver_ADC0/inst/Clk_Division_ADC/Count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y12   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y19   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y12   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y13   Driver_ADC0/inst/Freq_Cal0/Measure_Delta_Cnt_reg[7]/C



