{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\title{Memories in myHDL}\n",
    "\\author{Steven K Armour}\n",
    "\\maketitle"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "Software versions": [
        {
         "module": "Python",
         "version": "3.6.4 64bit [GCC 7.2.0]"
        },
        {
         "module": "IPython",
         "version": "6.2.1"
        },
        {
         "module": "OS",
         "version": "Linux 4.13.0 45 generic x86_64 with debian stretch sid"
        },
        {
         "module": "myhdl",
         "version": "0.10"
        },
        {
         "module": "myhdlpeek",
         "version": "0.0.6"
        },
        {
         "module": "numpy",
         "version": "1.13.3"
        },
        {
         "module": "pandas",
         "version": "0.21.1"
        },
        {
         "module": "matplotlib",
         "version": "2.1.1"
        },
        {
         "module": "sympy",
         "version": "1.1.1"
        },
        {
         "module": "random",
         "version": "The 'random' distribution was not found and is required by the application"
        }
       ]
      },
      "text/html": [
       "<table><tr><th>Software</th><th>Version</th></tr><tr><td>Python</td><td>3.6.4 64bit [GCC 7.2.0]</td></tr><tr><td>IPython</td><td>6.2.1</td></tr><tr><td>OS</td><td>Linux 4.13.0 45 generic x86_64 with debian stretch sid</td></tr><tr><td>myhdl</td><td>0.10</td></tr><tr><td>myhdlpeek</td><td>0.0.6</td></tr><tr><td>numpy</td><td>1.13.3</td></tr><tr><td>pandas</td><td>0.21.1</td></tr><tr><td>matplotlib</td><td>2.1.1</td></tr><tr><td>sympy</td><td>1.1.1</td></tr><tr><td>random</td><td>The 'random' distribution was not found and is required by the application</td></tr><tr><td colspan='2'>Fri Jun 29 23:35:28 2018 MDT</td></tr></table>"
      ],
      "text/latex": [
       "\\begin{tabular}{|l|l|}\\hline\n",
       "{\\bf Software} & {\\bf Version} \\\\ \\hline\\hline\n",
       "Python & 3.6.4 64bit [GCC 7.2.0] \\\\ \\hline\n",
       "IPython & 6.2.1 \\\\ \\hline\n",
       "OS & Linux 4.13.0 45 generic x86\\_64 with debian stretch sid \\\\ \\hline\n",
       "myhdl & 0.10 \\\\ \\hline\n",
       "myhdlpeek & 0.0.6 \\\\ \\hline\n",
       "numpy & 1.13.3 \\\\ \\hline\n",
       "pandas & 0.21.1 \\\\ \\hline\n",
       "matplotlib & 2.1.1 \\\\ \\hline\n",
       "sympy & 1.1.1 \\\\ \\hline\n",
       "random & The 'random' distribution was not found and is required by the application \\\\ \\hline\n",
       "\\hline \\multicolumn{2}{|l|}{Fri Jun 29 23:35:28 2018 MDT} \\\\ \\hline\n",
       "\\end{tabular}\n"
      ],
      "text/plain": [
       "Software versions\n",
       "Python 3.6.4 64bit [GCC 7.2.0]\n",
       "IPython 6.2.1\n",
       "OS Linux 4.13.0 45 generic x86_64 with debian stretch sid\n",
       "myhdl 0.10\n",
       "myhdlpeek 0.0.6\n",
       "numpy 1.13.3\n",
       "pandas 0.21.1\n",
       "matplotlib 2.1.1\n",
       "sympy 1.1.1\n",
       "random The 'random' distribution was not found and is required by the application\n",
       "Fri Jun 29 23:35:28 2018 MDT"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from myhdl import *\n",
    "from myhdlpeek import Peeker\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "\n",
    "from sympy import *\n",
    "init_printing()\n",
    "\n",
    "import random\n",
    "\n",
    "#https://github.com/jrjohansson/version_information\n",
    "%load_ext version_information\n",
    "%version_information myhdl, myhdlpeek, numpy, pandas, matplotlib, sympy, random"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#helper  functions to read in the .v and .vhd generated files into python\n",
    "def VerilogTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.v', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***Verilog modual from {loc}.v***\\n\\n', VerilogText)\n",
    "    return VerilogText\n",
    "\n",
    "def VHDLTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.vhd', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***VHDL modual from {loc}.vhd***\\n\\n', VerilogText)\n",
    "    return VerilogText"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "RTL and Implimentation Schamatics are from Xilinx Vivado 2016.1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Read Only Memory (ROM)\n",
    "ROM is a memory structure that holds static information that can only be read from. In other words, these are hard-coded instruction memory. That *should* never change. Furthermore, this data is held in a sort of array; for example, we can think of a python tuple as a sort of read-only memory since the content of a tuple is static and we use array indexing to access a certain portions of the memory."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "('00000000',\n",
       " '00000001',\n",
       " '00000010',\n",
       " '00000011',\n",
       " '00000100',\n",
       " '00000101',\n",
       " '00000110',\n",
       " '00000111',\n",
       " '00001000',\n",
       " '00001001')"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#use type casting on list genrator to store 0-9 in 8bit binary\n",
    "TupleROM=tuple([bin(i, 8) for i in range(10)])\n",
    "TupleROM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'accesss location 6: 00000110, read contents of location 6 to dec:6'"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "f'accesss location 6: {TupleROM[6]}, read contents of location 6 to dec:{int(TupleROM[6], 2)}'"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "And if we try writing to the tuple we will get an error"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "#TupleROM[6]=bin(16,2)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Random and Sequntial Access Memory\n",
    "So to start off with the Random in RAM does not mean Random in a proplositc sence. It refares to Random as in you can randomly access any part of the data array opposed to the now specility sequantil only memory wich are typicly made with a counter or stat machine to sequance that acation\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# HDL Memeorys\n",
    "in HDL ROM the data is stored a form of a D flip flop that are structerd in a sort of two diminal array where one axis is the address and the other is the content and we use a mux to contorl wich address \"row\" we are trying to read. There fore we have two signals: address and content. Where the address contorls the mux."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ROM Preloaded"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def ROMLoaded(addr, dout):\n",
    "    \"\"\"\n",
    "    A ROM laoded with data already incoded in the structer\n",
    "    insted of using myHDL inchanced parmter loading\n",
    "    \n",
    "    I/O:\n",
    "        addr(Signal>4): addres; range is from 0-3\n",
    "        dout(Signal>4): data at each address\n",
    "    \"\"\"\n",
    "    \n",
    "    @always_comb\n",
    "    def readAction():\n",
    "        if addr==0:\n",
    "            dout.next=3\n",
    "        elif addr==1:\n",
    "            dout.next=2\n",
    "        elif addr==2:\n",
    "            dout.next=1\n",
    "        \n",
    "        elif addr==3:\n",
    "            dout.next=0\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "addr=Signal(intbv(0)[4:]); Peeker(addr, 'addr')\n",
    "dout=Signal(intbv(0)[4:]); Peeker(dout, 'dout')\n",
    "\n",
    "DUT=ROMLoaded(addr, dout)\n",
    "\n",
    "def ROMLoaded_TB():\n",
    "    \"\"\"Python Only Testbench  for `ROMLoaded`\"\"\"\n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(3+1):\n",
    "            addr.next=i\n",
    "            yield delay(1)\n",
    "        raise StopSimulation()\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "sim = Simulation(DUT, ROMLoaded_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"addr\", \"wave\": \"====\", \"data\": [\"0\", \"1\", \"2\", \"3\"]}, {\"name\": \"dout\", \"wave\": \"====\", \"data\": [\"3\", \"2\", \"1\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>addr</th>\n",
       "      <th>dout</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   addr  dout\n",
       "0     0     3\n",
       "1     1     2\n",
       "2     2     1\n",
       "3     3     0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Peeker.to_dataframe()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from ROMLoaded.v***\n",
      "\n",
      " // File: ROMLoaded.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Jun 27 16:44:05 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module ROMLoaded (\n",
      "    addr,\n",
      "    dout\n",
      ");\n",
      "// A ROM laoded with data already incoded in the structer\n",
      "// insted of using myHDL inchanced parmter loading\n",
      "// \n",
      "// I/O:\n",
      "//     addr(Signal>4): addres; range is from 0-3\n",
      "//     dout(Signal>4): data at each address\n",
      "\n",
      "input [3:0] addr;\n",
      "output [3:0] dout;\n",
      "reg [3:0] dout;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(addr) begin: ROMLOADED_READACTION\n",
      "    case (addr)\n",
      "        'h0: begin\n",
      "            dout = 3;\n",
      "        end\n",
      "        'h1: begin\n",
      "            dout = 2;\n",
      "        end\n",
      "        'h2: begin\n",
      "            dout = 1;\n",
      "        end\n",
      "        'h3: begin\n",
      "            dout = 0;\n",
      "        end\n",
      "    endcase\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('ROMLoaded');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**ROMLoaded RTL**\n",
    "<img src='ROMLoadedRTL.png'>\n",
    "**ROMLoaded Synthesis**\n",
    "<img src='ROMLoadedSynth.png'>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from ROMLoaded_TBV.v***\n",
      "\n",
      " // File: ROMLoaded_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Jun 27 16:44:08 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module ROMLoaded_TBV (\n",
      "\n",
      ");\n",
      "// Verilog Only Testbench  for `ROMLoaded`\n",
      "\n",
      "\n",
      "reg [3:0] addr = 0;\n",
      "reg [3:0] dout = 0;\n",
      "reg clk = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(addr) begin: ROMLOADED_TBV_ROMLOADED0_0_READACTION\n",
      "    case (addr)\n",
      "        'h0: begin\n",
      "            dout = 3;\n",
      "        end\n",
      "        'h1: begin\n",
      "            dout = 2;\n",
      "        end\n",
      "        'h2: begin\n",
      "            dout = 1;\n",
      "        end\n",
      "        'h3: begin\n",
      "            dout = 0;\n",
      "        end\n",
      "    endcase\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: ROMLOADED_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 10;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: ROMLOADED_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<(3 + 1); i=i+1) begin\n",
      "        addr <= i;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: ROMLOADED_TBV_PRINT_DATA\n",
      "    $write(\"%h\", addr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", dout);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def ROMLoaded_TBV():\n",
    "    \"\"\"Verilog Only Testbench  for `ROMLoaded`\"\"\"\n",
    "    clk = Signal(bool(0))\n",
    "    addr=Signal(intbv(0)[4:])\n",
    "    dout=Signal(intbv(0)[4:])\n",
    "    \n",
    "    DUT=ROMLoaded(addr, dout)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(10)\n",
    "\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(3+1):\n",
    "            addr.next=i\n",
    "            #yield delay(1)\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation\n",
    "\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def print_data():\n",
    "        print(addr,  dout)\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "#create instaince of TB\n",
    "TB=ROMLoaded_TBV()\n",
    "#convert to verilog with reintilzed values\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "#readback the testbench results\n",
    "VerilogTextReader('ROMLoaded_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ROM Preloaded via Parmter"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With myHDL we can dynamicaly load the contents that will be hard coded in the convertion to verilog/VHDL wich is an ammazing benfict for devlopment as is sean here"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def ROMParmLoad(addr, dout, CONTENT):\n",
    "    \"\"\"\n",
    "    A ROM laoded with data from CONTENT input tuple\n",
    "    \n",
    "    I/O:\n",
    "        addr(Signal>4): addres; range is from 0-3\n",
    "        dout(Signal>4): data at each address\n",
    "    Parm:\n",
    "        CONTENT: tuple size 4 with contende must be no larger then 4bit\n",
    "    \"\"\"\n",
    "    @always_comb\n",
    "    def readAction():\n",
    "        dout.next=CONTENT[int(addr)]\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "addr=Signal(intbv(0)[4:]); Peeker(addr, 'addr')\n",
    "dout=Signal(intbv(0)[4:]); Peeker(dout, 'dout')\n",
    "CONTENT=tuple([i for i in range(4)][::-1])\n",
    "\n",
    "DUT=ROMParmLoad(addr, dout, CONTENT)\n",
    "\n",
    "def ROMParmLoad_TB():\n",
    "    \"\"\"Python Only Testbench  for `ROMParmLoad`\"\"\"\n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(3+1):\n",
    "            addr.next=i\n",
    "            yield delay(1)\n",
    "        raise StopSimulation()\n",
    "\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "sim = Simulation(DUT, ROMParmLoad_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"addr\", \"wave\": \"====\", \"data\": [\"0\", \"1\", \"2\", \"3\"]}, {\"name\": \"dout\", \"wave\": \"====\", \"data\": [\"3\", \"2\", \"1\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>addr</th>\n",
       "      <th>dout</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   addr  dout\n",
       "0     0     3\n",
       "1     1     2\n",
       "2     2     1\n",
       "3     3     0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Peeker.to_dataframe()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from ROMParmLoad.v***\n",
      "\n",
      " // File: ROMParmLoad.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Jun 26 23:15:16 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module ROMParmLoad (\n",
      "    addr,\n",
      "    dout\n",
      ");\n",
      "// A ROM laoded with data from CONTENT input tuple\n",
      "// \n",
      "// I/O:\n",
      "//     addr(Signal>4): addres; range is from 0-3\n",
      "//     dout(Signal>4): data at each address\n",
      "// Parm:\n",
      "//     CONTENT: tuple size 4 with contende must be no larger then 4bit\n",
      "\n",
      "input [3:0] addr;\n",
      "output [3:0] dout;\n",
      "reg [3:0] dout;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(addr) begin: ROMPARMLOAD_READACTION\n",
      "    case (addr)\n",
      "        0: dout = 3;\n",
      "        1: dout = 2;\n",
      "        2: dout = 1;\n",
      "        default: dout = 0;\n",
      "    endcase\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('ROMParmLoad');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**ROMParmLoad RTL**\n",
    "<img src=\"ROMParmLoadRTL.png\">\n",
    "**ROMParmLoad Synthesis**\n",
    "<img src=\"ROMParmLoadSynth.png\">"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from ROMParmLoad_TBV.v***\n",
      "\n",
      " // File: ROMParmLoad_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Jun 26 23:15:24 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module ROMParmLoad_TBV (\n",
      "\n",
      ");\n",
      "\n",
      "\n",
      "\n",
      "reg [3:0] addr = 0;\n",
      "reg [3:0] dout = 0;\n",
      "reg clk = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(addr) begin: ROMPARMLOAD_TBV_ROMPARMLOAD0_0_READACTION\n",
      "    case (addr)\n",
      "        0: dout = 3;\n",
      "        1: dout = 2;\n",
      "        2: dout = 1;\n",
      "        default: dout = 0;\n",
      "    endcase\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: ROMPARMLOAD_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: ROMPARMLOAD_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<(3 + 1); i=i+1) begin\n",
      "        addr <= i;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: ROMPARMLOAD_TBV_PRINT_DATA\n",
      "    $write(\"%h\", addr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", dout);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def ROMParmLoad_TBV():\n",
    "    \"\"\"Verilog Only Testbench  for `ROMParmLoad`\"\"\"\n",
    "    clk=Signal(bool(0))\n",
    "    addr=Signal(intbv(0)[4:])\n",
    "    dout=Signal(intbv(0)[4:])\n",
    "    CONTENT=tuple([i for i in range(4)][::-1])\n",
    "\n",
    "    DUT=ROMParmLoad(addr, dout, CONTENT)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "\n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(3+1):\n",
    "            addr.next=i\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation\n",
    "\n",
    "\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def print_data():\n",
    "        print(addr,  dout)\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "#create instaince of TB\n",
    "TB=ROMParmLoad_TBV()\n",
    "#convert to verilog with reintilzed values\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "#readback the testbench results\n",
    "VerilogTextReader('ROMParmLoad_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "we can also create rom that insted of being asynchronous is synchronous "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def ROMParmLoadSync(addr, dout, clk, rst, CONTENT):\n",
    "    \"\"\"\n",
    "    A ROM laoded with data from CONTENT input tuple\n",
    "    \n",
    "    I/O:\n",
    "        addr(Signal>4): addres; range is from 0-3\n",
    "        dout(Signal>4): data at each address\n",
    "        clk (bool): clock feed\n",
    "        rst (bool): reset\n",
    "    Parm:\n",
    "        CONTENT: tuple size 4 with contende must be no larger then 4bit\n",
    "    \"\"\"\n",
    "    @always(clk.posedge)\n",
    "    def readAction():\n",
    "        if rst:\n",
    "            dout.next=0\n",
    "        else:\n",
    "            dout.next=CONTENT[int(addr)]\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "addr=Signal(intbv(0)[4:]); Peeker(addr, 'addr')\n",
    "dout=Signal(intbv(0)[4:]); Peeker(dout, 'dout')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "CONTENT=tuple([i for i in range(4)][::-1])\n",
    "\n",
    "DUT=ROMParmLoadSync(addr, dout, clk, rst, CONTENT)\n",
    "\n",
    "def ROMParmLoadSync_TB():\n",
    "    \"\"\"Python Only Testbench  for `ROMParmLoadSync`\"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(3+1):\n",
    "            yield clk.posedge\n",
    "            addr.next=i\n",
    "        \n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            rst.next=1                        \n",
    "            addr.next=i\n",
    "\n",
    "        raise StopSimulation()\n",
    "\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "sim = Simulation(DUT, ROMParmLoadSync_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"addr\", \"wave\": \"=..=.=.=.=.=.=.\", \"data\": [\"0\", \"1\", \"2\", \"3\", \"0\", \"1\", \"2\"]}, {\"name\": \"dout\", \"wave\": \"==...=.=.=.....\", \"data\": [\"0\", \"3\", \"2\", \"1\", \"0\"]}, {\"name\": \"clk[0]\", \"wave\": \"010101010101010\"}, {\"name\": \"rst[0]\", \"wave\": \"0........1.....\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>addr</th>\n",
       "      <th>dout</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   addr  dout  rst\n",
       "0     0     3    0\n",
       "1     1     3    0\n",
       "2     2     2    0\n",
       "3     3     1    0\n",
       "4     0     0    1\n",
       "5     1     0    1\n",
       "6     2     0    1"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ROMData=Peeker.to_dataframe()\n",
    "#keep only clock high\n",
    "ROMData=ROMData[ROMData['clk']==1]\n",
    "ROMData.drop(columns='clk', inplace=True)\n",
    "ROMData.reset_index(drop=True, inplace=True)\n",
    "ROMData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from ROMParmLoadSync.v***\n",
      "\n",
      " // File: ROMParmLoadSync.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Jun 26 23:45:38 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module ROMParmLoadSync (\n",
      "    addr,\n",
      "    dout,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// A ROM laoded with data from CONTENT input tuple\n",
      "// \n",
      "// I/O:\n",
      "//     addr(Signal>4): addres; range is from 0-3\n",
      "//     dout(Signal>4): data at each address\n",
      "//     clk (bool): clock feed\n",
      "//     rst (bool): reset\n",
      "// Parm:\n",
      "//     CONTENT: tuple size 4 with contende must be no larger then 4bit\n",
      "\n",
      "input [3:0] addr;\n",
      "output [3:0] dout;\n",
      "reg [3:0] dout;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: ROMPARMLOADSYNC_READACTION\n",
      "    if (rst) begin\n",
      "        dout <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        case (addr)\n",
      "            0: dout <= 3;\n",
      "            1: dout <= 2;\n",
      "            2: dout <= 1;\n",
      "            default: dout <= 0;\n",
      "        endcase\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('ROMParmLoadSync');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**ROMParmLoadSync RTL**\n",
    "<img src=\"ROMParmLoadSyncRTL.png\">\n",
    "**ROMParmLoadSync Synthesis**\n",
    "<img src=\"ROMParmLoadSyncSynth.png\">"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from ROMParmLoadSync_TBV.v***\n",
      "\n",
      " // File: ROMParmLoadSync_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Tue Jun 26 23:46:29 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module ROMParmLoadSync_TBV (\n",
      "\n",
      ");\n",
      "// Python Only Testbench  for `ROMParmLoadSync`\n",
      "\n",
      "\n",
      "reg [3:0] addr = 0;\n",
      "reg [3:0] dout = 0;\n",
      "reg clk = 0;\n",
      "reg rst = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: ROMPARMLOADSYNC_TBV_ROMPARMLOADSYNC0_0_READACTION\n",
      "    if (rst) begin\n",
      "        dout <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        case (addr)\n",
      "            0: dout <= 3;\n",
      "            1: dout <= 2;\n",
      "            2: dout <= 1;\n",
      "            default: dout <= 0;\n",
      "        endcase\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: ROMPARMLOADSYNC_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: ROMPARMLOADSYNC_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<(3 + 1); i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        addr <= i;\n",
      "    end\n",
      "    for (i=0; i<4; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        rst <= 1;\n",
      "        addr <= i;\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: ROMPARMLOADSYNC_TBV_PRINT_DATA\n",
      "    $write(\"%h\", addr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", dout);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def ROMParmLoadSync_TBV():\n",
    "    \"\"\"Python Only Testbench  for `ROMParmLoadSync`\"\"\"\n",
    "    \n",
    "    addr=Signal(intbv(0)[4:])\n",
    "    dout=Signal(intbv(0)[4:])\n",
    "    clk=Signal(bool(0))\n",
    "    rst=Signal(bool(0))\n",
    "    CONTENT=tuple([i for i in range(4)][::-1])\n",
    "\n",
    "    DUT=ROMParmLoadSync(addr, dout, clk, rst, CONTENT)\n",
    "\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "\n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(3+1):\n",
    "            yield clk.posedge\n",
    "            addr.next=i\n",
    "        \n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            rst.next=1                        \n",
    "            addr.next=i\n",
    "        raise StopSimulation\n",
    "\n",
    "\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def print_data():\n",
    "        print(addr,  dout, rst)\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "#create instaince of TB\n",
    "TB=ROMParmLoadSync_TBV()\n",
    "#convert to verilog with reintilzed values\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "#readback the testbench results\n",
    "VerilogTextReader('ROMParmLoadSync_TBV');"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def SeqROMEx(clk, rst, dout):\n",
    "    \"\"\"\n",
    "    Seq Read Only Memory Ex\n",
    "    I/O:\n",
    "        clk (bool): clock\n",
    "        rst (bool): rst on counter\n",
    "        dout (signal >4): data out\n",
    "    \"\"\"\n",
    "    Count=Signal(intbv(0)[3:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def counter():\n",
    "        if rst:\n",
    "            Count.next=0\n",
    "        elif Count==3:\n",
    "            Count.next=0\n",
    "            \n",
    "        else:\n",
    "            Count.next=Count+1\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def Memory():\n",
    "        if Count==0:\n",
    "            dout.next=3\n",
    "        elif Count==1:\n",
    "            dout.next=2\n",
    "        elif Count==2:\n",
    "            dout.next=1\n",
    "        elif Count==3:\n",
    "            dout.next=0\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "dout=Signal(intbv(0)[4:]); Peeker(dout, 'dout')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "\n",
    "DUT=SeqROMEx(clk, rst, dout)\n",
    "\n",
    "def SeqROMEx_TB():\n",
    "    \"\"\"Python Only Testbench  for `SeqROMEx`\"\"\"\n",
    "\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(5+1):\n",
    "            yield clk.posedge\n",
    "        \n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            rst.next=1                        \n",
    "\n",
    "        raise StopSimulation()\n",
    "\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "sim = Simulation(DUT, SeqROMEx_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010\"}, {\"name\": \"dout\", \"wave\": \"==.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"3\", \"2\", \"1\", \"0\", \"3\", \"2\", \"1\", \"0\", \"3\"]}, {\"name\": \"rst\", \"wave\": \"0............1.....\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>dout</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   dout  rst\n",
       "0     3    0\n",
       "1     2    0\n",
       "2     1    0\n",
       "3     0    0\n",
       "4     3    0\n",
       "5     2    0\n",
       "6     1    1\n",
       "7     0    1\n",
       "8     3    1"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SROMData=Peeker.to_dataframe()\n",
    "#keep only clock high\n",
    "SROMData=SROMData[SROMData['clk']==1]\n",
    "SROMData.drop(columns='clk', inplace=True)\n",
    "SROMData.reset_index(drop=True, inplace=True)\n",
    "SROMData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from SeqROMEx.v***\n",
      "\n",
      " // File: SeqROMEx.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Jun 27 00:03:18 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module SeqROMEx (\n",
      "    clk,\n",
      "    rst,\n",
      "    dout\n",
      ");\n",
      "// Seq Read Only Memory Ex\n",
      "// I/O:\n",
      "//     clk (bool): clock\n",
      "//     rst (bool): rst on counter\n",
      "//     dout (signal >4): data out\n",
      "\n",
      "input clk;\n",
      "input rst;\n",
      "output [3:0] dout;\n",
      "reg [3:0] dout;\n",
      "\n",
      "reg [2:0] Count = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: SEQROMEX_COUNTER\n",
      "    if (rst) begin\n",
      "        Count <= 0;\n",
      "    end\n",
      "    else if ((Count == 3)) begin\n",
      "        Count <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        Count <= (Count + 1);\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: SEQROMEX_MEMORY\n",
      "    case (Count)\n",
      "        'h0: begin\n",
      "            dout <= 3;\n",
      "        end\n",
      "        'h1: begin\n",
      "            dout <= 2;\n",
      "        end\n",
      "        'h2: begin\n",
      "            dout <= 1;\n",
      "        end\n",
      "        'h3: begin\n",
      "            dout <= 0;\n",
      "        end\n",
      "    endcase\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('SeqROMEx');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**SeqROMEx RTL**\n",
    "<img src=\"SeqROMExRTL.png\">\n",
    "**SeqROMEx Synthesis**\n",
    "<img src=\"SeqROMExSynth.png\">"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from SeqROMEx_TBV.v***\n",
      "\n",
      " // File: SeqROMEx_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Jun 27 01:09:28 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module SeqROMEx_TBV (\n",
      "\n",
      ");\n",
      "// Verilog Only Testbench  for `SeqROMEx`\n",
      "\n",
      "\n",
      "reg [3:0] dout = 0;\n",
      "reg clk = 0;\n",
      "wire rst;\n",
      "reg [2:0] SeqROMEx0_0_1_2_3_Count = 0;\n",
      "\n",
      "assign rst = 1'd0;\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: SEQROMEX_TBV_SEQROMEX0_0_1_2_3_COUNTER\n",
      "    if (rst) begin\n",
      "        SeqROMEx0_0_1_2_3_Count <= 0;\n",
      "    end\n",
      "    else if ((SeqROMEx0_0_1_2_3_Count == 3)) begin\n",
      "        SeqROMEx0_0_1_2_3_Count <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        SeqROMEx0_0_1_2_3_Count <= (SeqROMEx0_0_1_2_3_Count + 1);\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: SEQROMEX_TBV_SEQROMEX0_0_1_2_3_MEMORY\n",
      "    case (SeqROMEx0_0_1_2_3_Count)\n",
      "        'h0: begin\n",
      "            dout <= 3;\n",
      "        end\n",
      "        'h1: begin\n",
      "            dout <= 2;\n",
      "        end\n",
      "        'h2: begin\n",
      "            dout <= 1;\n",
      "        end\n",
      "        'h3: begin\n",
      "            dout <= 0;\n",
      "        end\n",
      "    endcase\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: SEQROMEX_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: SEQROMEX_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<(5 + 1); i=i+1) begin\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    for (i=0; i<4; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: SEQROMEX_TBV_PRINT_DATA\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", dout);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: rst\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def SeqROMEx_TBV():\n",
    "    \"\"\"Verilog Only Testbench  for `SeqROMEx`\"\"\"\n",
    "    \n",
    "    dout=Signal(intbv(0)[4:])\n",
    "    clk=Signal(bool(0))\n",
    "    rst=Signal(bool(0))\n",
    "\n",
    "    DUT=SeqROMEx(clk, rst, dout)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(5+1):\n",
    "            yield clk.posedge\n",
    "        \n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            rst.next=1                        \n",
    "\n",
    "        raise StopSimulation()\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def print_data():\n",
    "        print(clk, rst, dout)\n",
    "    \n",
    "\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "\n",
    "\n",
    "#create instaince of TB\n",
    "TB=SeqROMEx_TBV()\n",
    "#convert to verilog with reintilzed values\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "#readback the testbench results\n",
    "VerilogTextReader('SeqROMEx_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# read and write memory"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def RAMConcur(addr, din, writeE, dout, clk):\n",
    "    \"\"\"\n",
    "    Random access read write memeory\n",
    "    I/O:\n",
    "        addr(signal>4): the memory cell arrdress\n",
    "        din (signal>4): data to write into memeory\n",
    "        writeE (bool): write enable contorl; false is read only\n",
    "        dout (signal>4): the data out\n",
    "        clk (bool): clock\n",
    "        \n",
    "    Note:\n",
    "        this is only a 4 byte memory\n",
    "    \"\"\"\n",
    "    #create the memeory list (1D array)\n",
    "    memory=[Signal(intbv(0)[4:]) for i in range(4)]\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def writeAction():\n",
    "        if writeE:\n",
    "            memory[addr].next=din\n",
    "    \n",
    "    @always_comb\n",
    "    def readAction():\n",
    "        dout.next=memory[addr]\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "addr=Signal(intbv(0)[4:]); Peeker(addr, 'addr')\n",
    "din=Signal(intbv(0)[4:]); Peeker(din, 'din')\n",
    "writeE=Signal(bool(0)); Peeker(writeE, 'writeE')\n",
    "dout=Signal(intbv(0)[4:]); Peeker(dout, 'dout')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "CONTENT=tuple([i for i in range(4)][::-1])\n",
    "\n",
    "DUT=RAMConcur(addr, din, writeE, dout, clk)\n",
    "\n",
    "def RAMConcur_TB():\n",
    "    \"\"\"Python Only Testbench  for `RAMConcur`\"\"\"\n",
    "\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        # do nothing\n",
    "        for i in range(1):\n",
    "            yield clk.posedge\n",
    "        \n",
    "        #write memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            writeE.next=True\n",
    "            addr.next=i\n",
    "            din.next=CONTENT[i]\n",
    "        \n",
    "        #do nothing\n",
    "        for i in range(1):\n",
    "            yield clk.posedge\n",
    "            writeE.next=False\n",
    "            \n",
    "        #read memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            addr.next=i\n",
    "\n",
    "        # rewrite memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            writeE.next=True\n",
    "            addr.next=i\n",
    "            din.next=CONTENT[-i]\n",
    "        \n",
    "        #do nothing\n",
    "        for i in range(1):\n",
    "            yield clk.posedge\n",
    "            writeE.next=False\n",
    "        \n",
    "        #read memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            addr.next=i\n",
    "        \n",
    "        raise StopSimulation()\n",
    "        \n",
    "        \n",
    "\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "sim = Simulation(DUT, RAMConcur_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"addr\", \"wave\": \"=....=.=.=...=.=.=.=.=.=.=.=...=.=.=.\", \"data\": [\"0\", \"1\", \"2\", \"3\", \"0\", \"1\", \"2\", \"3\", \"0\", \"1\", \"2\", \"3\", \"0\", \"1\", \"2\"]}, {\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010101010\"}, {\"name\": \"dout\", \"wave\": \"=............=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"3\", \"2\", \"1\", \"0\", \"3\", \"2\", \"1\", \"0\", \"2\", \"3\", \"0\", \"1\"]}, {\"name\": \"writeE\", \"wave\": \"0..1.......0.........1.......0.......\"}, {\"name\": \"din[0]\", \"wave\": \"=..=.=.=.=...........=.=.=.=.........\", \"data\": [\"0\", \"3\", \"2\", \"1\", \"0\", \"3\", \"0\", \"1\", \"2\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>addr</th>\n",
       "      <th>din</th>\n",
       "      <th>dout</th>\n",
       "      <th>writeE</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    addr  din  dout  writeE\n",
       "0      0    0     0       0\n",
       "1      0    3     0       1\n",
       "2      1    2     0       1\n",
       "3      2    1     0       1\n",
       "4      3    0     0       1\n",
       "5      3    0     0       0\n",
       "6      0    0     3       0\n",
       "7      1    0     2       0\n",
       "8      2    0     1       0\n",
       "9      3    0     0       0\n",
       "10     0    3     3       1\n",
       "11     1    0     2       1\n",
       "12     2    1     1       1\n",
       "13     3    2     0       1\n",
       "14     3    2     2       0\n",
       "15     0    2     3       0\n",
       "16     1    2     0       0\n",
       "17     2    2     1       0"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RAMData=Peeker.to_dataframe()\n",
    "RAMData=RAMData[RAMData['clk']==1]\n",
    "RAMData.drop(columns='clk', inplace=True)\n",
    "RAMData.reset_index(drop=True, inplace=True)\n",
    "RAMData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>addr</th>\n",
       "      <th>din</th>\n",
       "      <th>dout</th>\n",
       "      <th>writeE</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    addr  din  dout  writeE\n",
       "1      0    3     0       1\n",
       "2      1    2     0       1\n",
       "3      2    1     0       1\n",
       "4      3    0     0       1\n",
       "10     0    3     3       1\n",
       "11     1    0     2       1\n",
       "12     2    1     1       1\n",
       "13     3    2     0       1"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RAMData[RAMData['writeE']==1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>addr</th>\n",
       "      <th>din</th>\n",
       "      <th>dout</th>\n",
       "      <th>writeE</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    addr  din  dout  writeE\n",
       "0      0    0     0       0\n",
       "5      3    0     0       0\n",
       "6      0    0     3       0\n",
       "7      1    0     2       0\n",
       "8      2    0     1       0\n",
       "9      3    0     0       0\n",
       "14     3    2     2       0\n",
       "15     0    2     3       0\n",
       "16     1    2     0       0\n",
       "17     2    2     1       0"
      ]
     },
     "execution_count": 41,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RAMData[RAMData['writeE']==0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from RAMConcur.v***\n",
      "\n",
      " // File: RAMConcur.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Jun 27 00:31:42 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module RAMConcur (\n",
      "    addr,\n",
      "    din,\n",
      "    writeE,\n",
      "    dout,\n",
      "    clk\n",
      ");\n",
      "// Random access read write memeory\n",
      "// I/O:\n",
      "//     addr(signal>4): the memory cell arrdress\n",
      "//     din (signal>4): data to write into memeory\n",
      "//     writeE (bool): write enable contorl; false is read only\n",
      "//     dout (signal>4): the data out\n",
      "//     clk (bool): clock\n",
      "//     \n",
      "// Note:\n",
      "//     this is only a 4 byte memory\n",
      "\n",
      "input [3:0] addr;\n",
      "input [3:0] din;\n",
      "input writeE;\n",
      "output [3:0] dout;\n",
      "wire [3:0] dout;\n",
      "input clk;\n",
      "\n",
      "reg [3:0] memory [0:4-1];\n",
      "\n",
      "initial begin: INITIALIZE_MEMORY\n",
      "    integer i;\n",
      "    for(i=0; i<4; i=i+1) begin\n",
      "        memory[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: RAMCONCUR_WRITEACTION\n",
      "    if (writeE) begin\n",
      "        memory[addr] <= din;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign dout = memory[addr];\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('RAMConcur');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**RAMConcur RTL**\n",
    "<img src=\"RAMConcurRTL.png\">\n",
    "**RAMConcur Synthesis**\n",
    "<img src=\"RAMConcurSynth.png\">"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {
    "code_folding": []
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from RAMConcur_TBV.v***\n",
      "\n",
      " // File: RAMConcur_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Jun 27 01:12:16 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module RAMConcur_TBV (\n",
      "\n",
      ");\n",
      "// Verilog Only Testbench  for `RAMConcur`\n",
      "\n",
      "\n",
      "reg [3:0] addr = 0;\n",
      "wire [3:0] dout;\n",
      "reg clk = 0;\n",
      "reg [3:0] din = 0;\n",
      "reg writeE = 0;\n",
      "reg [3:0] RAMConcur0_0_1_2_memory [0:4-1];\n",
      "\n",
      "initial begin: INITIALIZE_RAMCONCUR0_0_1_2_MEMORY\n",
      "    integer i;\n",
      "    for(i=0; i<4; i=i+1) begin\n",
      "        RAMConcur0_0_1_2_memory[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: RAMCONCUR_TBV_RAMCONCUR0_0_1_2_WRITEACTION\n",
      "    if (writeE) begin\n",
      "        RAMConcur0_0_1_2_memory[addr] <= din;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign dout = RAMConcur0_0_1_2_memory[addr];\n",
      "\n",
      "\n",
      "initial begin: RAMCONCUR_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: RAMCONCUR_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<1; i=i+1) begin\n",
      "        @(negedge clk);\n",
      "    end\n",
      "    for (i=0; i<4; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        writeE <= 1'b1;\n",
      "        addr <= i;\n",
      "        case (i)\n",
      "            0: din <= 3;\n",
      "            1: din <= 2;\n",
      "            2: din <= 1;\n",
      "            default: din <= 0;\n",
      "        endcase\n",
      "    end\n",
      "    for (i=0; i<1; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        writeE <= 1'b0;\n",
      "    end\n",
      "    for (i=0; i<4; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        addr <= i;\n",
      "    end\n",
      "    for (i=0; i<4; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        writeE <= 1'b1;\n",
      "        addr <= i;\n",
      "        case ((-i))\n",
      "            0: din <= 3;\n",
      "            1: din <= 2;\n",
      "            2: din <= 1;\n",
      "            default: din <= 0;\n",
      "        endcase\n",
      "    end\n",
      "    for (i=0; i<1; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        writeE <= 1'b0;\n",
      "    end\n",
      "    for (i=0; i<4; i=i+1) begin\n",
      "        @(posedge clk);\n",
      "        addr <= i;\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: RAMCONCUR_TBV_PRINT_DATA\n",
      "    $write(\"%h\", addr);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", din);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", writeE);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", dout);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def RAMConcur_TBV():\n",
    "    \"\"\"Verilog Only Testbench  for `RAMConcur`\"\"\"\n",
    "    addr=Signal(intbv(0)[4:])\n",
    "    din=Signal(intbv(0)[4:])\n",
    "    writeE=Signal(bool(0))\n",
    "    dout=Signal(intbv(0)[4:])\n",
    "    clk=Signal(bool(0))\n",
    "    CONTENT=tuple([i for i in range(4)][::-1])\n",
    "\n",
    "    DUT=RAMConcur(addr, din, writeE, dout, clk)\n",
    "\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "            \n",
    "    @instance\n",
    "    def stimules():\n",
    "        # do nothing\n",
    "        for i in range(1):\n",
    "            yield clk.posedge\n",
    "        \n",
    "        #write memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            writeE.next=True\n",
    "            addr.next=i\n",
    "            din.next=CONTENT[i]\n",
    "        \n",
    "        #do nothing\n",
    "        for i in range(1):\n",
    "            yield clk.posedge\n",
    "            writeE.next=False\n",
    "            \n",
    "        #read memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            addr.next=i\n",
    "\n",
    "        # rewrite memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            writeE.next=True\n",
    "            addr.next=i\n",
    "            din.next=CONTENT[-i]\n",
    "        \n",
    "        #do nothing\n",
    "        for i in range(1):\n",
    "            yield clk.posedge\n",
    "            writeE.next=False\n",
    "        \n",
    "        #read memory\n",
    "        for i in range(4):\n",
    "            yield clk.posedge\n",
    "            addr.next=i\n",
    "        \n",
    "        raise StopSimulation()\n",
    "        \n",
    "         \n",
    "    @always(clk.posedge)\n",
    "    def print_data():\n",
    "        print(addr, din, writeE, dout, clk)\n",
    "        \n",
    "\n",
    "        \n",
    "    return instances()\n",
    "\n",
    "#create instaince of TB\n",
    "TB=RAMConcur_TBV()\n",
    "#convert to verilog with reintilzed values\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "#readback the testbench results\n",
    "VerilogTextReader('RAMConcur_TBV');"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "author": "Memories in myHDL",
  "hide_input": false,
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  },
  "latex_envs": {
   "LaTeX_envs_menu_present": true,
   "autoclose": false,
   "autocomplete": true,
   "bibliofile": "biblio.bib",
   "cite_by": "apalike",
   "current_citInitial": 1,
   "eqLabelWithNumbers": true,
   "eqNumInitial": 1,
   "hotkeys": {
    "equation": "Ctrl-E",
    "itemize": "Ctrl-I"
   },
   "labels_anchors": false,
   "latex_user_defs": false,
   "report_style_numbering": false,
   "user_envs_cfg": false
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": "block",
   "toc_window_display": true
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
