// Seed: 2760568055
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  wor  id_3,
    input  wand id_4
);
  logic id_6;
  assign module_1.id_5 = 0;
  tri0 id_7;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd16,
    parameter id_6 = 32'd76,
    parameter id_7 = 32'd41
) (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    output tri0 _id_4,
    input supply1 id_5,
    input supply0 _id_6,
    input wire _id_7,
    output tri1 id_8,
    output tri1 id_9
);
  logic [(  {  id_4  +  id_7  ,  id_6  }  ) : id_6] id_11;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_5,
      id_0,
      id_0
  );
endmodule
