LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY EXTENSOR_2X8 IS
    PORT(
        A : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        S : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
    );
END EXTENSOR_2X8;

ARCHITECTURE BEHAVIOR OF EXTENSOR_2X8 IS
BEGIN
    PROCESS(A)
    BEGIN
        -- Ajuste para evitar que as sa√≠das fiquem fixadas em GND
        S(7 DOWNTO 2) <= (OTHERS => '0');
        S(1 DOWNTO 0) <= A(3 DOWNTO 2);
    END PROCESS;
END ARCHITECTURE;
