Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ymts0224/Desktop/dual_quality_16bit/exist_tb_isim_beh.exe -prj C:/Users/ymts0224/Desktop/dual_quality_16bit/exist_tb_beh.prj work.exist_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ymts0224/Desktop/dual_quality_16bit/ha.v" into library work
Analyzing Verilog file "C:/Users/ymts0224/Desktop/dual_quality_16bit/fa.v" into library work
Analyzing Verilog file "C:/Users/ymts0224/Desktop/dual_quality_16bit/conventional_4to2compressor.v" into library work
Analyzing Verilog file "C:/Users/ymts0224/Desktop/dual_quality_16bit/exact_16x16_mul.v" into library work
Analyzing Verilog file "C:/Users/ymts0224/Desktop/dual_quality_16bit/exist_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fa
Compiling module ha
Compiling module conventional_4to2compressor
Compiling module exact_16x16_mul
Compiling module exist_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/ymts0224/Desktop/dual_quality_16bit/exist_tb_isim_beh.exe
Fuse Memory Usage: 35472 KB
Fuse CPU Usage: 515 ms
