
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    32578500                       # Number of ticks simulated
final_tick                                   32578500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88219                       # Simulator instruction rate (inst/s)
host_op_rate                                    88180                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              592188327                       # Simulator tick rate (ticks/s)
host_mem_usage                                 628320                       # Number of bytes of host memory used
host_seconds                                     0.06                       # Real time elapsed on the host
sim_insts                                        4849                       # Number of instructions simulated
sim_ops                                          4849                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              34624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          772042912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          290743896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1062786807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     772042912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        772042912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1964486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1964486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1964486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         772042912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         290743896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1064751293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         77                       # Number of write requests accepted
system.mem_ctrls.readBursts                       541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       77                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  34560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   34624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      32551000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   77                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.754717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.733767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.473587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           24     22.64%     22.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26     24.53%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     18.87%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11     10.38%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.72%     81.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.77%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.83%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.94%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     11.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     85.987469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.455835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      7219000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17344000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13368.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32118.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1060.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1062.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      40                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52671.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3405780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 240120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6455820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                51360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8337390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy            1440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               21963180                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            674.161794                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             18214000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        23000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         3750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      13247750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18264000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  449820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              1952820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               224160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        10679520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1648320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               17598600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            540.190617                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             26557250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       473000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      4293250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       3354500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     23417750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1714                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1067                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               359                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1424                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     286                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.084270                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     164                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              93                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               91                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         1005                       # DTB read hits
system.cpu.dtb.read_misses                         19                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     1024                       # DTB read accesses
system.cpu.dtb.write_hits                         858                       # DTB write hits
system.cpu.dtb.write_misses                         5                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                     863                       # DTB write accesses
system.cpu.dtb.data_hits                         1863                       # DTB hits
system.cpu.dtb.data_misses                         24                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     1887                       # DTB accesses
system.cpu.itb.fetch_hits                        2158                       # ITB hits
system.cpu.itb.fetch_misses                        19                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    2177                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        32578500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            65157                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        4849                       # Number of instructions committed
system.cpu.committedOps                          4849                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          1212                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                              13.437204                       # CPI: cycles per instruction
system.cpu.ipc                               0.074420                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                 199      4.10%      4.10% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    2902     59.85%     63.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                      4      0.08%     64.03% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.03% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    12      0.25%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     8      0.16%     64.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.04%     64.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                    864     17.82%     82.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   835     17.22%     99.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 6      0.12%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               17      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     4849                       # Class of committed instruction
system.cpu.tickCycles                           10957                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           54200                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions               5540                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                  40                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions              1703                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1264                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse            93.161120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1628                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                    11                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    93.161120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.090978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.090978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.143555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3810                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             899                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            706                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          1605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1605                       # number of overall hits
system.cpu.dcache.overall_hits::total            1605                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           74                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          128                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          202                       # number of overall misses
system.cpu.dcache.overall_misses::total           202                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      4890500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4890500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      8034500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8034500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        81500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        81500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     12925000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12925000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     12925000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12925000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1807                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076053                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.153477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.153477                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.111787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.111787                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.111787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.111787                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66087.837838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66087.837838                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62769.531250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62769.531250                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63985.148515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63985.148515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63985.148515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63985.148515                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9516000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9516000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.089928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.081350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.081350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081350                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65236.111111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65236.111111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64253.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64253.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        80500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64734.693878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64734.693878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64734.693878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64734.693878                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                76                       # number of replacements
system.cpu.icache.tags.tagsinuse           174.823201                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               393                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.491094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   174.823201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4709                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         1765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1765                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1765                       # number of overall hits
system.cpu.icache.overall_hits::total            1765                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          393                       # number of overall misses
system.cpu.icache.overall_misses::total           393                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     25300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25300000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     25300000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25300000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     25300000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25300000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2158                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2158                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2158                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.182113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.182113                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.182113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.182113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.182113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.182113                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64376.590331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64376.590331                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64376.590331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64376.590331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64376.590331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64376.590331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu.icache.writebacks::total                76                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24907000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24907000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24907000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24907000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.182113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.182113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.182113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.182113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.182113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.182113                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63376.590331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63376.590331                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63376.590331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63376.590331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63376.590331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63376.590331                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           79                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     32578500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           76                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            73                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   39552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               541                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003697                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.060745                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     539     99.63%     99.63% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.37%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 541                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1012000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2086750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             796250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
