-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fn1 is
port (
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p : IN STD_LOGIC_VECTOR (7 downto 0);
    p_5 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_9_ce0 : OUT STD_LOGIC;
    p_9_we0 : OUT STD_LOGIC;
    p_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_9_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_9_ce1 : OUT STD_LOGIC;
    p_9_we1 : OUT STD_LOGIC;
    p_9_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_9_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_11_ce0 : OUT STD_LOGIC;
    p_11_we0 : OUT STD_LOGIC;
    p_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_11_ce1 : OUT STD_LOGIC;
    p_11_we1 : OUT STD_LOGIC;
    p_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of fn1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fn1_fn1,hls_ip_2020_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_ce_reg : STD_LOGIC;


begin



    ap_done <= ap_start;
    ap_idle <= ap_const_logic_1;
    ap_ready <= ap_start;
    ap_return <= ap_const_lv8_0;
    p_11_address0 <= ap_const_lv3_0;
    p_11_address1 <= ap_const_lv3_0;
    p_11_ce0 <= ap_const_logic_0;
    p_11_ce1 <= ap_const_logic_0;
    p_11_d0 <= ap_const_lv16_0;
    p_11_d1 <= ap_const_lv16_0;
    p_11_we0 <= ap_const_logic_0;
    p_11_we1 <= ap_const_logic_0;
    p_9_address0 <= ap_const_lv1_0;
    p_9_address1 <= ap_const_lv1_0;
    p_9_ce0 <= ap_const_logic_0;
    p_9_ce1 <= ap_const_logic_0;
    p_9_d0 <= ap_const_lv64_0;
    p_9_d1 <= ap_const_lv64_0;
    p_9_we0 <= ap_const_logic_0;
    p_9_we1 <= ap_const_logic_0;
end behav;
