
          Lattice Mapping Report File for Design Module 'topModule'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-25F -t CABGA256 -s 6 -oc Industrial
     ble_tx_impl1.ngd -o ble_tx_impl1_map.ncd -pr ble_tx_impl1.prf -mp
     ble_tx_impl1.mrp -lpf C:/work/tinysdr_fpga_ble_tx/impl1/ble_tx_impl1.lpf
     -lpf C:/work/tinysdr_fpga_ble_tx/ble_tx.lpf -gui -msgset
     C:/work/tinysdr_fpga_ble_tx/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-25FCABGA256
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  05/15/19  14:07:07

Design Summary
--------------

   Number of registers:     79 out of 24879 (0%)
      PFU registers:           79 out of 24288 (0%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:       109 out of 12144 (1%)
      SLICEs as Logic/ROM:    109 out of 12144 (1%)
      SLICEs as RAM:            0 out of  9108 (0%)
      SLICEs as Carry:         10 out of 12144 (0%)
   Number of LUT4s:        156 out of 24288 (1%)
      Number used as logic LUTs:        136
      Number used as distributed RAM:     0
      Number used as ripple logic:       20
      Number used as shift registers:     0
   Number of PIO sites used: 17 out of 197 (9%)
   Number of block RAMs:  0 out of 56 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0

                                    Page 1




Design:  topModule                                     Date:  05/15/19  14:07:07

Design Summary (cont)
---------------------
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 56 (0 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  5
     Net pll_clko: 16 loads, 16 rising, 0 falling (Driver:
     pll_lock_I_0_112/PLLInst_0 )
     Net top_test0_c: 39 loads, 13 rising, 26 falling (Driver: spi_sclk_96 )
     Net clkDivider_clko: 7 loads, 7 rising, 0 falling (Driver:
     clockDivider_0/clkOut_28 )
     Net top_clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO top_clk )
     Net pll_lock_I_0_112/CLKIt: 1 loads, 1 rising, 0 falling (Driver:
     pll_lock_I_0_112/PLLRefcs_0 )
   Number of Clock Enables:  13
     Net spi_0/spi_slave_0/bit_cnt_2: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_7__N_287: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_6__N_292: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_5__N_294: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_4__N_296: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/bit_cnt_1: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_3__N_298: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_2__N_300: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/rx_buf_1__N_302: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/top_test0_c_enable_1: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/sclk_N_384_enable_1: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/top_test0_c_enable_2: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/top_test0_c_enable_3: 1 loads, 1 LSLICEs
   Number of LSRs:  24
     Net spi_rst: 8 loads, 8 LSLICEs
     Net clockDivider_0/n573: 5 loads, 5 LSLICEs
     Net pll_lock: 6 loads, 6 LSLICEs
     Net n1924: 7 loads, 7 LSLICEs
     Net top_rst_n_N_66: 1 loads, 0 LSLICEs
     Net spi_0/spi_slave_0/n1927: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1926: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1925: 1 loads, 1 LSLICEs
     Net trdy_N_389: 1 loads, 1 LSLICEs
     Net rrdy_N_394: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1919: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1922: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1921: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1928: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1929: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1930: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1931: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1932: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1933: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1934: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1935: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1936: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/n1937: 1 loads, 1 LSLICEs
     Net spi_0/spi_slave_0/roe_N_398: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:

                                    Page 2




Design:  topModule                                     Date:  05/15/19  14:07:07

Design Summary (cont)
---------------------
     Net spi_rst: 55 loads
     Net spi_next_state_3_N_261_3: 31 loads
     Net spi_tx_load_en: 19 loads
     Net top_test6_c: 15 loads
     Net top_test1_c: 14 loads
     Net n1987: 13 loads
     Net spi_0/spi_slave_0/rd_add: 12 loads
     Net pll_lock: 10 loads
     Net spi_tx_data_7__N_248: 10 loads
     Net spi_0/spi_slave_0/n1409: 9 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Pref conflicts. Ignoring PERIOD PORT "top_clk" 31.250000 ns HIGH
     15.625000 ns ;
        Keeping PERIOD PORT "top_clk" 31.250000 ns ;
     .

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| osc_en              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| serial_iq           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| serial_clk          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_spi_miso        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED                 | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| top_test0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_test1           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_test2           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_test3           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_test4           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_test5           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_test6           | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  topModule                                     Date:  05/15/19  14:07:07

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| top_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_rst_n           | INPUT     | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| top_spi_mosi        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_spi_sclk        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| top_spi_cs          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal sclk_N_384 was merged into signal top_test0_c
Signal n659 was merged into signal spi_0/spi_slave_0/miso_N_383
Signal spi_0/spi_slave_0/n1942 was merged into signal spi_rst
Signal n1946 was merged into signal pll_lock
Signal VCC_net undriven or does not drive anything - clipped.
Signal clockDivider_0/lockCounter_244_add_4_9/S1 undriven or does not drive
     anything - clipped.
Signal clockDivider_0/lockCounter_244_add_4_9/CO undriven or does not drive
     anything - clipped.
Signal clockDivider_0/counter_243_add_4_9/S1 undriven or does not drive anything
     - clipped.
Signal clockDivider_0/counter_243_add_4_9/CO undriven or does not drive anything
     - clipped.
Signal clockDivider_0/lockCounter_244_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal clockDivider_0/lockCounter_244_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal clockDivider_0/counter_243_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal clockDivider_0/counter_243_add_4_1/CI undriven or does not drive anything
     - clipped.
Block i1588 was optimized away.
Block spi_0/spi_slave_0/i319_1_lut was optimized away.
Block spi_0/spi_slave_0/reset_n_I_0_1_lut_rep_56 was optimized away.
Block pll_lock_I_0_1_lut_rep_60 was optimized away.
Block i2 was optimized away.

Memory Usage
------------


     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                pll_lock_I_0_112/PLLInst_0
  PLL Type:                                         EHXPLLL
  Input Clock:                             NODE     GND_net
  Input Clock2:                            PIN      top_clk_c

                                    Page 4




Design:  topModule                                     Date:  05/15/19  14:07:07

PLL/DLL Summary (cont)
----------------------
  Input Clock select:                               NONE
  Output Clock(P):                         NODE     pll_clko
  Feedback Signal:                         NODE     pll_clko
  Reset Signal:                            NODE     top_rst_n_N_66
  Standby Signal:                          NODE     GND_net
  PLL LOCK signal:                         NODE     pll_lock
  Input Clock Frequency (MHz):                      32.0000
  Output Clock(P) Frequency (MHz):                  64.0000
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              NONE
  Pre Divider B Input:                              NONE
  Pre Divider C Input:                              NONE
  Pre Divider D Input:                              NONE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    2
  CLKOP Divider:                                    9
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             NONE
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 FALLING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS2 Trim Option Rising/Falling:                NONE
  CLKOS2 Trim Option Delay:                         NONE
  CLKOS3 Desired Phase Shift(degree):               0
  CLKOS3 Trim Option Rising/Falling:                NONE
  CLKOS3 Trim Option Delay:                         NONE

ASIC Components
---------------

Instance Name: pll_lock_I_0_112/PLLInst_0
         Type: EHXPLLL
Instance Name: pll_lock_I_0_112/PLLRefcs_0
         Type: PLLREFCS

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        'bit_cnt_15__N_285'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global

                                    Page 5




Design:  topModule                                     Date:  05/15/19  14:07:07

GSR Usage (cont)
----------------
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'bit_cnt_15__N_285' via the GSR component.

     Type and number of components of the type: 
   Register = 61 

     Type and instance name of component: 
   Register : spi_mosi_98
   Register : top_spi_miso_99
   Register : spi_sclk_96
   Register : clockDivider_0/clkOut_28
   Register : clockDivider_0/counter_243__i7
   Register : clockDivider_0/counter_243__i6
   Register : clockDivider_0/counter_243__i5
   Register : clockDivider_0/counter_243__i4
   Register : clockDivider_0/counter_243__i3
   Register : clockDivider_0/counter_243__i2
   Register : clockDivider_0/counter_243__i1
   Register : clockDivider_0/lockCounter_244__i7
   Register : clockDivider_0/lockCounter_244__i6
   Register : clockDivider_0/lockCounter_244__i5
   Register : clockDivider_0/lockCounter_244__i4
   Register : clockDivider_0/lockCounter_244__i3
   Register : clockDivider_0/lockCounter_244__i2
   Register : clockDivider_0/lockCounter_244__i1
   Register : clockDivider_0/lockCounter_244__i0
   Register : clockDivider_0/counter_243__i0
   Register : spi_cs_97
   Register : spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset
   Register : spi_0/spi_slave_0/rd_add_230
   Register : spi_0/spi_slave_0/rx_buf_7__234
   Register : spi_0/spi_slave_0/rx_buf_6__235
   Register : spi_0/spi_slave_0/rx_buf_5__236
   Register : spi_0/spi_slave_0/tx_buf_i0_i7_409_410_set
   Register : spi_0/spi_slave_0/rx_buf_4__237
   Register : spi_0/spi_slave_0/tx_buf_i0_i0_401_402_set
   Register : spi_0/spi_slave_0/rx_buf_3__238
   Register : spi_0/spi_slave_0/rx_buf_2__239
   Register : spi_0/spi_slave_0/rx_buf_1__240
   Register : spi_0/spi_slave_0/rx_buf_0__241
   Register : spi_0/spi_slave_0/trdy_231
   Register : spi_0/spi_slave_0/rrdy_232
   Register : spi_0/spi_slave_0/wr_add_229
   Register : spi_0/spi_slave_0/tx_buf_i0_i0_401_402_reset
   Register : spi_0/spi_slave_0/tx_buf_i0_i6_413_414_set
   Register : spi_0/spi_slave_0/tx_buf_i0_i6_413_414_reset
   Register : spi_0/spi_slave_0/tx_buf_i0_i5_417_418_set
   Register : spi_0/spi_slave_0/tx_buf_i0_i5_417_418_reset
   Register : spi_0/spi_slave_0/tx_buf_i0_i4_421_422_set

                                    Page 6




Design:  topModule                                     Date:  05/15/19  14:07:07

GSR Usage (cont)
----------------
   Register : spi_0/spi_slave_0/tx_buf_i0_i4_421_422_reset
   Register : spi_0/spi_slave_0/tx_buf_i0_i3_425_426_set
   Register : spi_0/spi_slave_0/tx_buf_i0_i3_425_426_reset
   Register : spi_0/spi_slave_0/tx_buf_i0_i2_429_430_set
   Register : spi_0/spi_slave_0/tx_buf_i0_i2_429_430_reset
   Register : spi_0/spi_slave_0/tx_buf_i0_i1_433_434_set
   Register : spi_0/spi_slave_0/tx_buf_i0_i1_433_434_reset
   Register : spi_0/spi_slave_0/roe_233
   Register : spi_ctrl_0/spi_current_state_FSM_i4
   Register : spi_ctrl_0/spi_current_state_FSM_i3
   Register : spi_ctrl_0/spi_current_state_FSM_i11
   Register : spi_ctrl_0/spi_current_state_FSM_i10
   Register : spi_ctrl_0/spi_current_state_FSM_i9
   Register : spi_ctrl_0/spi_current_state_FSM_i8
   Register : spi_ctrl_0/spi_current_state_FSM_i7
   Register : spi_ctrl_0/spi_current_state_FSM_i6
   Register : spi_ctrl_0/spi_current_state_FSM_i5
   Register : spi_ctrl_0/spi_current_state_FSM_i2
   Register : spi_ctrl_0/spi_current_state_FSM_i1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 109 MB
        






























                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
