Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 11:24:25 2020
| Host         : Battlestation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk1/slowclk_reg/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: clk20/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk20k/slowclk_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: clk361/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk4/slowclk_reg/Q (HIGH)

 There are 445 register/latch pins with no clock driven by root clock pin: clk625m/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ledDriver/clk600/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.438        0.000                      0                  480        0.113        0.000                      0                  480        4.500        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.438        0.000                      0                  480        0.113        0.000                      0                  480        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.890ns (22.366%)  route 3.089ns (77.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.690    clk361/count_reg[11]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  clk361/count[0]_i_9__2/O
                         net (fo=1, routed)           0.575     7.389    clk361/count[0]_i_9__2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  clk361/count[0]_i_4__2/O
                         net (fo=1, routed)           0.401     7.915    clk361/count[0]_i_4__2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  clk361/count[0]_i_1__3/O
                         net (fo=32, routed)          1.030     9.068    clk361/count[0]_i_1__3_n_0
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.451    14.792    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[28]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    14.507    clk361/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.890ns (22.366%)  route 3.089ns (77.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.690    clk361/count_reg[11]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  clk361/count[0]_i_9__2/O
                         net (fo=1, routed)           0.575     7.389    clk361/count[0]_i_9__2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  clk361/count[0]_i_4__2/O
                         net (fo=1, routed)           0.401     7.915    clk361/count[0]_i_4__2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  clk361/count[0]_i_1__3/O
                         net (fo=32, routed)          1.030     9.068    clk361/count[0]_i_1__3_n_0
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.451    14.792    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[29]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    14.507    clk361/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.890ns (22.366%)  route 3.089ns (77.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.690    clk361/count_reg[11]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  clk361/count[0]_i_9__2/O
                         net (fo=1, routed)           0.575     7.389    clk361/count[0]_i_9__2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  clk361/count[0]_i_4__2/O
                         net (fo=1, routed)           0.401     7.915    clk361/count[0]_i_4__2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  clk361/count[0]_i_1__3/O
                         net (fo=32, routed)          1.030     9.068    clk361/count[0]_i_1__3_n_0
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.451    14.792    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[30]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    14.507    clk361/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.890ns (22.366%)  route 3.089ns (77.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.690    clk361/count_reg[11]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  clk361/count[0]_i_9__2/O
                         net (fo=1, routed)           0.575     7.389    clk361/count[0]_i_9__2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  clk361/count[0]_i_4__2/O
                         net (fo=1, routed)           0.401     7.915    clk361/count[0]_i_4__2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  clk361/count[0]_i_1__3/O
                         net (fo=32, routed)          1.030     9.068    clk361/count[0]_i_1__3_n_0
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.451    14.792    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  clk361/count_reg[31]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.524    14.507    clk361/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.820%)  route 3.149ns (79.180%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  clk1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.282    clk1/count_reg[11]
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.406 r  clk1/count[0]_i_7__4/O
                         net (fo=2, routed)           0.937     7.343    clk1/count[0]_i_7__4_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.467 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.435     7.902    clk1/count[0]_i_4__4_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.026 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.124    clk1/count[0]_i_1__5_n_0
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.506    14.847    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[28]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.820%)  route 3.149ns (79.180%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  clk1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.282    clk1/count_reg[11]
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.406 r  clk1/count[0]_i_7__4/O
                         net (fo=2, routed)           0.937     7.343    clk1/count[0]_i_7__4_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.467 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.435     7.902    clk1/count[0]_i_4__4_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.026 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.124    clk1/count[0]_i_1__5_n_0
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.506    14.847    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[29]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.820%)  route 3.149ns (79.180%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  clk1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.282    clk1/count_reg[11]
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.406 r  clk1/count[0]_i_7__4/O
                         net (fo=2, routed)           0.937     7.343    clk1/count[0]_i_7__4_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.467 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.435     7.902    clk1/count[0]_i_4__4_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.026 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.124    clk1/count[0]_i_1__5_n_0
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.506    14.847    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[30]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.820%)  route 3.149ns (79.180%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  clk1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk1/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.282    clk1/count_reg[11]
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.406 r  clk1/count[0]_i_7__4/O
                         net (fo=2, routed)           0.937     7.343    clk1/count[0]_i_7__4_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.467 r  clk1/count[0]_i_4__4/O
                         net (fo=1, routed)           0.435     7.902    clk1/count[0]_i_4__4_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.026 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.124    clk1/count[0]_i_1__5_n_0
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.506    14.847    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  clk1/count_reg[31]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.890ns (23.172%)  route 2.951ns (76.828%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.690    clk361/count_reg[11]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  clk361/count[0]_i_9__2/O
                         net (fo=1, routed)           0.575     7.389    clk361/count[0]_i_9__2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  clk361/count[0]_i_4__2/O
                         net (fo=1, routed)           0.401     7.915    clk361/count[0]_i_4__2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  clk361/count[0]_i_1__3/O
                         net (fo=32, routed)          0.891     8.930    clk361/count[0]_i_1__3_n_0
    SLICE_X14Y46         FDRE                                         r  clk361/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.450    14.791    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  clk361/count_reg[24]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y46         FDRE (Setup_fdre_C_R)       -0.524    14.506    clk361/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 clk361/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.890ns (23.172%)  route 2.951ns (76.828%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  clk361/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  clk361/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.690    clk361/count_reg[11]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  clk361/count[0]_i_9__2/O
                         net (fo=1, routed)           0.575     7.389    clk361/count[0]_i_9__2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  clk361/count[0]_i_4__2/O
                         net (fo=1, routed)           0.401     7.915    clk361/count[0]_i_4__2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  clk361/count[0]_i_1__3/O
                         net (fo=32, routed)          0.891     8.930    clk361/count[0]_i_1__3_n_0
    SLICE_X14Y46         FDRE                                         r  clk361/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.450    14.791    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  clk361/count_reg[25]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y46         FDRE (Setup_fdre_C_R)       -0.524    14.506    clk361/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.034%)  route 0.131ns (26.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk20/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    clk20/count_reg[20]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.631%)  route 0.131ns (26.369%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clk20/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    clk20/count_reg[20]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  clk20/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    clk20/count_reg[20]_i_1_n_6
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  clk20/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    clk20/count_reg[20]_i_1_n_4
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  clk20/count_reg[23]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.394ns (75.037%)  route 0.131ns (24.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clk20/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    clk20/count_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  clk20/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    clk20/count_reg[24]_i_1_n_7
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.405ns (75.549%)  route 0.131ns (24.451%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clk20/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    clk20/count_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  clk20/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    clk20/count_reg[24]_i_1_n_5
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[26]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clk20/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    clk20/count_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  clk20/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    clk20/count_reg[24]_i_1_n_6
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[25]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clk20/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    clk20/count_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  clk20/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    clk20/count_reg[24]_i_1_n_4
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  clk20/count_reg[27]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.433ns (76.763%)  route 0.131ns (23.237%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clk20/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    clk20/count_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  clk20/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clk20/count_reg[24]_i_1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  clk20/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    clk20/count_reg[28]_i_1_n_7
    SLICE_X9Y52          FDRE                                         r  clk20/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  clk20/count_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk20/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.444ns (77.208%)  route 0.131ns (22.792%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.450    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  clk20/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20/count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.722    clk20/count_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  clk20/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk20/count_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  clk20/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    clk20/count_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  clk20/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clk20/count_reg[24]_i_1_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  clk20/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    clk20/count_reg[28]_i_1_n_5
    SLICE_X9Y52          FDRE                                         r  clk20/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.962    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  clk20/count_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.105     1.823    clk20/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   clk1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   clk1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57   clk1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57   clk1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57   clk1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57   clk1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58   clk1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58   clk1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   clk1/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   clk1/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   clk1/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   clk1/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   clk20k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   clk20k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   clk20k/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   clk20k/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   clk20k/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   clk20k/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   clk1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   clk1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   clk1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   clk1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   clk1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   clk1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   clk1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   clk1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   clk1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   clk1/count_reg[18]/C



