
*Note: this file is an early design document, but will be updated in the future.*

# Hardware Element: Memory #

Gotta have it...

Parameters depend on error model chosen for the simulation.

In theory, this should also connect to the allowable set of gates and
even, ideally, to a notion of interconnect topology, but I don't think
we need to go that far in this sim.

