/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-17.10" *)
module top(out, clk, in);
  (* src = "dut.sv:1.17-1.20" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.22-1.24" *)
  input in;
  wire in;
  (* init = 8'b0xxxxxxx *)
  (* src = "dut.sv:1.12-1.15" *)
  output [7:0] out;
  wire [7:0] out;
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:12.5-16.5" *)
  \$_DFF_P_  \out_reg[7]  /* _0_ */ (
    .C(clk),
    .D(in),
    .Q(out[7])
  );
  assign out[6:0] = 7'h00;
endmodule
