<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREABC_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./COREABC_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./COREABC_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="2"><name>./COREABC_C0_0/COREABC_C0_COREABC_C0_0_COREABC.cxf</name><userFileType>CXF</userFileType></file><file fileid="3"><name>../../Actel/DirectCore/COREABC/3.7.101/COREABC.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>./COREABC_C0.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="DirectCore" name="COREABC" vendor="Actel" version="3.7.101"/><configuration><configurableElement referenceId="ABCCODE" value="JUMP $MAIN&#xA;&#xA;    APBREAD FFT_ADR FFT_CTRL&#xA;    BITTST FFT_DAT_VAL_POS&#xA;    JUMP IFNOT ZERO $DONE_WITH_SMPL_BLOCK&#xA;    &#xA;    $DO_COLUMN&#xA;    &#xA;    &#xA;    //RAMREAD RAM_X_pos&#xA;    APBWRT ACC FFT_ADR FFT_SMPL_ADR&#xA;    APBWRT ACC LCD_ADR LCD_pixels_X_ADDR&#xA;    &#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 0&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_data_ADDR 0b01000000&#xA;    &#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 1&#xA;    APBREAD FFT_ADR FFT_SMPL_PB0&#xA;    APBWRT ACC LCD_ADR LCD_pixels_data_ADDR&#xA;&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 2&#xA;    APBREAD FFT_ADR FFT_SMPL_PB1&#xA;    APBWRT ACC LCD_ADR LCD_pixels_data_ADDR&#xA;&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 3&#xA;    APBREAD FFT_ADR FFT_SMPL_PB2&#xA;    APBWRT ACC LCD_ADR LCD_pixels_data_ADDR&#xA;&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 4&#xA;    APBREAD FFT_ADR FFT_SMPL_PB3&#xA;    APBWRT ACC LCD_ADR LCD_pixels_data_ADDR&#xA;    &#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 5&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_data_ADDR 0b00000010&#xA;    &#xA;    RAMREAD RAM_X_pos&#xA;    INC&#xA;    CMP DAT 84&#xA;    RAMWRT RAM_X_pos ACC&#xA;    JUMP IFNOT ZERO $DO_COLUMN&#xA;        // equal&#xA;    &#xA;    $DONE_WITH_SMPL_BLOCK&#xA;&#xA;    APBWRT DAT8 FFT_ADR FFT_CTRL FFT_DAT_DONE_MASK&#xA;    &#xA;    // change LCD frame buffer to write to&#xA;    APBREAD LCD_ADR LCD_ctrl_ADDR&#xA;    XOR DAT8 0b00000100&#xA;    APBWRT ACC LCD_ADR LCD_ctrl_ADDR&#xA;    RAMWRT RAM_X_pos DAT8 0&#xA;&#xA;    RETISR&#xA;$MAIN&#xA;&#xA;    DEF FFT_ADR 0&#xA;    &#xA;    DEF FFT_CTRL 0x00&#xA;    DEF FFT_SMPL_ADR 0x01&#xA;    DEF FFT_SMPL_MAG 0x10&#xA;    DEF FFT_SMPL_PB0 0x11&#xA;    DEF FFT_SMPL_PB1 0x12&#xA;    DEF FFT_SMPL_PB2 0x13&#xA;    DEF FFT_SMPL_PB3 0x14&#xA;    &#xA;    DEF FFT_DAT_DONE_MASK 0b00000001&#xA;    DEF FFT_DAT_DONE_POS 0&#xA;    DEF FFT_DAT_VAL_MASK 0b00000010&#xA;    DEF FFT_DAT_VAL_POS 2&#xA;    DEF FFT_INT_MASK 0b10000000&#xA;    DEF FFT_INT_POS 7&#xA;    &#xA;    &#xA;    &#xA;    DEF LCD_ADR 1&#xA;    &#xA;    DEF LCD_ctrl_ADDR 0x00&#xA;    DEF LCD_pixels_data_ADDR 0x10&#xA;    DEF LCD_pixels_X_ADDR 0x11&#xA;    DEF LCD_pixels_Y_ADDR 0x12&#xA;    &#xA;    &#xA;    //DEF RAM_pixels      0x00&#xA;    //DEF RAM_pixels_last 0x01&#xA;    DEF RAM_X_pos       0x02&#xA;    &#xA;    // set LCD to write to both frame buffers&#xA;    APBREAD LCD_ADR LCD_ctrl_ADDR&#xA;    OR DAT8 0b00001000&#xA;    APBWRT ACC LCD_ADR LCD_ctrl_ADDR&#xA;    &#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_X_ADDR 0&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_Y_ADDR 0&#xA;    APBWRT DAT8 LCD_ADR LCD_pixels_data_ADDR 0x0F&#xA;    $clear_lcd&#xA;    APBREAD LCD_ADR LCD_pixels_X_ADDR&#xA;    INC&#xA;    CMP DAT8 84&#xA;    JUMP IFNOT ZERO $WRT_X_ADDR&#xA;        APBREAD LCD_ADR LCD_pixels_Y_ADDR&#xA;        INC&#xA;        CMP DAT8 6&#xA;        JUMP IFNOT ZERO $WRT_Y_ADDDR&#xA;            LOAD DAT8 LCD_ADR&#xA;            JUMP $Halt_Stuff&#xA;        $WRT_Y_ADDDR&#xA;        APBWRT ACC LCD_ADR LCD_pixels_Y_ADDR&#xA;        LOAD DAT8 0&#xA;    $WRT_X_ADDR&#xA;    // writes 0 if = 84, or writes source + 1&#xA;    APBWRT ACC LCD_ADR LCD_pixels_X_ADDR&#xA;    APBWRT ACC LCD_ADR LCD_pixels_data_ADDR&#xA;    JUMP $clear_lcd&#xA;&#xA;    $Halt_Stuff&#xA;    // set LCD stop writing to both frame buffers&#xA;    APBREAD LCD_ADR LCD_ctrl_ADDR&#xA;    AND DAT8 0b11110111&#xA;    APBWRT ACC LCD_ADR LCD_ctrl_ADDR&#xA;    &#xA;&#xA;    APBWRT DAT8 FFT_ADR FFT_CTRL FFT_DAT_DONE_MASK&#xA;&#xA;&#xA;    HALT"/><configurableElement referenceId="ACT_CALIBRATIONDATA" value="true"/><configurableElement referenceId="APB_AWIDTH" value="8"/><configurableElement referenceId="APB_DWIDTH" value="8"/><configurableElement referenceId="APB_SDEPTH" value="2"/><configurableElement referenceId="CODEHEXDUMP" value=""/><configurableElement referenceId="CODEHEXDUMP2" value=""/><configurableElement referenceId="DEBUG" value="true"/><configurableElement referenceId="EN_ACM" value="false"/><configurableElement referenceId="EN_ADD" value="true"/><configurableElement referenceId="EN_ALURAM" value="false"/><configurableElement referenceId="EN_AND" value="true"/><configurableElement referenceId="EN_CALL" value="true"/><configurableElement referenceId="EN_DATAM" value="2"/><configurableElement referenceId="EN_INC" value="true"/><configurableElement referenceId="EN_INDIRECT" value="false"/><configurableElement referenceId="EN_INT" value="1"/><configurableElement referenceId="EN_IOREAD" value="true"/><configurableElement referenceId="EN_IOWRT" value="true"/><configurableElement referenceId="EN_MULT" value="0"/><configurableElement referenceId="EN_OR" value="true"/><configurableElement referenceId="EN_PUSH" value="true"/><configurableElement referenceId="EN_RAM" value="true"/><configurableElement referenceId="EN_SHL" value="true"/><configurableElement referenceId="EN_SHR" value="true"/><configurableElement referenceId="EN_XOR" value="true"/><configurableElement referenceId="FAMILY" value="19"/><configurableElement referenceId="HDL_license" value="U"/><configurableElement referenceId="ICWIDTH" value="6"/><configurableElement referenceId="IFWIDTH" value="2"/><configurableElement referenceId="IIWIDTH" value="2"/><configurableElement referenceId="IMEM_APB_ACCESS" value="0"/><configurableElement referenceId="INITWIDTH" value="11"/><configurableElement referenceId="INSMODE" value="0"/><configurableElement referenceId="IOWIDTH" value="1"/><configurableElement referenceId="ISRADDR" value="1"/><configurableElement referenceId="MAX_NVMDWIDTH" value="32"/><configurableElement referenceId="STWIDTH" value="4"/><configurableElement referenceId="TESTBENCH" value="User"/><configurableElement referenceId="TESTMODE" value="0"/><configurableElement referenceId="UNIQ_STRING" value="COREABC_C0_COREABC_C0_0"/><configurableElement referenceId="UNIQ_STRING_LENGTH" value="23"/><configurableElement referenceId="VERILOGCODE" value=""/><configurableElement referenceId="VERILOGVARS" value=""/><configurableElement referenceId="VHDLCODE" value=""/><configurableElement referenceId="VHDLVARS" value=""/><configurableElement referenceId="ZRWIDTH" value="0"/></configuration></vendorExtensions><busInterfaces><busInterface><name>APB3master</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PADDR_M</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>PSEL_M</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>PENABLE_M</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>PWRITE_M</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>PRDATA_M</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>PWDATA_M</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>PREADY_M</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>PSLVERR_M</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>NSYSRESET</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INTACT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INTREQ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSEL_M</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PENABLE_M</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE_M</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PREADY_M</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSLVERR_M</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PADDR_M</name><direction>out</direction><left>19</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA_M</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWDATA_M</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IO_IN</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IO_OUT</name><direction>out</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>