#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  4 17:29:51 2020
# Process ID: 17008
# Current directory: F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13324 F:\vivado_project\PLD_filter_128\PLD_filter_128\PLD_filter_128\PLD_filter_128.xpr
# Log file: F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/vivado.log
# Journal file: F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/vivado_project/PLD_filter_128/PLD_filter_128/IP_Core/Frequency-Divider-IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/vivado_project/PLD_filter_128/PLD_filter_128/IP_Core/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/vivado_project/PLD_filter_128/PLD_filter_128/IP_Core/Frequency-Divider-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/vivado_project/PLD_filter_128/PLD_filter_128/IP_Core/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Wave_Ram' is locked:
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'Wave_Ram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.2) was not found in the IP Catalog.
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'rgb2dvi_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'Clk_Division_0' is locked:
* IP definition 'Clk_Division (1.0)' for IP 'Clk_Division_0' (customized with software release 2018.2) was not found in the IP Catalog.
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'Clk_Division_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'blk_mem_gen_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 901.074 ; gain = 145.734
update_compile_order -fileset sources_1
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s25ftgb196-1
INFO: [Project 1-454] Reading design checkpoint 'f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'HDMI/clk_10'
INFO: [Project 1-454] Reading design checkpoint 'f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.dcp' for cell 'HDMI/Driver_ADC_0/Clock_ADC'
INFO: [Project 1-454] Reading design checkpoint 'f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'QSPI/u_blk_mem_gen_0'
INFO: [Netlist 29-17] Analyzing 1549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_128' is not ideal for floorplanning, since the cellview 'FIR_128' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, HDMI/clk_10/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HDMI/clk_10/clk_in1' is not directly connected to top level port. Synthesis is ignored for f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:302]
Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Finished Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'HDMI/clk_10/inst'
Finished Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'HDMI/clk_10/inst'
Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'HDMI/clk_10/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1725.582 ; gain = 468.336
Finished Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'HDMI/clk_10/inst'
Parsing XDC File [F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/constrs_1/new/system.xdc]
Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Finished Parsing XDC File [f:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 1725.840 ; gain = 802.535
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 17:45:27 2020...
