/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_misc_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 3/29/12 3:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 29 14:38:30 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_ufe_misc_1.h $
 * 
 * Hydra_Software_Devel/1   3/29/12 3:24p farshidf
 * SW3461-1: add 3472 header files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC_1_H__
#define BCHP_UFE_MISC_1_H__

/***************************************************************************
 *UFE_MISC_1 - UFE Misc Register Set (including DPM, AAGC, IRQ, TP) 1
 ***************************************************************************/
#define BCHP_UFE_MISC_1_REVID                    0x00140600 /* Revision ID Register */
#define BCHP_UFE_MISC_1_CTRL                     0x00140604 /* Master clkgen/datapath resets & Misc control bits for final VID/HBU */
#define BCHP_UFE_MISC_1_IQIMB_AMP_CTRL           0x00140608 /* IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_MISC_1_IQIMB_PHS_CTRL           0x0014060c /* IQ-Imbalance phase     correction control register */
#define BCHP_UFE_MISC_1_IQIMB_AMP_LF             0x00140610 /* IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_MISC_1_IQIMB_PHS_LF             0x00140614 /* IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_MISC_1_DAC_CTRL                 0x00140618 /* DAC control register */
#define BCHP_UFE_MISC_1_DAC_FCW                  0x0014061c /* DAC frequency control word */
#define BCHP_UFE_MISC_1_DAC_GAIN                 0x00140620 /* DAC fixed gain */
#define BCHP_UFE_MISC_1_DAC_FCW2                 0x00140624 /* DAC frequency control word for second tone */
#define BCHP_UFE_MISC_1_DAC_TONE_GAIN            0x00140628 /* DAC gain for the two tone test */
#define BCHP_UFE_MISC_1_CTRL_SEL                 0x0014062c /* DPM/CLIP/AAGC input source select */
#define BCHP_UFE_MISC_1_DPM                      0x00140630 /* DPM register for control signals */
#define BCHP_UFE_MISC_1_DPM_DCI                  0x00140634 /* DPM DC Canceller I Integrator Value */
#define BCHP_UFE_MISC_1_DPM_DCQ                  0x00140638 /* DPM DC Canceller Q Integrator Value */
#define BCHP_UFE_MISC_1_DPMK2                    0x0014063c /* DPM Register for Control Signals */
#define BCHP_UFE_MISC_1_DPM_DCK2I                0x00140640 /* DPM DC Canceller I Integrator Value */
#define BCHP_UFE_MISC_1_DPM_DCK2Q                0x00140644 /* DPM DC Canceller Q Integrator Value */
#define BCHP_UFE_MISC_1_CLIP_CTRL                0x00140648 /* Clip Detector Control Register */
#define BCHP_UFE_MISC_1_CLIP_THRI                0x0014064c /* Clip Detector Threshold Value for Channel I */
#define BCHP_UFE_MISC_1_CLIP_THRQ                0x00140650 /* Clip Detector Threshold Value for Channel Q */
#define BCHP_UFE_MISC_1_CLIP_CNTI                0x00140654 /* Clip Detector Counter Value for Channel I */
#define BCHP_UFE_MISC_1_CLIP_CNTQ                0x00140658 /* Clip Detector Counter Value for Channel Q */
#define BCHP_UFE_MISC_1_AGC_CTRL                 0x0014065c /* Analog AGC Control Register */
#define BCHP_UFE_MISC_1_AGC_THRES                0x00140660 /* Analog AGC Loop Threshold */
#define BCHP_UFE_MISC_1_AGC_DSFIX                0x00140664 /* Analog AGC Delta Sigma Fixed Control Word */
#define BCHP_UFE_MISC_1_AGC_INT_UT               0x00140668 /* Analog AGC Integrator Upper Limit */
#define BCHP_UFE_MISC_1_AGC_INT_LT               0x0014066c /* Analog AGC Integrator Lower Limit */
#define BCHP_UFE_MISC_1_AGC_INT                  0x00140670 /* Analog AGC Integrator */
#define BCHP_UFE_MISC_1_AGC_INT_DS               0x00140674 /* Analog AGC Delta Sigma Integrator */
#define BCHP_UFE_MISC_1_AGC_STS                  0x00140678 /* Analog AGC Status Register */
#define BCHP_UFE_MISC_1_CRC_EN                   0x00140694 /* CRC enable register */
#define BCHP_UFE_MISC_1_CRC                      0x00140698 /* CRC signature analyzer register */
#define BCHP_UFE_MISC_1_TP                       0x0014069c /* Master TP control */
#define BCHP_UFE_MISC_1_TP2                      0x001406a0 /* Master TP control2 */
#define BCHP_UFE_MISC_1_TP_THRES                 0x001406a4 /* Threshold levels for testport output comparator */
#define BCHP_UFE_MISC_1_TP_PWR                   0x001406a8 /* Avgerage power selected testport output (only for 540 MHz signals) */
#define BCHP_UFE_MISC_1_DS_VID_CTRL              0x001406c0 /* VID control register for driving DS_core in fast channel scan mode */

#endif /* #ifndef BCHP_UFE_MISC_1_H__ */

/* End of File */
