
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dbc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08008f9c  08008f9c  00018f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090c8  080090c8  00020438  2**0
                  CONTENTS
  4 .ARM          00000000  080090c8  080090c8  00020438  2**0
                  CONTENTS
  5 .preinit_array 00000000  080090c8  080090c8  00020438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090c8  080090c8  000190c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090cc  080090cc  000190cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000438  20000000  080090d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ac  20000438  08009508  00020438  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008e4  08009508  000208e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY
 12 .debug_info   000217fc  00000000  00000000  00020468  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004578  00000000  00000000  00041c64  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001af0  00000000  00000000  000461e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018b8  00000000  00000000  00047cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e8e9  00000000  00000000  00049588  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a351  00000000  00000000  00077e71  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00122dae  00000000  00000000  000921c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b4f70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007744  00000000  00000000  001b4fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000438 	.word	0x20000438
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008f84 	.word	0x08008f84

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000043c 	.word	0x2000043c
 800021c:	08008f84 	.word	0x08008f84

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <dm_update_display>:
#define BUTTON_Y_POSITION 50
uint16_t button_x_positions[1] = { (BUTTON_WIDTH) };


void dm_update_display()
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af02      	add	r7, sp, #8
											BUTTON_Y_POSITION*2 - (BORDER_SIZE),
											DARKCYAN);

*/

	ILI9341_Draw_Bordered_Hollow_Rectangle_Coord(	10,
 80002c6:	2314      	movs	r3, #20
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2300      	movs	r3, #0
 80002cc:	9300      	str	r3, [sp, #0]
 80002ce:	2332      	movs	r3, #50	; 0x32
 80002d0:	225a      	movs	r2, #90	; 0x5a
 80002d2:	2132      	movs	r1, #50	; 0x32
 80002d4:	200a      	movs	r0, #10
 80002d6:	f007 fa85 	bl	80077e4 <ILI9341_Draw_Bordered_Hollow_Rectangle_Coord>
													50,
													BLACK,
													20);


	ILI9341_Draw_Rectangle(100, 100, 100, 100, RED);
 80002da:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2364      	movs	r3, #100	; 0x64
 80002e2:	2264      	movs	r2, #100	; 0x64
 80002e4:	2164      	movs	r1, #100	; 0x64
 80002e6:	2064      	movs	r0, #100	; 0x64
 80002e8:	f007 fdec 	bl	8007ec4 <ILI9341_Draw_Rectangle>
														BLACK,
														BORDER_SIZE);
*/

	//dm_test_screen();
}
 80002ec:	bf00      	nop
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b08c      	sub	sp, #48	; 0x30
 80002f8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80002fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2220      	movs	r2, #32
 800030a:	2100      	movs	r1, #0
 800030c:	4618      	mov	r0, r3
 800030e:	f007 fee9 	bl	80080e4 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000312:	4b32      	ldr	r3, [pc, #200]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000314:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000318:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800031a:	4b30      	ldr	r3, [pc, #192]	; (80003dc <MX_ADC1_Init+0xe8>)
 800031c:	2200      	movs	r2, #0
 800031e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000322:	2200      	movs	r2, #0
 8000324:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000328:	2200      	movs	r2, #0
 800032a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800032c:	4b2b      	ldr	r3, [pc, #172]	; (80003dc <MX_ADC1_Init+0xe8>)
 800032e:	2200      	movs	r2, #0
 8000330:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000332:	4b2a      	ldr	r3, [pc, #168]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000334:	2200      	movs	r2, #0
 8000336:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000338:	4b28      	ldr	r3, [pc, #160]	; (80003dc <MX_ADC1_Init+0xe8>)
 800033a:	2204      	movs	r2, #4
 800033c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800033e:	4b27      	ldr	r3, [pc, #156]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000340:	2200      	movs	r2, #0
 8000342:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000344:	4b25      	ldr	r3, [pc, #148]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000346:	2201      	movs	r2, #1
 8000348:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800034a:	4b24      	ldr	r3, [pc, #144]	; (80003dc <MX_ADC1_Init+0xe8>)
 800034c:	2201      	movs	r2, #1
 800034e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000350:	4b22      	ldr	r3, [pc, #136]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000352:	2200      	movs	r2, #0
 8000354:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000358:	4b20      	ldr	r3, [pc, #128]	; (80003dc <MX_ADC1_Init+0xe8>)
 800035a:	2200      	movs	r2, #0
 800035c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800035e:	4b1f      	ldr	r3, [pc, #124]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000360:	2200      	movs	r2, #0
 8000362:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000364:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000366:	2201      	movs	r2, #1
 8000368:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <MX_ADC1_Init+0xe8>)
 800036e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000372:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000374:	4b19      	ldr	r3, [pc, #100]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000376:	2200      	movs	r2, #0
 8000378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800037c:	4817      	ldr	r0, [pc, #92]	; (80003dc <MX_ADC1_Init+0xe8>)
 800037e:	f001 ffcf 	bl	8002320 <HAL_ADC_Init>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000388:	f000 ff2e 	bl	80011e8 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800038c:	2300      	movs	r3, #0
 800038e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000390:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000394:	4619      	mov	r1, r3
 8000396:	4811      	ldr	r0, [pc, #68]	; (80003dc <MX_ADC1_Init+0xe8>)
 8000398:	f002 fd58 	bl	8002e4c <HAL_ADCEx_MultiModeConfigChannel>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80003a2:	f000 ff21 	bl	80011e8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80003a6:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <MX_ADC1_Init+0xec>)
 80003a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003aa:	2306      	movs	r3, #6
 80003ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80003ae:	2300      	movs	r3, #0
 80003b0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b2:	237f      	movs	r3, #127	; 0x7f
 80003b4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003b6:	2304      	movs	r3, #4
 80003b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003ba:	2300      	movs	r3, #0
 80003bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	4619      	mov	r1, r3
 80003c2:	4806      	ldr	r0, [pc, #24]	; (80003dc <MX_ADC1_Init+0xe8>)
 80003c4:	f002 f96c 	bl	80026a0 <HAL_ADC_ConfigChannel>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d001      	beq.n	80003d2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80003ce:	f000 ff0b 	bl	80011e8 <Error_Handler>
  }

}
 80003d2:	bf00      	nop
 80003d4:	3730      	adds	r7, #48	; 0x30
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	20000478 	.word	0x20000478
 80003e0:	0c900008 	.word	0x0c900008

080003e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b08a      	sub	sp, #40	; 0x28
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
 80003fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000404:	d14f      	bne.n	80004a6 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000406:	4b2a      	ldr	r3, [pc, #168]	; (80004b0 <HAL_ADC_MspInit+0xcc>)
 8000408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040a:	4a29      	ldr	r2, [pc, #164]	; (80004b0 <HAL_ADC_MspInit+0xcc>)
 800040c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000412:	4b27      	ldr	r3, [pc, #156]	; (80004b0 <HAL_ADC_MspInit+0xcc>)
 8000414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000416:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800041a:	613b      	str	r3, [r7, #16]
 800041c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4b24      	ldr	r3, [pc, #144]	; (80004b0 <HAL_ADC_MspInit+0xcc>)
 8000420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000422:	4a23      	ldr	r2, [pc, #140]	; (80004b0 <HAL_ADC_MspInit+0xcc>)
 8000424:	f043 0301 	orr.w	r3, r3, #1
 8000428:	64d3      	str	r3, [r2, #76]	; 0x4c
 800042a:	4b21      	ldr	r3, [pc, #132]	; (80004b0 <HAL_ADC_MspInit+0xcc>)
 800042c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000436:	2304      	movs	r3, #4
 8000438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800043a:	2303      	movs	r3, #3
 800043c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043e:	2300      	movs	r3, #0
 8000440:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000442:	f107 0314 	add.w	r3, r7, #20
 8000446:	4619      	mov	r1, r3
 8000448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800044c:	f004 f81a 	bl	8004484 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000450:	4b18      	ldr	r3, [pc, #96]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000452:	4a19      	ldr	r2, [pc, #100]	; (80004b8 <HAL_ADC_MspInit+0xd4>)
 8000454:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000456:	4b17      	ldr	r3, [pc, #92]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000458:	2205      	movs	r2, #5
 800045a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800045c:	4b15      	ldr	r3, [pc, #84]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000462:	4b14      	ldr	r3, [pc, #80]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000468:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 800046a:	2280      	movs	r2, #128	; 0x80
 800046c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800046e:	4b11      	ldr	r3, [pc, #68]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000474:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000476:	4b0f      	ldr	r3, [pc, #60]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800047c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800047e:	4b0d      	ldr	r3, [pc, #52]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000480:	2220      	movs	r2, #32
 8000482:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 8000486:	2200      	movs	r2, #0
 8000488:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800048a:	480a      	ldr	r0, [pc, #40]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 800048c:	f003 fd88 	bl	8003fa0 <HAL_DMA_Init>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8000496:	f000 fea7 	bl	80011e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	4a05      	ldr	r2, [pc, #20]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 800049e:	655a      	str	r2, [r3, #84]	; 0x54
 80004a0:	4a04      	ldr	r2, [pc, #16]	; (80004b4 <HAL_ADC_MspInit+0xd0>)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80004a6:	bf00      	nop
 80004a8:	3728      	adds	r7, #40	; 0x28
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000
 80004b4:	200004e4 	.word	0x200004e4
 80004b8:	40020008 	.word	0x40020008

080004bc <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 80004c0:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <MX_COMP1_Init+0x44>)
 80004c2:	4a10      	ldr	r2, [pc, #64]	; (8000504 <MX_COMP1_Init+0x48>)
 80004c4:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80004c6:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <MX_COMP1_Init+0x44>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80004cc:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <MX_COMP1_Init+0x44>)
 80004ce:	4a0e      	ldr	r2, [pc, #56]	; (8000508 <MX_COMP1_Init+0x4c>)
 80004d0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80004d2:	4b0b      	ldr	r3, [pc, #44]	; (8000500 <MX_COMP1_Init+0x44>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80004d8:	4b09      	ldr	r3, [pc, #36]	; (8000500 <MX_COMP1_Init+0x44>)
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80004de:	4b08      	ldr	r3, [pc, #32]	; (8000500 <MX_COMP1_Init+0x44>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80004e4:	4b06      	ldr	r3, [pc, #24]	; (8000500 <MX_COMP1_Init+0x44>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80004ea:	4805      	ldr	r0, [pc, #20]	; (8000500 <MX_COMP1_Init+0x44>)
 80004ec:	f002 ff02 	bl	80032f4 <HAL_COMP_Init>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 80004f6:	f000 fe77 	bl	80011e8 <Error_Handler>
  }

}
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	20000544 	.word	0x20000544
 8000504:	40010200 	.word	0x40010200
 8000508:	00800030 	.word	0x00800030

0800050c <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b088      	sub	sp, #32
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	f107 030c 	add.w	r3, r7, #12
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a0f      	ldr	r2, [pc, #60]	; (8000568 <HAL_COMP_MspInit+0x5c>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d118      	bne.n	8000560 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800052e:	4b0f      	ldr	r3, [pc, #60]	; (800056c <HAL_COMP_MspInit+0x60>)
 8000530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000532:	4a0e      	ldr	r2, [pc, #56]	; (800056c <HAL_COMP_MspInit+0x60>)
 8000534:	f043 0301 	orr.w	r3, r3, #1
 8000538:	64d3      	str	r3, [r2, #76]	; 0x4c
 800053a:	4b0c      	ldr	r3, [pc, #48]	; (800056c <HAL_COMP_MspInit+0x60>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800053e:	f003 0301 	and.w	r3, r3, #1
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000546:	2302      	movs	r3, #2
 8000548:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800054a:	2303      	movs	r3, #3
 800054c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054e:	2300      	movs	r3, #0
 8000550:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000552:	f107 030c 	add.w	r3, r7, #12
 8000556:	4619      	mov	r1, r3
 8000558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800055c:	f003 ff92 	bl	8004484 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8000560:	bf00      	nop
 8000562:	3720      	adds	r7, #32
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40010200 	.word	0x40010200
 800056c:	40021000 	.word	0x40021000

08000570 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	; 0x30
 8000574:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8000576:	463b      	mov	r3, r7
 8000578:	2230      	movs	r2, #48	; 0x30
 800057a:	2100      	movs	r1, #0
 800057c:	4618      	mov	r0, r3
 800057e:	f007 fdb1 	bl	80080e4 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8000582:	4b1e      	ldr	r3, [pc, #120]	; (80005fc <MX_DAC1_Init+0x8c>)
 8000584:	4a1e      	ldr	r2, [pc, #120]	; (8000600 <MX_DAC1_Init+0x90>)
 8000586:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000588:	481c      	ldr	r0, [pc, #112]	; (80005fc <MX_DAC1_Init+0x8c>)
 800058a:	f003 f956 	bl	800383a <HAL_DAC_Init>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000594:	f000 fe28 	bl	80011e8 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000598:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800059c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800059e:	2300      	movs	r3, #0
 80005a0:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80005a2:	2300      	movs	r3, #0
 80005a4:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80005aa:	2306      	movs	r3, #6
 80005ac:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80005ae:	2300      	movs	r3, #0
 80005b0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80005b2:	2300      	movs	r3, #0
 80005b4:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80005b6:	2301      	movs	r3, #1
 80005b8:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80005be:	463b      	mov	r3, r7
 80005c0:	2200      	movs	r2, #0
 80005c2:	4619      	mov	r1, r3
 80005c4:	480d      	ldr	r0, [pc, #52]	; (80005fc <MX_DAC1_Init+0x8c>)
 80005c6:	f003 fab5 	bl	8003b34 <HAL_DAC_ConfigChannel>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 80005d0:	f000 fe0a 	bl	80011e8 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80005d4:	2300      	movs	r3, #0
 80005d6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80005d8:	2301      	movs	r3, #1
 80005da:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80005dc:	463b      	mov	r3, r7
 80005de:	2210      	movs	r2, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4806      	ldr	r0, [pc, #24]	; (80005fc <MX_DAC1_Init+0x8c>)
 80005e4:	f003 faa6 	bl	8003b34 <HAL_DAC_ConfigChannel>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 80005ee:	f000 fdfb 	bl	80011e8 <Error_Handler>
  }

}
 80005f2:	bf00      	nop
 80005f4:	3730      	adds	r7, #48	; 0x30
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	2000057c 	.word	0x2000057c
 8000600:	50000800 	.word	0x50000800

08000604 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08c      	sub	sp, #48	; 0x30
 8000608:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800060a:	463b      	mov	r3, r7
 800060c:	2230      	movs	r2, #48	; 0x30
 800060e:	2100      	movs	r1, #0
 8000610:	4618      	mov	r0, r3
 8000612:	f007 fd67 	bl	80080e4 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8000616:	4b16      	ldr	r3, [pc, #88]	; (8000670 <MX_DAC2_Init+0x6c>)
 8000618:	4a16      	ldr	r2, [pc, #88]	; (8000674 <MX_DAC2_Init+0x70>)
 800061a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800061c:	4814      	ldr	r0, [pc, #80]	; (8000670 <MX_DAC2_Init+0x6c>)
 800061e:	f003 f90c 	bl	800383a <HAL_DAC_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000628:	f000 fdde 	bl	80011e8 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800062c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000630:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000632:	2300      	movs	r3, #0
 8000634:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000636:	2300      	movs	r3, #0
 8000638:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800063a:	2300      	movs	r3, #0
 800063c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800063e:	2306      	movs	r3, #6
 8000640:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000646:	2300      	movs	r3, #0
 8000648:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800064a:	2301      	movs	r3, #1
 800064c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800064e:	2300      	movs	r3, #0
 8000650:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000652:	463b      	mov	r3, r7
 8000654:	2200      	movs	r2, #0
 8000656:	4619      	mov	r1, r3
 8000658:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_DAC2_Init+0x6c>)
 800065a:	f003 fa6b 	bl	8003b34 <HAL_DAC_ConfigChannel>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8000664:	f000 fdc0 	bl	80011e8 <Error_Handler>
  }

}
 8000668:	bf00      	nop
 800066a:	3730      	adds	r7, #48	; 0x30
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000568 	.word	0x20000568
 8000674:	50000c00 	.word	0x50000c00

08000678 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08c      	sub	sp, #48	; 0x30
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000680:	f107 031c 	add.w	r3, r7, #28
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a56      	ldr	r2, [pc, #344]	; (80007f0 <HAL_DAC_MspInit+0x178>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d150      	bne.n	800073c <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800069a:	4b56      	ldr	r3, [pc, #344]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069e:	4a55      	ldr	r2, [pc, #340]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 80006a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006a6:	4b53      	ldr	r3, [pc, #332]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006ae:	61bb      	str	r3, [r7, #24]
 80006b0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b2:	4b50      	ldr	r3, [pc, #320]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 80006b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b6:	4a4f      	ldr	r2, [pc, #316]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006be:	4b4d      	ldr	r3, [pc, #308]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 80006c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006ca:	2330      	movs	r3, #48	; 0x30
 80006cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ce:	2303      	movs	r3, #3
 80006d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d6:	f107 031c 	add.w	r3, r7, #28
 80006da:	4619      	mov	r1, r3
 80006dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e0:	f003 fed0 	bl	8004484 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80006e4:	4b44      	ldr	r3, [pc, #272]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 80006e6:	4a45      	ldr	r2, [pc, #276]	; (80007fc <HAL_DAC_MspInit+0x184>)
 80006e8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80006ea:	4b43      	ldr	r3, [pc, #268]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 80006ec:	2206      	movs	r2, #6
 80006ee:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006f0:	4b41      	ldr	r3, [pc, #260]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 80006f2:	2210      	movs	r2, #16
 80006f4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006f6:	4b40      	ldr	r3, [pc, #256]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80006fc:	4b3e      	ldr	r3, [pc, #248]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 80006fe:	2280      	movs	r2, #128	; 0x80
 8000700:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000702:	4b3d      	ldr	r3, [pc, #244]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 8000704:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000708:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800070a:	4b3b      	ldr	r3, [pc, #236]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 800070c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000710:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000712:	4b39      	ldr	r3, [pc, #228]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 8000714:	2220      	movs	r2, #32
 8000716:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000718:	4b37      	ldr	r3, [pc, #220]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 800071a:	2200      	movs	r2, #0
 800071c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800071e:	4836      	ldr	r0, [pc, #216]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 8000720:	f003 fc3e 	bl	8003fa0 <HAL_DMA_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800072a:	f000 fd5d 	bl	80011e8 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4a31      	ldr	r2, [pc, #196]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	4a30      	ldr	r2, [pc, #192]	; (80007f8 <HAL_DAC_MspInit+0x180>)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800073a:	e054      	b.n	80007e6 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a2f      	ldr	r2, [pc, #188]	; (8000800 <HAL_DAC_MspInit+0x188>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d14f      	bne.n	80007e6 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8000746:	4b2b      	ldr	r3, [pc, #172]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074a:	4a2a      	ldr	r2, [pc, #168]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 800074c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000750:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000752:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800075a:	613b      	str	r3, [r7, #16]
 800075c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000762:	4a24      	ldr	r2, [pc, #144]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076a:	4b22      	ldr	r3, [pc, #136]	; (80007f4 <HAL_DAC_MspInit+0x17c>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000776:	2340      	movs	r3, #64	; 0x40
 8000778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800077a:	2303      	movs	r3, #3
 800077c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	4619      	mov	r1, r3
 8000788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800078c:	f003 fe7a 	bl	8004484 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8000790:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 8000792:	4a1d      	ldr	r2, [pc, #116]	; (8000808 <HAL_DAC_MspInit+0x190>)
 8000794:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8000796:	4b1b      	ldr	r3, [pc, #108]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 8000798:	2229      	movs	r2, #41	; 0x29
 800079a:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 800079e:	2210      	movs	r2, #16
 80007a0:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007a2:	4b18      	ldr	r3, [pc, #96]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80007a8:	4b16      	ldr	r3, [pc, #88]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007aa:	2280      	movs	r2, #128	; 0x80
 80007ac:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007ae:	4b15      	ldr	r3, [pc, #84]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007b4:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80007b6:	4b13      	ldr	r3, [pc, #76]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007bc:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007c0:	2220      	movs	r2, #32
 80007c2:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80007ca:	480e      	ldr	r0, [pc, #56]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007cc:	f003 fbe8 	bl	8003fa0 <HAL_DMA_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <HAL_DAC_MspInit+0x162>
      Error_Handler();
 80007d6:	f000 fd07 	bl	80011e8 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a09      	ldr	r2, [pc, #36]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	4a08      	ldr	r2, [pc, #32]	; (8000804 <HAL_DAC_MspInit+0x18c>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80007e6:	bf00      	nop
 80007e8:	3730      	adds	r7, #48	; 0x30
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	50000800 	.word	0x50000800
 80007f4:	40021000 	.word	0x40021000
 80007f8:	20000590 	.word	0x20000590
 80007fc:	4002001c 	.word	0x4002001c
 8000800:	50000c00 	.word	0x50000c00
 8000804:	200005f0 	.word	0x200005f0
 8000808:	40020030 	.word	0x40020030

0800080c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000812:	4b1e      	ldr	r3, [pc, #120]	; (800088c <MX_DMA_Init+0x80>)
 8000814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000816:	4a1d      	ldr	r2, [pc, #116]	; (800088c <MX_DMA_Init+0x80>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6493      	str	r3, [r2, #72]	; 0x48
 800081e:	4b1b      	ldr	r3, [pc, #108]	; (800088c <MX_DMA_Init+0x80>)
 8000820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <MX_DMA_Init+0x80>)
 800082c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800082e:	4a17      	ldr	r2, [pc, #92]	; (800088c <MX_DMA_Init+0x80>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	6493      	str	r3, [r2, #72]	; 0x48
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <MX_DMA_Init+0x80>)
 8000838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000842:	2200      	movs	r2, #0
 8000844:	2101      	movs	r1, #1
 8000846:	200b      	movs	r0, #11
 8000848:	f002 ffc3 	bl	80037d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800084c:	200b      	movs	r0, #11
 800084e:	f002 ffda 	bl	8003806 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000852:	2200      	movs	r2, #0
 8000854:	2100      	movs	r1, #0
 8000856:	200c      	movs	r0, #12
 8000858:	f002 ffbb 	bl	80037d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800085c:	200c      	movs	r0, #12
 800085e:	f002 ffd2 	bl	8003806 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	200d      	movs	r0, #13
 8000868:	f002 ffb3 	bl	80037d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800086c:	200d      	movs	r0, #13
 800086e:	f002 ffca 	bl	8003806 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	200e      	movs	r0, #14
 8000878:	f002 ffab 	bl	80037d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800087c:	200e      	movs	r0, #14
 800087e:	f002 ffc2 	bl	8003806 <HAL_NVIC_EnableIRQ>

}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40021000 	.word	0x40021000

08000890 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8000894:	4b20      	ldr	r3, [pc, #128]	; (8000918 <update_dc_bias_sweep+0x88>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d006      	beq.n	80008aa <update_dc_bias_sweep+0x1a>
 800089c:	4b1f      	ldr	r3, [pc, #124]	; (800091c <update_dc_bias_sweep+0x8c>)
 800089e:	881b      	ldrh	r3, [r3, #0]
 80008a0:	3301      	adds	r3, #1
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	4b1d      	ldr	r3, [pc, #116]	; (800091c <update_dc_bias_sweep+0x8c>)
 80008a6:	801a      	strh	r2, [r3, #0]
 80008a8:	e005      	b.n	80008b6 <update_dc_bias_sweep+0x26>
 80008aa:	4b1c      	ldr	r3, [pc, #112]	; (800091c <update_dc_bias_sweep+0x8c>)
 80008ac:	881b      	ldrh	r3, [r3, #0]
 80008ae:	3b01      	subs	r3, #1
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	4b1a      	ldr	r3, [pc, #104]	; (800091c <update_dc_bias_sweep+0x8c>)
 80008b4:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 80008b6:	4b19      	ldr	r3, [pc, #100]	; (800091c <update_dc_bias_sweep+0x8c>)
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d10a      	bne.n	80008d4 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 80008be:	4b18      	ldr	r3, [pc, #96]	; (8000920 <update_dc_bias_sweep+0x90>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d003      	beq.n	80008ce <update_dc_bias_sweep+0x3e>
 80008c6:	4b16      	ldr	r3, [pc, #88]	; (8000920 <update_dc_bias_sweep+0x90>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	e002      	b.n	80008d4 <update_dc_bias_sweep+0x44>
 80008ce:	4b14      	ldr	r3, [pc, #80]	; (8000920 <update_dc_bias_sweep+0x90>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <update_dc_bias_sweep+0x8c>)
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d102      	bne.n	80008e2 <update_dc_bias_sweep+0x52>
 80008dc:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <update_dc_bias_sweep+0x88>)
 80008de:	2201      	movs	r2, #1
 80008e0:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <update_dc_bias_sweep+0x8c>)
 80008e4:	881b      	ldrh	r3, [r3, #0]
 80008e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80008ea:	d302      	bcc.n	80008f2 <update_dc_bias_sweep+0x62>
 80008ec:	4b0a      	ldr	r3, [pc, #40]	; (8000918 <update_dc_bias_sweep+0x88>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <update_dc_bias_sweep+0x90>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	461a      	mov	r2, r3
 80008fa:	2108      	movs	r1, #8
 80008fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000900:	f003 ff5a 	bl	80047b8 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8000904:	4b05      	ldr	r3, [pc, #20]	; (800091c <update_dc_bias_sweep+0x8c>)
 8000906:	881b      	ldrh	r3, [r3, #0]
 8000908:	2200      	movs	r2, #0
 800090a:	2110      	movs	r1, #16
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <update_dc_bias_sweep+0x94>)
 800090e:	f003 f8cb 	bl	8003aa8 <HAL_DAC_SetValue>
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000000 	.word	0x20000000
 800091c:	20000454 	.word	0x20000454
 8000920:	20000458 	.word	0x20000458
 8000924:	2000057c 	.word	0x2000057c

08000928 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800092c:	4b04      	ldr	r3, [pc, #16]	; (8000940 <__NVIC_GetPriorityGrouping+0x18>)
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	0a1b      	lsrs	r3, r3, #8
 8000932:	f003 0307 	and.w	r3, r3, #7
}
 8000936:	4618      	mov	r0, r3
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800094e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000952:	2b00      	cmp	r3, #0
 8000954:	db0b      	blt.n	800096e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	f003 021f 	and.w	r2, r3, #31
 800095c:	4907      	ldr	r1, [pc, #28]	; (800097c <__NVIC_EnableIRQ+0x38>)
 800095e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000962:	095b      	lsrs	r3, r3, #5
 8000964:	2001      	movs	r0, #1
 8000966:	fa00 f202 	lsl.w	r2, r0, r2
 800096a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	e000e100 	.word	0xe000e100

08000980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	6039      	str	r1, [r7, #0]
 800098a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800098c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000990:	2b00      	cmp	r3, #0
 8000992:	db0a      	blt.n	80009aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	b2da      	uxtb	r2, r3
 8000998:	490c      	ldr	r1, [pc, #48]	; (80009cc <__NVIC_SetPriority+0x4c>)
 800099a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099e:	0112      	lsls	r2, r2, #4
 80009a0:	b2d2      	uxtb	r2, r2
 80009a2:	440b      	add	r3, r1
 80009a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009a8:	e00a      	b.n	80009c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4908      	ldr	r1, [pc, #32]	; (80009d0 <__NVIC_SetPriority+0x50>)
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f003 030f 	and.w	r3, r3, #15
 80009b6:	3b04      	subs	r3, #4
 80009b8:	0112      	lsls	r2, r2, #4
 80009ba:	b2d2      	uxtb	r2, r2
 80009bc:	440b      	add	r3, r1
 80009be:	761a      	strb	r2, [r3, #24]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	e000e100 	.word	0xe000e100
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b089      	sub	sp, #36	; 0x24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	f1c3 0307 	rsb	r3, r3, #7
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	bf28      	it	cs
 80009f2:	2304      	movcs	r3, #4
 80009f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	3304      	adds	r3, #4
 80009fa:	2b06      	cmp	r3, #6
 80009fc:	d902      	bls.n	8000a04 <NVIC_EncodePriority+0x30>
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	3b03      	subs	r3, #3
 8000a02:	e000      	b.n	8000a06 <NVIC_EncodePriority+0x32>
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	43da      	mvns	r2, r3
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	401a      	ands	r2, r3
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	fa01 f303 	lsl.w	r3, r1, r3
 8000a26:	43d9      	mvns	r1, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	4313      	orrs	r3, r2
         );
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3724      	adds	r7, #36	; 0x24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
	...

08000a3c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8000a46:	4a14      	ldr	r2, [pc, #80]	; (8000a98 <LL_SYSCFG_SetEXTISource+0x5c>)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	f003 0303 	and.w	r3, r3, #3
 8000a4e:	3302      	adds	r3, #2
 8000a50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	0c1b      	lsrs	r3, r3, #16
 8000a58:	43db      	mvns	r3, r3
 8000a5a:	ea02 0103 	and.w	r1, r2, r3
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	0c1b      	lsrs	r3, r3, #16
 8000a62:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	fa93 f3a3 	rbit	r3, r3
 8000a6a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	fab3 f383 	clz	r3, r3
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	f003 031f 	and.w	r3, r3, #31
 8000a78:	687a      	ldr	r2, [r7, #4]
 8000a7a:	409a      	lsls	r2, r3
 8000a7c:	4806      	ldr	r0, [pc, #24]	; (8000a98 <LL_SYSCFG_SetEXTISource+0x5c>)
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	f003 0303 	and.w	r3, r3, #3
 8000a84:	430a      	orrs	r2, r1
 8000a86:	3302      	adds	r3, #2
 8000a88:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	40010000 	.word	0x40010000

08000a9c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b089      	sub	sp, #36	; 0x24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	fa93 f3a3 	rbit	r3, r3
 8000ab6:	613b      	str	r3, [r7, #16]
  return result;
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	fab3 f383 	clz	r3, r3
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	2103      	movs	r1, #3
 8000ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac8:	43db      	mvns	r3, r3
 8000aca:	401a      	ands	r2, r3
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	fa93 f3a3 	rbit	r3, r3
 8000ad6:	61bb      	str	r3, [r7, #24]
  return result;
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	fab3 f383 	clz	r3, r3
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	6879      	ldr	r1, [r7, #4]
 8000ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae8:	431a      	orrs	r2, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	601a      	str	r2, [r3, #0]
}
 8000aee:	bf00      	nop
 8000af0:	3724      	adds	r7, #36	; 0x24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b089      	sub	sp, #36	; 0x24
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	60f8      	str	r0, [r7, #12]
 8000b02:	60b9      	str	r1, [r7, #8]
 8000b04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	68da      	ldr	r2, [r3, #12]
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	fa93 f3a3 	rbit	r3, r3
 8000b14:	613b      	str	r3, [r7, #16]
  return result;
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	fab3 f383 	clz	r3, r3
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	2103      	movs	r1, #3
 8000b22:	fa01 f303 	lsl.w	r3, r1, r3
 8000b26:	43db      	mvns	r3, r3
 8000b28:	401a      	ands	r2, r3
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	fa93 f3a3 	rbit	r3, r3
 8000b34:	61bb      	str	r3, [r7, #24]
  return result;
 8000b36:	69bb      	ldr	r3, [r7, #24]
 8000b38:	fab3 f383 	clz	r3, r3
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	6879      	ldr	r1, [r7, #4]
 8000b42:	fa01 f303 	lsl.w	r3, r1, r3
 8000b46:	431a      	orrs	r2, r3
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	60da      	str	r2, [r3, #12]
}
 8000b4c:	bf00      	nop
 8000b4e:	3724      	adds	r7, #36	; 0x24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	683a      	ldr	r2, [r7, #0]
 8000b66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b68:	bf00      	nop
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b80:	4907      	ldr	r1, [pc, #28]	; (8000ba0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b92:	68fb      	ldr	r3, [r7, #12]
}
 8000b94:	bf00      	nop
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	; 0x28
 8000ba8:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000baa:	f107 031c 	add.w	r3, r7, #28
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
 8000bc4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000bc6:	2004      	movs	r0, #4
 8000bc8:	f7ff ffd4 	bl	8000b74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8000bcc:	2020      	movs	r0, #32
 8000bce:	f7ff ffd1 	bl	8000b74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	f7ff ffce 	bl	8000b74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000bd8:	2002      	movs	r0, #2
 8000bda:	f7ff ffcb 	bl	8000b74 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8000bde:	2108      	movs	r1, #8
 8000be0:	48d3      	ldr	r0, [pc, #844]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000be2:	f7ff ffb9 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8000be6:	2108      	movs	r1, #8
 8000be8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bec:	f7ff ffb4 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8000bf0:	2110      	movs	r1, #16
 8000bf2:	48cf      	ldr	r0, [pc, #828]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000bf4:	f7ff ffb0 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8000bf8:	2120      	movs	r1, #32
 8000bfa:	48cd      	ldr	r0, [pc, #820]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000bfc:	f7ff ffac 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8000c00:	2101      	movs	r1, #1
 8000c02:	48cc      	ldr	r0, [pc, #816]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000c04:	f7ff ffa8 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8000c08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c0c:	48c8      	ldr	r0, [pc, #800]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000c0e:	f7ff ffa3 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8000c12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c16:	48c6      	ldr	r0, [pc, #792]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000c18:	f7ff ff9e 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8000c1c:	2140      	movs	r1, #64	; 0x40
 8000c1e:	48c5      	ldr	r0, [pc, #788]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000c20:	f7ff ff9a 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8000c24:	2180      	movs	r1, #128	; 0x80
 8000c26:	48c3      	ldr	r0, [pc, #780]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000c28:	f7ff ff96 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8000c2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c30:	48c0      	ldr	r0, [pc, #768]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000c32:	f7ff ff91 	bl	8000b58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8000c36:	49c0      	ldr	r1, [pc, #768]	; (8000f38 <MX_GPIO_Init+0x394>)
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f7ff feff 	bl	8000a3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8000c3e:	49bf      	ldr	r1, [pc, #764]	; (8000f3c <MX_GPIO_Init+0x398>)
 8000c40:	2002      	movs	r0, #2
 8000c42:	f7ff fefb 	bl	8000a3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8000c46:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8000c4a:	2005      	movs	r0, #5
 8000c4c:	f7ff fef6 	bl	8000a3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8000c50:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8000c54:	2005      	movs	r0, #5
 8000c56:	f7ff fef1 	bl	8000a3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8000c5a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8000c5e:	2002      	movs	r0, #2
 8000c60:	f7ff feec 	bl	8000a3c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8000c64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c68:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000c70:	2300      	movs	r3, #0
 8000c72:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000c76:	2302      	movs	r3, #2
 8000c78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000c7c:	f107 031c 	add.w	r3, r7, #28
 8000c80:	4618      	mov	r0, r3
 8000c82:	f006 fb4d 	bl	8007320 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8000c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c8a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000c9e:	f107 031c 	add.w	r3, r7, #28
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f006 fb3c 	bl	8007320 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000cac:	2301      	movs	r3, #1
 8000cae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000cbe:	f107 031c 	add.w	r3, r7, #28
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f006 fb2c 	bl	8007320 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000cde:	f107 031c 	add.w	r3, r7, #28
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f006 fb1c 	bl	8007320 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8000ce8:	2304      	movs	r3, #4
 8000cea:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000cec:	2301      	movs	r3, #1
 8000cee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000cfe:	f107 031c 	add.w	r3, r7, #28
 8000d02:	4618      	mov	r0, r3
 8000d04:	f006 fb0c 	bl	8007320 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d0e:	4888      	ldr	r0, [pc, #544]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d10:	f7ff fef3 	bl	8000afa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8000d14:	2201      	movs	r2, #1
 8000d16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d1a:	4885      	ldr	r0, [pc, #532]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d1c:	f7ff feed 	bl	8000afa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8000d20:	2201      	movs	r2, #1
 8000d22:	2101      	movs	r1, #1
 8000d24:	4886      	ldr	r0, [pc, #536]	; (8000f40 <MX_GPIO_Init+0x39c>)
 8000d26:	f7ff fee8 	bl	8000afa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2102      	movs	r1, #2
 8000d2e:	4884      	ldr	r0, [pc, #528]	; (8000f40 <MX_GPIO_Init+0x39c>)
 8000d30:	f7ff fee3 	bl	8000afa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2104      	movs	r1, #4
 8000d38:	487d      	ldr	r0, [pc, #500]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d3a:	f7ff fede 	bl	8000afa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	487a      	ldr	r0, [pc, #488]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d46:	f7ff fea9 	bl	8000a9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d50:	4877      	ldr	r0, [pc, #476]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d52:	f7ff fea3 	bl	8000a9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2101      	movs	r1, #1
 8000d5a:	4879      	ldr	r0, [pc, #484]	; (8000f40 <MX_GPIO_Init+0x39c>)
 8000d5c:	f7ff fe9e 	bl	8000a9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2102      	movs	r1, #2
 8000d64:	4876      	ldr	r0, [pc, #472]	; (8000f40 <MX_GPIO_Init+0x39c>)
 8000d66:	f7ff fe99 	bl	8000a9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4870      	ldr	r0, [pc, #448]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d70:	f7ff fe94 	bl	8000a9c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8000d74:	2308      	movs	r3, #8
 8000d76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000d84:	2302      	movs	r3, #2
 8000d86:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4868      	ldr	r0, [pc, #416]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000d8e:	f006 fcba 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8000d92:	2308      	movs	r3, #8
 8000d94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d96:	2301      	movs	r3, #1
 8000d98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	4619      	mov	r1, r3
 8000daa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dae:	f006 fcaa 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8000db2:	2310      	movs	r3, #16
 8000db4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000db6:	2301      	movs	r3, #1
 8000db8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4859      	ldr	r0, [pc, #356]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000dcc:	f006 fc9b 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8000dd0:	2320      	movs	r3, #32
 8000dd2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000de0:	2300      	movs	r3, #0
 8000de2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	4619      	mov	r1, r3
 8000de8:	4851      	ldr	r0, [pc, #324]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000dea:	f006 fc8c 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8000dee:	2301      	movs	r3, #1
 8000df0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000df2:	2301      	movs	r3, #1
 8000df4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	4619      	mov	r1, r3
 8000e06:	484b      	ldr	r0, [pc, #300]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000e08:	f006 fc7d 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8000e0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e12:	2301      	movs	r3, #1
 8000e14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	4619      	mov	r1, r3
 8000e26:	4842      	ldr	r0, [pc, #264]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000e28:	f006 fc6d 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8000e2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e32:	2301      	movs	r3, #1
 8000e34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	4619      	mov	r1, r3
 8000e46:	483a      	ldr	r0, [pc, #232]	; (8000f30 <MX_GPIO_Init+0x38c>)
 8000e48:	f006 fc5d 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8000e4c:	2340      	movs	r3, #64	; 0x40
 8000e4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e50:	2301      	movs	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	4619      	mov	r1, r3
 8000e64:	4833      	ldr	r0, [pc, #204]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000e66:	f006 fc4e 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e72:	2303      	movs	r3, #3
 8000e74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	4619      	mov	r1, r3
 8000e82:	482c      	ldr	r0, [pc, #176]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000e84:	f006 fc3f 	bl	8007706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8000e88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e92:	2303      	movs	r3, #3
 8000e94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4824      	ldr	r0, [pc, #144]	; (8000f34 <MX_GPIO_Init+0x390>)
 8000ea4:	f006 fc2f 	bl	8007706 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ea8:	f7ff fd3e 	bl	8000928 <__NVIC_GetPriorityGrouping>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fd8e 	bl	80009d4 <NVIC_EncodePriority>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	4619      	mov	r1, r3
 8000ebc:	2006      	movs	r0, #6
 8000ebe:	f7ff fd5f 	bl	8000980 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8000ec2:	2006      	movs	r0, #6
 8000ec4:	f7ff fd3e 	bl	8000944 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ec8:	f7ff fd2e 	bl	8000928 <__NVIC_GetPriorityGrouping>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fd7e 	bl	80009d4 <NVIC_EncodePriority>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	4619      	mov	r1, r3
 8000edc:	2007      	movs	r0, #7
 8000ede:	f7ff fd4f 	bl	8000980 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8000ee2:	2007      	movs	r0, #7
 8000ee4:	f7ff fd2e 	bl	8000944 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ee8:	f7ff fd1e 	bl	8000928 <__NVIC_GetPriorityGrouping>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fd6e 	bl	80009d4 <NVIC_EncodePriority>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4619      	mov	r1, r3
 8000efc:	2008      	movs	r0, #8
 8000efe:	f7ff fd3f 	bl	8000980 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8000f02:	2008      	movs	r0, #8
 8000f04:	f7ff fd1e 	bl	8000944 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000f08:	f7ff fd0e 	bl	8000928 <__NVIC_GetPriorityGrouping>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fd5e 	bl	80009d4 <NVIC_EncodePriority>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	2028      	movs	r0, #40	; 0x28
 8000f1e:	f7ff fd2f 	bl	8000980 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f22:	2028      	movs	r0, #40	; 0x28
 8000f24:	f7ff fd0e 	bl	8000944 <__NVIC_EnableIRQ>

}
 8000f28:	bf00      	nop
 8000f2a:	3728      	adds	r7, #40	; 0x28
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	e009      	b.n	8000f44 <MX_GPIO_Init+0x3a0>
 8000f30:	48000800 	.word	0x48000800
 8000f34:	48000400 	.word	0x48000400
 8000f38:	0f000003 	.word	0x0f000003
 8000f3c:	f0000003 	.word	0xf0000003
 8000f40:	48001400 	.word	0x48001400
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop

08000f48 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f50:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f54:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d013      	beq.n	8000f88 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f60:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f64:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000f68:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00b      	beq.n	8000f88 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f70:	e000      	b.n	8000f74 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f72:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f74:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0f9      	beq.n	8000f72 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f7e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f88:	687b      	ldr	r3, [r7, #4]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b086      	sub	sp, #24
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	e009      	b.n	8000fc0 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	1c5a      	adds	r2, r3, #1
 8000fb0:	60ba      	str	r2, [r7, #8]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ffc7 	bl	8000f48 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	617b      	str	r3, [r7, #20]
 8000fc0:	697a      	ldr	r2, [r7, #20]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	dbf1      	blt.n	8000fac <_write+0x16>
  return len;
 8000fc8:	687b      	ldr	r3, [r7, #4]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fda:	f000 ff4c 	bl	8001e76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fde:	f000 f895 	bl	800110c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe2:	f7ff fddf 	bl	8000ba4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fe6:	f7ff fc11 	bl	800080c <MX_DMA_Init>
  MX_DAC1_Init();
 8000fea:	f7ff fac1 	bl	8000570 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000fee:	f7ff fb09 	bl	8000604 <MX_DAC2_Init>
  MX_ADC1_Init();
 8000ff2:	f7ff f97f 	bl	80002f4 <MX_ADC1_Init>
  MX_COMP1_Init();
 8000ff6:	f7ff fa61 	bl	80004bc <MX_COMP1_Init>
  MX_TIM2_Init();
 8000ffa:	f000 fc97 	bl	800192c <MX_TIM2_Init>
  MX_TIM17_Init();
 8000ffe:	f000 fddf 	bl	8001bc0 <MX_TIM17_Init>
  MX_SPI3_Init();
 8001002:	f000 f92f 	bl	8001264 <MX_SPI3_Init>
  MX_RNG_Init();
 8001006:	f000 f91f 	bl	8001248 <MX_RNG_Init>
  MX_TIM1_Init();
 800100a:	f000 fc1f 	bl	800184c <MX_TIM1_Init>
  MX_TIM8_Init();
 800100e:	f000 fcf7 	bl	8001a00 <MX_TIM8_Init>
  MX_TIM16_Init();
 8001012:	f000 fdaf 	bl	8001b74 <MX_TIM16_Init>
  MX_TIM15_Init();
 8001016:	f000 fd5b 	bl	8001ad0 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  // main signal function output (external)
  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800101a:	2300      	movs	r3, #0
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2378      	movs	r3, #120	; 0x78
 8001020:	4a2f      	ldr	r2, [pc, #188]	; (80010e0 <main+0x10c>)
 8001022:	2100      	movs	r1, #0
 8001024:	482f      	ldr	r0, [pc, #188]	; (80010e4 <main+0x110>)
 8001026:	f002 fc7d 	bl	8003924 <HAL_DAC_Start_DMA>
  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 800102a:	2110      	movs	r1, #16
 800102c:	482d      	ldr	r0, [pc, #180]	; (80010e4 <main+0x110>)
 800102e:	f002 fc26 	bl	800387e <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8001032:	2300      	movs	r3, #0
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2378      	movs	r3, #120	; 0x78
 8001038:	4a2b      	ldr	r2, [pc, #172]	; (80010e8 <main+0x114>)
 800103a:	2100      	movs	r1, #0
 800103c:	482b      	ldr	r0, [pc, #172]	; (80010ec <main+0x118>)
 800103e:	f002 fc71 	bl	8003924 <HAL_DAC_Start_DMA>

  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);
#ifndef DISABLE_ALL_TIMERS
  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 8001042:	482b      	ldr	r0, [pc, #172]	; (80010f0 <main+0x11c>)
 8001044:	f005 f8c0 	bl	80061c8 <HAL_TIM_Base_Start>
#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8001048:	2201      	movs	r2, #1
 800104a:	2108      	movs	r1, #8
 800104c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001050:	f003 fbb2 	bl	80047b8 <HAL_GPIO_WritePin>

  // PGA gain
  HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2101      	movs	r1, #1
 8001058:	4826      	ldr	r0, [pc, #152]	; (80010f4 <main+0x120>)
 800105a:	f003 fbad 	bl	80047b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800105e:	2201      	movs	r2, #1
 8001060:	2120      	movs	r1, #32
 8001062:	4825      	ldr	r0, [pc, #148]	; (80010f8 <main+0x124>)
 8001064:	f003 fba8 	bl	80047b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	2110      	movs	r1, #16
 800106c:	4822      	ldr	r0, [pc, #136]	; (80010f8 <main+0x124>)
 800106e:	f003 fba3 	bl	80047b8 <HAL_GPIO_WritePin>

#ifndef DISABLE_ALL_TIMERS
  // start test routine (update_dc_bias_sweep())
  HAL_TIM_Base_Start_IT(&htim17);
 8001072:	4822      	ldr	r0, [pc, #136]	; (80010fc <main+0x128>)
 8001074:	f005 f8d6 	bl	8006224 <HAL_TIM_Base_Start_IT>
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8001078:	2200      	movs	r2, #0
 800107a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800107e:	481e      	ldr	r0, [pc, #120]	; (80010f8 <main+0x124>)
 8001080:	f003 fb9a 	bl	80047b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8001084:	2200      	movs	r2, #0
 8001086:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108a:	481b      	ldr	r0, [pc, #108]	; (80010f8 <main+0x124>)
 800108c:	f003 fb94 	bl	80047b8 <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 8001090:	2201      	movs	r2, #1
 8001092:	2108      	movs	r1, #8
 8001094:	4818      	ldr	r0, [pc, #96]	; (80010f8 <main+0x124>)
 8001096:	f003 fb8f 	bl	80047b8 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 800109a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010a4:	f023 0307 	bic.w	r3, r3, #7
 80010a8:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 80010aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010b4:	f043 0305 	orr.w	r3, r3, #5
 80010b8:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 80010ba:	4811      	ldr	r0, [pc, #68]	; (8001100 <main+0x12c>)
 80010bc:	f005 f8b2 	bl	8006224 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);
 80010c0:	4810      	ldr	r0, [pc, #64]	; (8001104 <main+0x130>)
 80010c2:	f005 f881 	bl	80061c8 <HAL_TIM_Base_Start>
  //HAL_TIM_Base_Start_IT(&htim16);
#endif	//DISABLE_ALL_TIMERS

  // TFT lib enable
  ILI9341_Init();
 80010c6:	f006 fd2f 	bl	8007b28 <ILI9341_Init>
/*	ILI9341_Fill_Screen(WHITE);

	ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
	HAL_Delay(2000);
*/
	ILI9341_Fill_Screen(WHITE);
 80010ca:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010ce:	f006 fed3 	bl	8007e78 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80010d2:	2003      	movs	r0, #3
 80010d4:	f006 fcca 	bl	8007a6c <ILI9341_Set_Rotation>
	HAL_TIM_Base_Start_IT(&htim15);
 80010d8:	480b      	ldr	r0, [pc, #44]	; (8001108 <main+0x134>)
 80010da:	f005 f8a3 	bl	8006224 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010de:	e7fe      	b.n	80010de <main+0x10a>
 80010e0:	20000004 	.word	0x20000004
 80010e4:	2000057c 	.word	0x2000057c
 80010e8:	200001e4 	.word	0x200001e4
 80010ec:	20000568 	.word	0x20000568
 80010f0:	20000714 	.word	0x20000714
 80010f4:	48000400 	.word	0x48000400
 80010f8:	48000800 	.word	0x48000800
 80010fc:	200007ac 	.word	0x200007ac
 8001100:	20000844 	.word	0x20000844
 8001104:	200007f8 	.word	0x200007f8
 8001108:	20000760 	.word	0x20000760

0800110c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b0a8      	sub	sp, #160	; 0xa0
 8001110:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001112:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001116:	2238      	movs	r2, #56	; 0x38
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f006 ffe2 	bl	80080e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001120:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	60da      	str	r2, [r3, #12]
 800112e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001130:	463b      	mov	r3, r7
 8001132:	2254      	movs	r2, #84	; 0x54
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f006 ffd4 	bl	80080e4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800113c:	2000      	movs	r0, #0
 800113e:	f003 fb53 	bl	80047e8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001142:	2322      	movs	r3, #34	; 0x22
 8001144:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001146:	f44f 7380 	mov.w	r3, #256	; 0x100
 800114a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800114c:	2340      	movs	r3, #64	; 0x40
 800114e:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001150:	2301      	movs	r3, #1
 8001152:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001162:	2302      	movs	r3, #2
 8001164:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8001168:	232a      	movs	r3, #42	; 0x2a
 800116a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800116e:	2302      	movs	r3, #2
 8001170:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8001174:	2304      	movs	r3, #4
 8001176:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800117a:	2302      	movs	r3, #2
 800117c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001180:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001184:	4618      	mov	r0, r3
 8001186:	f003 fbd3 	bl	8004930 <HAL_RCC_OscConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001190:	f000 f82a 	bl	80011e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001194:	230f      	movs	r3, #15
 8001196:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001198:	2303      	movs	r3, #3
 800119a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a4:	2300      	movs	r3, #0
 80011a6:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 80011a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011ac:	2108      	movs	r1, #8
 80011ae:	4618      	mov	r0, r3
 80011b0:	f003 fed6 	bl	8004f60 <HAL_RCC_ClockConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80011ba:	f000 f815 	bl	80011e8 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 80011be:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80011c2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 80011c4:	2300      	movs	r3, #0
 80011c6:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80011c8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80011cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ce:	463b      	mov	r3, r7
 80011d0:	4618      	mov	r0, r3
 80011d2:	f004 f8b5 	bl	8005340 <HAL_RCCEx_PeriphCLKConfig>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80011dc:	f000 f804 	bl	80011e8 <Error_Handler>
  }
}
 80011e0:	bf00      	nop
 80011e2:	37a0      	adds	r7, #160	; 0xa0
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f043 0204 	orr.w	r2, r3, #4
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	601a      	str	r2, [r3, #0]
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <LL_AHB2_GRP1_EnableClock>:
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001220:	4b08      	ldr	r3, [pc, #32]	; (8001244 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001222:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001224:	4907      	ldr	r1, [pc, #28]	; (8001244 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4313      	orrs	r3, r2
 800122a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800122e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4013      	ands	r3, r2
 8001234:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	bf00      	nop
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	40021000 	.word	0x40021000

08001248 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 800124c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001250:	f7ff ffe2 	bl	8001218 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <MX_RNG_Init+0x18>)
 8001256:	f7ff ffce 	bl	80011f6 <LL_RNG_Enable>

}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	50060800 	.word	0x50060800

08001264 <MX_SPI3_Init>:
SPI_HandleTypeDef hspi3;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8001268:	4b1b      	ldr	r3, [pc, #108]	; (80012d8 <MX_SPI3_Init+0x74>)
 800126a:	4a1c      	ldr	r2, [pc, #112]	; (80012dc <MX_SPI3_Init+0x78>)
 800126c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800126e:	4b1a      	ldr	r3, [pc, #104]	; (80012d8 <MX_SPI3_Init+0x74>)
 8001270:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001274:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001276:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <MX_SPI3_Init+0x74>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800127c:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_SPI3_Init+0x74>)
 800127e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001282:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_SPI3_Init+0x74>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800128a:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <MX_SPI3_Init+0x74>)
 800128c:	2200      	movs	r2, #0
 800128e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_SPI3_Init+0x74>)
 8001292:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001296:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_SPI3_Init+0x74>)
 800129a:	2210      	movs	r2, #16
 800129c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012b2:	2207      	movs	r2, #7
 80012b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012be:	2208      	movs	r2, #8
 80012c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80012c2:	4805      	ldr	r0, [pc, #20]	; (80012d8 <MX_SPI3_Init+0x74>)
 80012c4:	f004 fa88 	bl	80057d8 <HAL_SPI_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80012ce:	f7ff ff8b 	bl	80011e8 <Error_Handler>
  }

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000650 	.word	0x20000650
 80012dc:	40003c00 	.word	0x40003c00

080012e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08a      	sub	sp, #40	; 0x28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a2c      	ldr	r2, [pc, #176]	; (80013b0 <HAL_SPI_MspInit+0xd0>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d151      	bne.n	80013a6 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001302:	4b2c      	ldr	r3, [pc, #176]	; (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001306:	4a2b      	ldr	r2, [pc, #172]	; (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800130c:	6593      	str	r3, [r2, #88]	; 0x58
 800130e:	4b29      	ldr	r3, [pc, #164]	; (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001312:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800131a:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <HAL_SPI_MspInit+0xd4>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	4a25      	ldr	r2, [pc, #148]	; (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001320:	f043 0304 	orr.w	r3, r3, #4
 8001324:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001326:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132a:	f003 0304 	and.w	r3, r3, #4
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001332:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001340:	2300      	movs	r3, #0
 8001342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001344:	2306      	movs	r3, #6
 8001346:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	4619      	mov	r1, r3
 800134e:	481a      	ldr	r0, [pc, #104]	; (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001350:	f003 f898 	bl	8004484 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Channel4;
 8001354:	4b19      	ldr	r3, [pc, #100]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 8001356:	4a1a      	ldr	r2, [pc, #104]	; (80013c0 <HAL_SPI_MspInit+0xe0>)
 8001358:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 800135a:	4b18      	ldr	r3, [pc, #96]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 800135c:	220f      	movs	r2, #15
 800135e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001360:	4b16      	ldr	r3, [pc, #88]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 8001362:	2210      	movs	r2, #16
 8001364:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 8001368:	2200      	movs	r2, #0
 800136a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800136c:	4b13      	ldr	r3, [pc, #76]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 800136e:	2280      	movs	r2, #128	; 0x80
 8001370:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 8001374:	2200      	movs	r2, #0
 8001376:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001378:	4b10      	ldr	r3, [pc, #64]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 800137a:	2200      	movs	r2, #0
 800137c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 8001380:	2200      	movs	r2, #0
 8001382:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001384:	4b0d      	ldr	r3, [pc, #52]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 8001386:	2200      	movs	r2, #0
 8001388:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800138a:	480c      	ldr	r0, [pc, #48]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 800138c:	f002 fe08 	bl	8003fa0 <HAL_DMA_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8001396:	f7ff ff27 	bl	80011e8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a07      	ldr	r2, [pc, #28]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 800139e:	655a      	str	r2, [r3, #84]	; 0x54
 80013a0:	4a06      	ldr	r2, [pc, #24]	; (80013bc <HAL_SPI_MspInit+0xdc>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	; 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40003c00 	.word	0x40003c00
 80013b4:	40021000 	.word	0x40021000
 80013b8:	48000800 	.word	0x48000800
 80013bc:	200006b4 	.word	0x200006b4
 80013c0:	40020044 	.word	0x40020044

080013c4 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80013c8:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	4a04      	ldr	r2, [pc, #16]	; (80013e0 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80013ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d2:	6093      	str	r3, [r2, #8]
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40007000 	.word	0x40007000

080013e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ea:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <HAL_MspInit+0x44>)
 80013ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ee:	4a0e      	ldr	r2, [pc, #56]	; (8001428 <HAL_MspInit+0x44>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6613      	str	r3, [r2, #96]	; 0x60
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <HAL_MspInit+0x44>)
 80013f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_MspInit+0x44>)
 8001404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001406:	4a08      	ldr	r2, [pc, #32]	; (8001428 <HAL_MspInit+0x44>)
 8001408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140c:	6593      	str	r3, [r2, #88]	; 0x58
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <HAL_MspInit+0x44>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 800141a:	f7ff ffd3 	bl	80013c4 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000

0800142c <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001434:	4b07      	ldr	r3, [pc, #28]	; (8001454 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001436:	695a      	ldr	r2, [r3, #20]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4013      	ands	r3, r2
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	429a      	cmp	r2, r3
 8001440:	d101      	bne.n	8001446 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8001442:	2301      	movs	r3, #1
 8001444:	e000      	b.n	8001448 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40010400 	.word	0x40010400

08001458 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001460:	4a04      	ldr	r2, [pc, #16]	; (8001474 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6153      	str	r3, [r2, #20]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40010400 	.word	0x40010400

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800148a:	e7fe      	b.n	800148a <HardFault_Handler+0x4>

0800148c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001490:	e7fe      	b.n	8001490 <MemManage_Handler+0x4>

08001492 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001496:	e7fe      	b.n	8001496 <BusFault_Handler+0x4>

08001498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	e7fe      	b.n	800149c <UsageFault_Handler+0x4>

0800149e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014cc:	f000 fd26 	bl	8001f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

//	if(HAL_GPIO_ReadPin(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin))
//	{
		snprintf(control_pressed, sizeof(control_pressed), "BTN3");
 80014d8:	4b09      	ldr	r3, [pc, #36]	; (8001500 <EXTI0_IRQHandler+0x2c>)
 80014da:	4a0a      	ldr	r2, [pc, #40]	; (8001504 <EXTI0_IRQHandler+0x30>)
 80014dc:	6810      	ldr	r0, [r2, #0]
 80014de:	6018      	str	r0, [r3, #0]
 80014e0:	7912      	ldrb	r2, [r2, #4]
 80014e2:	711a      	strb	r2, [r3, #4]
 		printf("BTN3_EXTI0_Pin\n");
 80014e4:	4808      	ldr	r0, [pc, #32]	; (8001508 <EXTI0_IRQHandler+0x34>)
 80014e6:	f006 fe79 	bl	80081dc <puts>
//	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80014ea:	2001      	movs	r0, #1
 80014ec:	f7ff ff9e 	bl	800142c <LL_EXTI_IsActiveFlag_0_31>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d002      	beq.n	80014fc <EXTI0_IRQHandler+0x28>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80014f6:	2001      	movs	r0, #1
 80014f8:	f7ff ffae 	bl	8001458 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	2000046c 	.word	0x2000046c
 8001504:	08008f9c 	.word	0x08008f9c
 8001508:	08008fa4 	.word	0x08008fa4

0800150c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

//	if(HAL_GPIO_ReadPin(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin))
//	{
		snprintf(control_pressed, sizeof(control_pressed), "BTN4");
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <EXTI1_IRQHandler+0x2c>)
 8001512:	4a0a      	ldr	r2, [pc, #40]	; (800153c <EXTI1_IRQHandler+0x30>)
 8001514:	6810      	ldr	r0, [r2, #0]
 8001516:	6018      	str	r0, [r3, #0]
 8001518:	7912      	ldrb	r2, [r2, #4]
 800151a:	711a      	strb	r2, [r3, #4]
		printf("BTN4_EXTI1_Pin\n");
 800151c:	4808      	ldr	r0, [pc, #32]	; (8001540 <EXTI1_IRQHandler+0x34>)
 800151e:	f006 fe5d 	bl	80081dc <puts>
//	}

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8001522:	2002      	movs	r0, #2
 8001524:	f7ff ff82 	bl	800142c <LL_EXTI_IsActiveFlag_0_31>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d002      	beq.n	8001534 <EXTI1_IRQHandler+0x28>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 800152e:	2002      	movs	r0, #2
 8001530:	f7ff ff92 	bl	8001458 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	2000046c 	.word	0x2000046c
 800153c:	08008fb4 	.word	0x08008fb4
 8001540:	08008fbc 	.word	0x08008fbc

08001544 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */


		snprintf(control_pressed, sizeof(control_pressed), "ENC_BTN");
 8001548:	4a09      	ldr	r2, [pc, #36]	; (8001570 <EXTI2_IRQHandler+0x2c>)
 800154a:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <EXTI2_IRQHandler+0x30>)
 800154c:	cb03      	ldmia	r3!, {r0, r1}
 800154e:	6010      	str	r0, [r2, #0]
 8001550:	6051      	str	r1, [r2, #4]
		printf("ENC_EXTI2_Pin\n");
 8001552:	4809      	ldr	r0, [pc, #36]	; (8001578 <EXTI2_IRQHandler+0x34>)
 8001554:	f006 fe42 	bl	80081dc <puts>


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8001558:	2004      	movs	r0, #4
 800155a:	f7ff ff67 	bl	800142c <LL_EXTI_IsActiveFlag_0_31>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <EXTI2_IRQHandler+0x26>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8001564:	2004      	movs	r0, #4
 8001566:	f7ff ff77 	bl	8001458 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	2000046c 	.word	0x2000046c
 8001574:	08008fcc 	.word	0x08008fcc
 8001578:	08008fd4 	.word	0x08008fd4

0800157c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001580:	4802      	ldr	r0, [pc, #8]	; (800158c <DMA1_Channel1_IRQHandler+0x10>)
 8001582:	f002 fe30 	bl	80041e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200004e4 	.word	0x200004e4

08001590 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001594:	4802      	ldr	r0, [pc, #8]	; (80015a0 <DMA1_Channel2_IRQHandler+0x10>)
 8001596:	f002 fe26 	bl	80041e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000590 	.word	0x20000590

080015a4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80015a8:	4802      	ldr	r0, [pc, #8]	; (80015b4 <DMA1_Channel3_IRQHandler+0x10>)
 80015aa:	f002 fe1c 	bl	80041e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200005f0 	.word	0x200005f0

080015b8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80015bc:	4802      	ldr	r0, [pc, #8]	; (80015c8 <DMA1_Channel4_IRQHandler+0x10>)
 80015be:	f002 fe12 	bl	80041e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200006b4 	.word	0x200006b4

080015cc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	dm_update_display();
 80015d0:	f7fe fe76 	bl	80002c0 <dm_update_display>
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015d4:	4803      	ldr	r0, [pc, #12]	; (80015e4 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 80015d6:	f004 ff01 	bl	80063dc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80015da:	4803      	ldr	r0, [pc, #12]	; (80015e8 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 80015dc:	f004 fefe 	bl	80063dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200007f8 	.word	0x200007f8
 80015e8:	20000760 	.word	0x20000760

080015ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	snprintf(control_pressed, sizeof(control_pressed), " ");
 80015f0:	4a05      	ldr	r2, [pc, #20]	; (8001608 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <TIM1_UP_TIM16_IRQHandler+0x20>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	8013      	strh	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015f8:	4805      	ldr	r0, [pc, #20]	; (8001610 <TIM1_UP_TIM16_IRQHandler+0x24>)
 80015fa:	f004 feef 	bl	80063dc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80015fe:	4805      	ldr	r0, [pc, #20]	; (8001614 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8001600:	f004 feec 	bl	80063dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	2000046c 	.word	0x2000046c
 800160c:	08008fe4 	.word	0x08008fe4
 8001610:	200007f8 	.word	0x200007f8
 8001614:	20000890 	.word	0x20000890

08001618 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 800161c:	f7ff f938 	bl	8000890 <update_dc_bias_sweep>
	if((TIM1->CNT < last_enc_value) || (TIM1->CNT > last_enc_value))
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <TIM1_TRG_COM_TIM17_IRQHandler+0x50>)
 8001622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001624:	4a11      	ldr	r2, [pc, #68]	; (800166c <TIM1_TRG_COM_TIM17_IRQHandler+0x54>)
 8001626:	8812      	ldrh	r2, [r2, #0]
 8001628:	4293      	cmp	r3, r2
 800162a:	d305      	bcc.n	8001638 <TIM1_TRG_COM_TIM17_IRQHandler+0x20>
 800162c:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <TIM1_TRG_COM_TIM17_IRQHandler+0x50>)
 800162e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001630:	4a0e      	ldr	r2, [pc, #56]	; (800166c <TIM1_TRG_COM_TIM17_IRQHandler+0x54>)
 8001632:	8812      	ldrh	r2, [r2, #0]
 8001634:	4293      	cmp	r3, r2
 8001636:	d90a      	bls.n	800164e <TIM1_TRG_COM_TIM17_IRQHandler+0x36>
	{
		printf("%lu\n",TIM1->CNT);
 8001638:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <TIM1_TRG_COM_TIM17_IRQHandler+0x50>)
 800163a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163c:	4619      	mov	r1, r3
 800163e:	480c      	ldr	r0, [pc, #48]	; (8001670 <TIM1_TRG_COM_TIM17_IRQHandler+0x58>)
 8001640:	f006 fd58 	bl	80080f4 <iprintf>
		new_enc_value = TIM1->CNT;
 8001644:	4b08      	ldr	r3, [pc, #32]	; (8001668 <TIM1_TRG_COM_TIM17_IRQHandler+0x50>)
 8001646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001648:	b29a      	uxth	r2, r3
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <TIM1_TRG_COM_TIM17_IRQHandler+0x5c>)
 800164c:	801a      	strh	r2, [r3, #0]
	}


	last_enc_value = TIM1->CNT;
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <TIM1_TRG_COM_TIM17_IRQHandler+0x50>)
 8001650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001652:	b29a      	uxth	r2, r3
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <TIM1_TRG_COM_TIM17_IRQHandler+0x54>)
 8001656:	801a      	strh	r2, [r3, #0]


  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001658:	4807      	ldr	r0, [pc, #28]	; (8001678 <TIM1_TRG_COM_TIM17_IRQHandler+0x60>)
 800165a:	f004 febf 	bl	80063dc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 800165e:	4807      	ldr	r0, [pc, #28]	; (800167c <TIM1_TRG_COM_TIM17_IRQHandler+0x64>)
 8001660:	f004 febc 	bl	80063dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40012c00 	.word	0x40012c00
 800166c:	2000045c 	.word	0x2000045c
 8001670:	08008fe8 	.word	0x08008fe8
 8001674:	2000045e 	.word	0x2000045e
 8001678:	200007f8 	.word	0x200007f8
 800167c:	200007ac 	.word	0x200007ac

08001680 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <TIM2_IRQHandler+0x10>)
 8001686:	f004 fea9 	bl	80063dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000844 	.word	0x20000844

08001694 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	if(HAL_GPIO_ReadPin(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin))
 8001698:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800169c:	481b      	ldr	r0, [pc, #108]	; (800170c <EXTI15_10_IRQHandler+0x78>)
 800169e:	f003 f873 	bl	8004788 <HAL_GPIO_ReadPin>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d008      	beq.n	80016ba <EXTI15_10_IRQHandler+0x26>
	{
		snprintf(control_pressed, sizeof(control_pressed), "BTN1");
 80016a8:	4b19      	ldr	r3, [pc, #100]	; (8001710 <EXTI15_10_IRQHandler+0x7c>)
 80016aa:	4a1a      	ldr	r2, [pc, #104]	; (8001714 <EXTI15_10_IRQHandler+0x80>)
 80016ac:	6810      	ldr	r0, [r2, #0]
 80016ae:	6018      	str	r0, [r3, #0]
 80016b0:	7912      	ldrb	r2, [r2, #4]
 80016b2:	711a      	strb	r2, [r3, #4]
		printf("BTN1_EXTI14_Pin\n");
 80016b4:	4818      	ldr	r0, [pc, #96]	; (8001718 <EXTI15_10_IRQHandler+0x84>)
 80016b6:	f006 fd91 	bl	80081dc <puts>
	}
	if(HAL_GPIO_ReadPin(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin))
 80016ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016be:	4813      	ldr	r0, [pc, #76]	; (800170c <EXTI15_10_IRQHandler+0x78>)
 80016c0:	f003 f862 	bl	8004788 <HAL_GPIO_ReadPin>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d008      	beq.n	80016dc <EXTI15_10_IRQHandler+0x48>
	{
		snprintf(control_pressed, sizeof(control_pressed), "BTN2");
 80016ca:	4b11      	ldr	r3, [pc, #68]	; (8001710 <EXTI15_10_IRQHandler+0x7c>)
 80016cc:	4a13      	ldr	r2, [pc, #76]	; (800171c <EXTI15_10_IRQHandler+0x88>)
 80016ce:	6810      	ldr	r0, [r2, #0]
 80016d0:	6018      	str	r0, [r3, #0]
 80016d2:	7912      	ldrb	r2, [r2, #4]
 80016d4:	711a      	strb	r2, [r3, #4]
		printf("BTN2_EXTI15_Pin\n");
 80016d6:	4812      	ldr	r0, [pc, #72]	; (8001720 <EXTI15_10_IRQHandler+0x8c>)
 80016d8:	f006 fd80 	bl	80081dc <puts>
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80016dc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80016e0:	f7ff fea4 	bl	800142c <LL_EXTI_IsActiveFlag_0_31>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <EXTI15_10_IRQHandler+0x5e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80016ea:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80016ee:	f7ff feb3 	bl	8001458 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80016f2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80016f6:	f7ff fe99 	bl	800142c <LL_EXTI_IsActiveFlag_0_31>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <EXTI15_10_IRQHandler+0x74>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8001700:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001704:	f7ff fea8 	bl	8001458 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	48000800 	.word	0x48000800
 8001710:	2000046c 	.word	0x2000046c
 8001714:	08008ff0 	.word	0x08008ff0
 8001718:	08008ff8 	.word	0x08008ff8
 800171c:	08009008 	.word	0x08009008
 8001720:	08009010 	.word	0x08009010

08001724 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	e00a      	b.n	800174c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001736:	f3af 8000 	nop.w
 800173a:	4601      	mov	r1, r0
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	60ba      	str	r2, [r7, #8]
 8001742:	b2ca      	uxtb	r2, r1
 8001744:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	3301      	adds	r3, #1
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	429a      	cmp	r2, r3
 8001752:	dbf0      	blt.n	8001736 <_read+0x12>
	}

return len;
 8001754:	687b      	ldr	r3, [r7, #4]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <_close>:
	}
	return len;
}

int _close(int file)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
	return -1;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800176a:	4618      	mov	r0, r3
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
 800177e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001786:	605a      	str	r2, [r3, #4]
	return 0;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <_isatty>:

int _isatty(int file)
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
	return 1;
 800179e:	2301      	movs	r3, #1
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
	return 0;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
	...

080017c8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80017d0:	4b11      	ldr	r3, [pc, #68]	; (8001818 <_sbrk+0x50>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d102      	bne.n	80017de <_sbrk+0x16>
		heap_end = &end;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <_sbrk+0x50>)
 80017da:	4a10      	ldr	r2, [pc, #64]	; (800181c <_sbrk+0x54>)
 80017dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <_sbrk+0x50>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <_sbrk+0x50>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4413      	add	r3, r2
 80017ec:	466a      	mov	r2, sp
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d907      	bls.n	8001802 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80017f2:	f006 fc4d 	bl	8008090 <__errno>
 80017f6:	4602      	mov	r2, r0
 80017f8:	230c      	movs	r3, #12
 80017fa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001800:	e006      	b.n	8001810 <_sbrk+0x48>
	}

	heap_end += incr;
 8001802:	4b05      	ldr	r3, [pc, #20]	; (8001818 <_sbrk+0x50>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	4a03      	ldr	r2, [pc, #12]	; (8001818 <_sbrk+0x50>)
 800180c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800180e:	68fb      	ldr	r3, [r7, #12]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000460 	.word	0x20000460
 800181c:	200008e8 	.word	0x200008e8

08001820 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <SystemInit+0x28>)
 8001826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800182a:	4a07      	ldr	r2, [pc, #28]	; (8001848 <SystemInit+0x28>)
 800182c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001834:	4b04      	ldr	r3, [pc, #16]	; (8001848 <SystemInit+0x28>)
 8001836:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800183a:	609a      	str	r2, [r3, #8]
#endif
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b09a      	sub	sp, #104	; 0x68
 8001850:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001852:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001856:	2224      	movs	r2, #36	; 0x24
 8001858:	2100      	movs	r1, #0
 800185a:	4618      	mov	r0, r3
 800185c:	f006 fc42 	bl	80080e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001860:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	2234      	movs	r2, #52	; 0x34
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f006 fc36 	bl	80080e4 <memset>

  htim1.Instance = TIM1;
 8001878:	4b2a      	ldr	r3, [pc, #168]	; (8001924 <MX_TIM1_Init+0xd8>)
 800187a:	4a2b      	ldr	r2, [pc, #172]	; (8001928 <MX_TIM1_Init+0xdc>)
 800187c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800187e:	4b29      	ldr	r3, [pc, #164]	; (8001924 <MX_TIM1_Init+0xd8>)
 8001880:	2200      	movs	r2, #0
 8001882:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8001884:	4b27      	ldr	r3, [pc, #156]	; (8001924 <MX_TIM1_Init+0xd8>)
 8001886:	2240      	movs	r2, #64	; 0x40
 8001888:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 800188a:	4b26      	ldr	r3, [pc, #152]	; (8001924 <MX_TIM1_Init+0xd8>)
 800188c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001890:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001892:	4b24      	ldr	r3, [pc, #144]	; (8001924 <MX_TIM1_Init+0xd8>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001898:	4b22      	ldr	r3, [pc, #136]	; (8001924 <MX_TIM1_Init+0xd8>)
 800189a:	2200      	movs	r2, #0
 800189c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800189e:	4b21      	ldr	r3, [pc, #132]	; (8001924 <MX_TIM1_Init+0xd8>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018a4:	2303      	movs	r3, #3
 80018a6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018a8:	2300      	movs	r3, #0
 80018aa:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018ac:	2301      	movs	r3, #1
 80018ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018b0:	2300      	movs	r3, #0
 80018b2:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018b8:	2300      	movs	r3, #0
 80018ba:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018bc:	2301      	movs	r3, #1
 80018be:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018c0:	2300      	movs	r3, #0
 80018c2:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80018c8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018cc:	4619      	mov	r1, r3
 80018ce:	4815      	ldr	r0, [pc, #84]	; (8001924 <MX_TIM1_Init+0xd8>)
 80018d0:	f004 fcde 	bl	8006290 <HAL_TIM_Encoder_Init>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80018da:	f7ff fc85 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018de:	2300      	movs	r3, #0
 80018e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018ee:	4619      	mov	r1, r3
 80018f0:	480c      	ldr	r0, [pc, #48]	; (8001924 <MX_TIM1_Init+0xd8>)
 80018f2:	f005 fa57 	bl	8006da4 <HAL_TIMEx_MasterConfigSynchronization>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80018fc:	f7ff fc74 	bl	80011e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001900:	2300      	movs	r3, #0
 8001902:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001904:	2300      	movs	r3, #0
 8001906:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001908:	1d3b      	adds	r3, r7, #4
 800190a:	4619      	mov	r1, r3
 800190c:	4805      	ldr	r0, [pc, #20]	; (8001924 <MX_TIM1_Init+0xd8>)
 800190e:	f005 fadf 	bl	8006ed0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8001918:	f7ff fc66 	bl	80011e8 <Error_Handler>
  }

}
 800191c:	bf00      	nop
 800191e:	3768      	adds	r7, #104	; 0x68
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	200007f8 	.word	0x200007f8
 8001928:	40012c00 	.word	0x40012c00

0800192c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08c      	sub	sp, #48	; 0x30
 8001930:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001932:	f107 0320 	add.w	r3, r7, #32
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001940:	f107 030c 	add.w	r3, r7, #12
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001950:	463b      	mov	r3, r7
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800195a:	4b28      	ldr	r3, [pc, #160]	; (80019fc <MX_TIM2_Init+0xd0>)
 800195c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 8001962:	4b26      	ldr	r3, [pc, #152]	; (80019fc <MX_TIM2_Init+0xd0>)
 8001964:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001968:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196a:	4b24      	ldr	r3, [pc, #144]	; (80019fc <MX_TIM2_Init+0xd0>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8001970:	4b22      	ldr	r3, [pc, #136]	; (80019fc <MX_TIM2_Init+0xd0>)
 8001972:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001976:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001978:	4b20      	ldr	r3, [pc, #128]	; (80019fc <MX_TIM2_Init+0xd0>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197e:	4b1f      	ldr	r3, [pc, #124]	; (80019fc <MX_TIM2_Init+0xd0>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001984:	481d      	ldr	r0, [pc, #116]	; (80019fc <MX_TIM2_Init+0xd0>)
 8001986:	f004 fbc7 	bl	8006118 <HAL_TIM_Base_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001990:	f7ff fc2a 	bl	80011e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001998:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	4619      	mov	r1, r3
 80019a0:	4816      	ldr	r0, [pc, #88]	; (80019fc <MX_TIM2_Init+0xd0>)
 80019a2:	f004 fe9b 	bl	80066dc <HAL_TIM_ConfigClockSource>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80019ac:	f7ff fc1c 	bl	80011e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80019b0:	2305      	movs	r3, #5
 80019b2:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80019b4:	2350      	movs	r3, #80	; 0x50
 80019b6:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	4619      	mov	r1, r3
 80019c6:	480d      	ldr	r0, [pc, #52]	; (80019fc <MX_TIM2_Init+0xd0>)
 80019c8:	f004 ff78 	bl	80068bc <HAL_TIM_SlaveConfigSynchro>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 80019d2:	f7ff fc09 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d6:	2300      	movs	r3, #0
 80019d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019de:	463b      	mov	r3, r7
 80019e0:	4619      	mov	r1, r3
 80019e2:	4806      	ldr	r0, [pc, #24]	; (80019fc <MX_TIM2_Init+0xd0>)
 80019e4:	f005 f9de 	bl	8006da4 <HAL_TIMEx_MasterConfigSynchronization>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80019ee:	f7ff fbfb 	bl	80011e8 <Error_Handler>
  }

}
 80019f2:	bf00      	nop
 80019f4:	3730      	adds	r7, #48	; 0x30
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000844 	.word	0x20000844

08001a00 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b094      	sub	sp, #80	; 0x50
 8001a04:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a06:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a14:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a20:	463b      	mov	r3, r7
 8001a22:	2234      	movs	r2, #52	; 0x34
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f006 fb5c 	bl	80080e4 <memset>

  htim8.Instance = TIM8;
 8001a2c:	4b26      	ldr	r3, [pc, #152]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a2e:	4a27      	ldr	r2, [pc, #156]	; (8001acc <MX_TIM8_Init+0xcc>)
 8001a30:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001a32:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8001a3e:	4b22      	ldr	r3, [pc, #136]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a44:	4b20      	ldr	r3, [pc, #128]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a50:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001a56:	481c      	ldr	r0, [pc, #112]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a58:	f004 fb5e 	bl	8006118 <HAL_TIM_Base_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8001a62:	f7ff fbc1 	bl	80011e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a6a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001a6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a70:	4619      	mov	r1, r3
 8001a72:	4815      	ldr	r0, [pc, #84]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a74:	f004 fe32 	bl	80066dc <HAL_TIM_ConfigClockSource>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001a7e:	f7ff fbb3 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a82:	2320      	movs	r3, #32
 8001a84:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001a8e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a92:	4619      	mov	r1, r3
 8001a94:	480c      	ldr	r0, [pc, #48]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001a96:	f005 f985 	bl	8006da4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001aa0:	f7ff fba2 	bl	80011e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001aac:	463b      	mov	r3, r7
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <MX_TIM8_Init+0xc8>)
 8001ab2:	f005 fa0d 	bl	8006ed0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8001abc:	f7ff fb94 	bl	80011e8 <Error_Handler>
  }

}
 8001ac0:	bf00      	nop
 8001ac2:	3750      	adds	r7, #80	; 0x50
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	20000714 	.word	0x20000714
 8001acc:	40013400 	.word	0x40013400

08001ad0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad6:	f107 0310 	add.w	r3, r7, #16
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	605a      	str	r2, [r3, #4]
 8001aec:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8001aee:	4b1f      	ldr	r3, [pc, #124]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001af0:	4a1f      	ldr	r2, [pc, #124]	; (8001b70 <MX_TIM15_Init+0xa0>)
 8001af2:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8001af4:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001af6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001afa:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8001b02:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b08:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001b10:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b16:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001b1c:	4813      	ldr	r0, [pc, #76]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b1e:	f004 fafb 	bl	8006118 <HAL_TIM_Base_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8001b28:	f7ff fb5e 	bl	80011e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001b32:	f107 0310 	add.w	r3, r7, #16
 8001b36:	4619      	mov	r1, r3
 8001b38:	480c      	ldr	r0, [pc, #48]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b3a:	f004 fdcf 	bl	80066dc <HAL_TIM_ConfigClockSource>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8001b44:	f7ff fb50 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001b50:	1d3b      	adds	r3, r7, #4
 8001b52:	4619      	mov	r1, r3
 8001b54:	4805      	ldr	r0, [pc, #20]	; (8001b6c <MX_TIM15_Init+0x9c>)
 8001b56:	f005 f925 	bl	8006da4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8001b60:	f7ff fb42 	bl	80011e8 <Error_Handler>
  }

}
 8001b64:	bf00      	nop
 8001b66:	3720      	adds	r7, #32
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000760 	.word	0x20000760
 8001b70:	40014000 	.word	0x40014000

08001b74 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8001b78:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001b7a:	4a10      	ldr	r2, [pc, #64]	; (8001bbc <MX_TIM16_Init+0x48>)
 8001b7c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 8191;
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001b8c:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8001b90:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b92:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001b98:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001ba4:	4804      	ldr	r0, [pc, #16]	; (8001bb8 <MX_TIM16_Init+0x44>)
 8001ba6:	f004 fab7 	bl	8006118 <HAL_TIM_Base_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001bb0:	f7ff fb1a 	bl	80011e8 <Error_Handler>
  }

}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000890 	.word	0x20000890
 8001bbc:	40014400 	.word	0x40014400

08001bc0 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001bc6:	4a10      	ldr	r2, [pc, #64]	; (8001c08 <MX_TIM17_Init+0x48>)
 8001bc8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001bcc:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001bd0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd2:	4b0c      	ldr	r3, [pc, #48]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001bda:	2240      	movs	r2, #64	; 0x40
 8001bdc:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bde:	4b09      	ldr	r3, [pc, #36]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001be4:	4b07      	ldr	r3, [pc, #28]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001bf0:	4804      	ldr	r0, [pc, #16]	; (8001c04 <MX_TIM17_Init+0x44>)
 8001bf2:	f004 fa91 	bl	8006118 <HAL_TIM_Base_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8001bfc:	f7ff faf4 	bl	80011e8 <Error_Handler>
  }

}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200007ac 	.word	0x200007ac
 8001c08:	40014800 	.word	0x40014800

08001c0c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	; 0x28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
 8001c22:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a23      	ldr	r2, [pc, #140]	; (8001cb8 <HAL_TIM_Encoder_MspInit+0xac>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d13f      	bne.n	8001cae <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c2e:	4b23      	ldr	r3, [pc, #140]	; (8001cbc <HAL_TIM_Encoder_MspInit+0xb0>)
 8001c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c32:	4a22      	ldr	r2, [pc, #136]	; (8001cbc <HAL_TIM_Encoder_MspInit+0xb0>)
 8001c34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c38:	6613      	str	r3, [r2, #96]	; 0x60
 8001c3a:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <HAL_TIM_Encoder_MspInit+0xb0>)
 8001c3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c46:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <HAL_TIM_Encoder_MspInit+0xb0>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	4a1c      	ldr	r2, [pc, #112]	; (8001cbc <HAL_TIM_Encoder_MspInit+0xb0>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c52:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <HAL_TIM_Encoder_MspInit+0xb0>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	4619      	mov	r1, r3
 8001c78:	4811      	ldr	r0, [pc, #68]	; (8001cc0 <HAL_TIM_Encoder_MspInit+0xb4>)
 8001c7a:	f002 fc03 	bl	8004484 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2101      	movs	r1, #1
 8001c82:	2018      	movs	r0, #24
 8001c84:	f001 fda5 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001c88:	2018      	movs	r0, #24
 8001c8a:	f001 fdbc 	bl	8003806 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2101      	movs	r1, #1
 8001c92:	2019      	movs	r0, #25
 8001c94:	f001 fd9d 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001c98:	2019      	movs	r0, #25
 8001c9a:	f001 fdb4 	bl	8003806 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	201a      	movs	r0, #26
 8001ca4:	f001 fd95 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001ca8:	201a      	movs	r0, #26
 8001caa:	f001 fdac 	bl	8003806 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001cae:	bf00      	nop
 8001cb0:	3728      	adds	r7, #40	; 0x28
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40012c00 	.word	0x40012c00
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	48000800 	.word	0x48000800

08001cc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08e      	sub	sp, #56	; 0x38
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ce4:	d131      	bne.n	8001d4a <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ce6:	4b4a      	ldr	r3, [pc, #296]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cea:	4a49      	ldr	r2, [pc, #292]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001cf2:	4b47      	ldr	r3, [pc, #284]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	623b      	str	r3, [r7, #32]
 8001cfc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfe:	4b44      	ldr	r3, [pc, #272]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d02:	4a43      	ldr	r2, [pc, #268]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d0a:	4b41      	ldr	r3, [pc, #260]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d16:	2301      	movs	r3, #1
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d22:	2300      	movs	r3, #0
 8001d24:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d26:	2301      	movs	r3, #1
 8001d28:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2e:	4619      	mov	r1, r3
 8001d30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d34:	f002 fba6 	bl	8004484 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	201c      	movs	r0, #28
 8001d3e:	f001 fd48 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d42:	201c      	movs	r0, #28
 8001d44:	f001 fd5f 	bl	8003806 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001d48:	e05e      	b.n	8001e08 <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM8)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a31      	ldr	r2, [pc, #196]	; (8001e14 <HAL_TIM_Base_MspInit+0x150>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d10c      	bne.n	8001d6e <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d54:	4b2e      	ldr	r3, [pc, #184]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d58:	4a2d      	ldr	r2, [pc, #180]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d5a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d5e:	6613      	str	r3, [r2, #96]	; 0x60
 8001d60:	4b2b      	ldr	r3, [pc, #172]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d68:	61bb      	str	r3, [r7, #24]
 8001d6a:	69bb      	ldr	r3, [r7, #24]
}
 8001d6c:	e04c      	b.n	8001e08 <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM15)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a29      	ldr	r2, [pc, #164]	; (8001e18 <HAL_TIM_Base_MspInit+0x154>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d114      	bne.n	8001da2 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001d78:	4b25      	ldr	r3, [pc, #148]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d7c:	4a24      	ldr	r2, [pc, #144]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d82:	6613      	str	r3, [r2, #96]	; 0x60
 8001d84:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001d86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2101      	movs	r1, #1
 8001d94:	2018      	movs	r0, #24
 8001d96:	f001 fd1c 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001d9a:	2018      	movs	r0, #24
 8001d9c:	f001 fd33 	bl	8003806 <HAL_NVIC_EnableIRQ>
}
 8001da0:	e032      	b.n	8001e08 <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM16)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a1d      	ldr	r2, [pc, #116]	; (8001e1c <HAL_TIM_Base_MspInit+0x158>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d114      	bne.n	8001dd6 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001dac:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001db0:	4a17      	ldr	r2, [pc, #92]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001db2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db6:	6613      	str	r3, [r2, #96]	; 0x60
 8001db8:	4b15      	ldr	r3, [pc, #84]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	2019      	movs	r0, #25
 8001dca:	f001 fd02 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001dce:	2019      	movs	r0, #25
 8001dd0:	f001 fd19 	bl	8003806 <HAL_NVIC_EnableIRQ>
}
 8001dd4:	e018      	b.n	8001e08 <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM17)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a11      	ldr	r2, [pc, #68]	; (8001e20 <HAL_TIM_Base_MspInit+0x15c>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d113      	bne.n	8001e08 <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001de0:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001de4:	4a0a      	ldr	r2, [pc, #40]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001de6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dea:	6613      	str	r3, [r2, #96]	; 0x60
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <HAL_TIM_Base_MspInit+0x14c>)
 8001dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001df0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	201a      	movs	r0, #26
 8001dfe:	f001 fce8 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001e02:	201a      	movs	r0, #26
 8001e04:	f001 fcff 	bl	8003806 <HAL_NVIC_EnableIRQ>
}
 8001e08:	bf00      	nop
 8001e0a:	3738      	adds	r7, #56	; 0x38
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40021000 	.word	0x40021000
 8001e14:	40013400 	.word	0x40013400
 8001e18:	40014000 	.word	0x40014000
 8001e1c:	40014400 	.word	0x40014400
 8001e20:	40014800 	.word	0x40014800

08001e24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e24:	480d      	ldr	r0, [pc, #52]	; (8001e5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e26:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e28:	480d      	ldr	r0, [pc, #52]	; (8001e60 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e2a:	490e      	ldr	r1, [pc, #56]	; (8001e64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e2c:	4a0e      	ldr	r2, [pc, #56]	; (8001e68 <LoopForever+0xe>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e30:	e002      	b.n	8001e38 <LoopCopyDataInit>

08001e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e36:	3304      	adds	r3, #4

08001e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e3c:	d3f9      	bcc.n	8001e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e3e:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e40:	4c0b      	ldr	r4, [pc, #44]	; (8001e70 <LoopForever+0x16>)
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e44:	e001      	b.n	8001e4a <LoopFillZerobss>

08001e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e48:	3204      	adds	r2, #4

08001e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e4c:	d3fb      	bcc.n	8001e46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e4e:	f7ff fce7 	bl	8001820 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e52:	f006 f923 	bl	800809c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e56:	f7ff f8bd 	bl	8000fd4 <main>

08001e5a <LoopForever>:

LoopForever:
    b LoopForever
 8001e5a:	e7fe      	b.n	8001e5a <LoopForever>
  ldr   r0, =_estack
 8001e5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e64:	20000438 	.word	0x20000438
  ldr r2, =_sidata
 8001e68:	080090d0 	.word	0x080090d0
  ldr r2, =_sbss
 8001e6c:	20000438 	.word	0x20000438
  ldr r4, =_ebss
 8001e70:	200008e4 	.word	0x200008e4

08001e74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e74:	e7fe      	b.n	8001e74 <ADC1_2_IRQHandler>

08001e76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e80:	2003      	movs	r0, #3
 8001e82:	f001 fc9b 	bl	80037bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e86:	2000      	movs	r0, #0
 8001e88:	f000 f80e 	bl	8001ea8 <HAL_InitTick>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d002      	beq.n	8001e98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	71fb      	strb	r3, [r7, #7]
 8001e96:	e001      	b.n	8001e9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e98:	f7ff faa4 	bl	80013e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e9c:	79fb      	ldrb	r3, [r7, #7]

}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <HAL_InitTick+0x68>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d022      	beq.n	8001f02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ebc:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <HAL_InitTick+0x6c>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <HAL_InitTick+0x68>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ec8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f001 fca6 	bl	8003822 <HAL_SYSTICK_Config>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d10f      	bne.n	8001efc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b0f      	cmp	r3, #15
 8001ee0:	d809      	bhi.n	8001ef6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001eea:	f001 fc72 	bl	80037d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eee:	4a0a      	ldr	r2, [pc, #40]	; (8001f18 <HAL_InitTick+0x70>)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6013      	str	r3, [r2, #0]
 8001ef4:	e007      	b.n	8001f06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	73fb      	strb	r3, [r7, #15]
 8001efa:	e004      	b.n	8001f06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	73fb      	strb	r3, [r7, #15]
 8001f00:	e001      	b.n	8001f06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200003cc 	.word	0x200003cc
 8001f14:	200003c4 	.word	0x200003c4
 8001f18:	200003c8 	.word	0x200003c8

08001f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <HAL_IncTick+0x1c>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <HAL_IncTick+0x20>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4413      	add	r3, r2
 8001f2a:	4a03      	ldr	r2, [pc, #12]	; (8001f38 <HAL_IncTick+0x1c>)
 8001f2c:	6013      	str	r3, [r2, #0]
}
 8001f2e:	bf00      	nop
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	200008dc 	.word	0x200008dc
 8001f3c:	200003cc 	.word	0x200003cc

08001f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return uwTick;
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <HAL_GetTick+0x14>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	200008dc 	.word	0x200008dc

08001f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f60:	f7ff ffee 	bl	8001f40 <HAL_GetTick>
 8001f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f70:	d004      	beq.n	8001f7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <HAL_Delay+0x40>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4413      	add	r3, r2
 8001f7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7c:	bf00      	nop
 8001f7e:	f7ff ffdf 	bl	8001f40 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d8f7      	bhi.n	8001f7e <HAL_Delay+0x26>
  {
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200003cc 	.word	0x200003cc

08001f9c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	609a      	str	r2, [r3, #8]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
 8001fca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	609a      	str	r2, [r3, #8]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002004:	b490      	push	{r4, r7}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
 8002010:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	3360      	adds	r3, #96	; 0x60
 8002016:	461a      	mov	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002020:	6822      	ldr	r2, [r4, #0]
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <LL_ADC_SetOffset+0x40>)
 8002024:	4013      	ands	r3, r2
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	430a      	orrs	r2, r1
 8002030:	4313      	orrs	r3, r2
 8002032:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002036:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002038:	bf00      	nop
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bc90      	pop	{r4, r7}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	03fff000 	.word	0x03fff000

08002048 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002048:	b490      	push	{r4, r7}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3360      	adds	r3, #96	; 0x60
 8002056:	461a      	mov	r2, r3
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002060:	6823      	ldr	r3, [r4, #0]
 8002062:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bc90      	pop	{r4, r7}
 800206e:	4770      	bx	lr

08002070 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002070:	b490      	push	{r4, r7}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	3360      	adds	r3, #96	; 0x60
 8002080:	461a      	mov	r2, r3
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4313      	orrs	r3, r2
 8002094:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bc90      	pop	{r4, r7}
 800209e:	4770      	bx	lr

080020a0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80020a0:	b490      	push	{r4, r7}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	3360      	adds	r3, #96	; 0x60
 80020b0:	461a      	mov	r2, r3
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80020ba:	6823      	ldr	r3, [r4, #0]
 80020bc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc90      	pop	{r4, r7}
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020d0:	b490      	push	{r4, r7}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	3360      	adds	r3, #96	; 0x60
 80020e0:	461a      	mov	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80020ea:	6823      	ldr	r3, [r4, #0]
 80020ec:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc90      	pop	{r4, r7}
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	615a      	str	r2, [r3, #20]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002126:	b490      	push	{r4, r7}
 8002128:	b084      	sub	sp, #16
 800212a:	af00      	add	r7, sp, #0
 800212c:	60f8      	str	r0, [r7, #12]
 800212e:	60b9      	str	r1, [r7, #8]
 8002130:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	3330      	adds	r3, #48	; 0x30
 8002136:	461a      	mov	r2, r3
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	0a1b      	lsrs	r3, r3, #8
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	f003 030c 	and.w	r3, r3, #12
 8002142:	4413      	add	r3, r2
 8002144:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002146:	6822      	ldr	r2, [r4, #0]
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f003 031f 	and.w	r3, r3, #31
 800214e:	211f      	movs	r1, #31
 8002150:	fa01 f303 	lsl.w	r3, r1, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	401a      	ands	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	0e9b      	lsrs	r3, r3, #26
 800215c:	f003 011f 	and.w	r1, r3, #31
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 031f 	and.w	r3, r3, #31
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	4313      	orrs	r3, r2
 800216c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bc90      	pop	{r4, r7}
 8002176:	4770      	bx	lr

08002178 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002178:	b490      	push	{r4, r7}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3314      	adds	r3, #20
 8002188:	461a      	mov	r2, r3
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	0e5b      	lsrs	r3, r3, #25
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	4413      	add	r3, r2
 8002196:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002198:	6822      	ldr	r2, [r4, #0]
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	0d1b      	lsrs	r3, r3, #20
 800219e:	f003 031f 	and.w	r3, r3, #31
 80021a2:	2107      	movs	r1, #7
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	401a      	ands	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	0d1b      	lsrs	r3, r3, #20
 80021b0:	f003 031f 	and.w	r3, r3, #31
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	4313      	orrs	r3, r2
 80021bc:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021be:	bf00      	nop
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc90      	pop	{r4, r7}
 80021c6:	4770      	bx	lr

080021c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e0:	43db      	mvns	r3, r3
 80021e2:	401a      	ands	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f003 0318 	and.w	r3, r3, #24
 80021ea:	4908      	ldr	r1, [pc, #32]	; (800220c <LL_ADC_SetChannelSingleDiff+0x44>)
 80021ec:	40d9      	lsrs	r1, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	400b      	ands	r3, r1
 80021f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f6:	431a      	orrs	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	0007ffff 	.word	0x0007ffff

08002210 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002220:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6093      	str	r3, [r2, #8]
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002244:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002248:	d101      	bne.n	800224e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800226c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002270:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002294:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002298:	d101      	bne.n	800229e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d101      	bne.n	80022c4 <LL_ADC_IsEnabled+0x18>
 80022c0:	2301      	movs	r3, #1
 80022c2:	e000      	b.n	80022c6 <LL_ADC_IsEnabled+0x1a>
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 0304 	and.w	r3, r3, #4
 80022e2:	2b04      	cmp	r3, #4
 80022e4:	d101      	bne.n	80022ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	2b08      	cmp	r3, #8
 800230a:	d101      	bne.n	8002310 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b089      	sub	sp, #36	; 0x24
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800232c:	2300      	movs	r3, #0
 800232e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e1ad      	b.n	8002696 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002344:	2b00      	cmp	r3, #0
 8002346:	d109      	bne.n	800235c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7fe f84b 	bl	80003e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff67 	bl	8002234 <LL_ADC_IsDeepPowerDownEnabled>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d004      	beq.n	8002376 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff4d 	bl	8002210 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff82 	bl	8002284 <LL_ADC_IsInternalRegulatorEnabled>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d113      	bne.n	80023ae <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff ff66 	bl	800225c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002390:	4b9e      	ldr	r3, [pc, #632]	; (800260c <HAL_ADC_Init+0x2ec>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	099b      	lsrs	r3, r3, #6
 8002396:	4a9e      	ldr	r2, [pc, #632]	; (8002610 <HAL_ADC_Init+0x2f0>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023a0:	e002      	b.n	80023a8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f9      	bne.n	80023a2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff ff66 	bl	8002284 <LL_ADC_IsInternalRegulatorEnabled>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d10d      	bne.n	80023da <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c2:	f043 0210 	orr.w	r2, r3, #16
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ce:	f043 0201 	orr.w	r2, r3, #1
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ff77 	bl	80022d2 <LL_ADC_REG_IsConversionOngoing>
 80023e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ea:	f003 0310 	and.w	r3, r3, #16
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f040 8148 	bne.w	8002684 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f040 8144 	bne.w	8002684 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002400:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002404:	f043 0202 	orr.w	r2, r3, #2
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff ff4b 	bl	80022ac <LL_ADC_IsEnabled>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d141      	bne.n	80024a0 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002424:	d004      	beq.n	8002430 <HAL_ADC_Init+0x110>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a7a      	ldr	r2, [pc, #488]	; (8002614 <HAL_ADC_Init+0x2f4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d10f      	bne.n	8002450 <HAL_ADC_Init+0x130>
 8002430:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002434:	f7ff ff3a 	bl	80022ac <LL_ADC_IsEnabled>
 8002438:	4604      	mov	r4, r0
 800243a:	4876      	ldr	r0, [pc, #472]	; (8002614 <HAL_ADC_Init+0x2f4>)
 800243c:	f7ff ff36 	bl	80022ac <LL_ADC_IsEnabled>
 8002440:	4603      	mov	r3, r0
 8002442:	4323      	orrs	r3, r4
 8002444:	2b00      	cmp	r3, #0
 8002446:	bf0c      	ite	eq
 8002448:	2301      	moveq	r3, #1
 800244a:	2300      	movne	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	e012      	b.n	8002476 <HAL_ADC_Init+0x156>
 8002450:	4871      	ldr	r0, [pc, #452]	; (8002618 <HAL_ADC_Init+0x2f8>)
 8002452:	f7ff ff2b 	bl	80022ac <LL_ADC_IsEnabled>
 8002456:	4604      	mov	r4, r0
 8002458:	4870      	ldr	r0, [pc, #448]	; (800261c <HAL_ADC_Init+0x2fc>)
 800245a:	f7ff ff27 	bl	80022ac <LL_ADC_IsEnabled>
 800245e:	4603      	mov	r3, r0
 8002460:	431c      	orrs	r4, r3
 8002462:	486f      	ldr	r0, [pc, #444]	; (8002620 <HAL_ADC_Init+0x300>)
 8002464:	f7ff ff22 	bl	80022ac <LL_ADC_IsEnabled>
 8002468:	4603      	mov	r3, r0
 800246a:	4323      	orrs	r3, r4
 800246c:	2b00      	cmp	r3, #0
 800246e:	bf0c      	ite	eq
 8002470:	2301      	moveq	r3, #1
 8002472:	2300      	movne	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d012      	beq.n	80024a0 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002482:	d004      	beq.n	800248e <HAL_ADC_Init+0x16e>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a62      	ldr	r2, [pc, #392]	; (8002614 <HAL_ADC_Init+0x2f4>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d101      	bne.n	8002492 <HAL_ADC_Init+0x172>
 800248e:	4a65      	ldr	r2, [pc, #404]	; (8002624 <HAL_ADC_Init+0x304>)
 8002490:	e000      	b.n	8002494 <HAL_ADC_Init+0x174>
 8002492:	4a65      	ldr	r2, [pc, #404]	; (8002628 <HAL_ADC_Init+0x308>)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4619      	mov	r1, r3
 800249a:	4610      	mov	r0, r2
 800249c:	f7ff fd7e 	bl	8001f9c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	7f5b      	ldrb	r3, [r3, #29]
 80024a4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024aa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80024b0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80024b6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024be:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d106      	bne.n	80024dc <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d2:	3b01      	subs	r3, #1
 80024d4:	045b      	lsls	r3, r3, #17
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d009      	beq.n	80024f8 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	4b4b      	ldr	r3, [pc, #300]	; (800262c <HAL_ADC_Init+0x30c>)
 8002500:	4013      	ands	r3, r2
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	69b9      	ldr	r1, [r7, #24]
 8002508:	430b      	orrs	r3, r1
 800250a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fed3 	bl	80022d2 <LL_ADC_REG_IsConversionOngoing>
 800252c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fee0 	bl	80022f8 <LL_ADC_INJ_IsConversionOngoing>
 8002538:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d17f      	bne.n	8002640 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d17c      	bne.n	8002640 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800254a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002552:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002554:	4313      	orrs	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002562:	f023 0302 	bic.w	r3, r3, #2
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	69b9      	ldr	r1, [r7, #24]
 800256c:	430b      	orrs	r3, r1
 800256e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d017      	beq.n	80025a8 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002586:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002590:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002594:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6911      	ldr	r1, [r2, #16]
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6812      	ldr	r2, [r2, #0]
 80025a0:	430b      	orrs	r3, r1
 80025a2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80025a6:	e013      	b.n	80025d0 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025b6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025cc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d12a      	bne.n	8002630 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025e4:	f023 0304 	bic.w	r3, r3, #4
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025f0:	4311      	orrs	r1, r2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80025f6:	4311      	orrs	r1, r2
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80025fc:	430a      	orrs	r2, r1
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 0201 	orr.w	r2, r2, #1
 8002608:	611a      	str	r2, [r3, #16]
 800260a:	e019      	b.n	8002640 <HAL_ADC_Init+0x320>
 800260c:	200003c4 	.word	0x200003c4
 8002610:	053e2d63 	.word	0x053e2d63
 8002614:	50000100 	.word	0x50000100
 8002618:	50000400 	.word	0x50000400
 800261c:	50000500 	.word	0x50000500
 8002620:	50000600 	.word	0x50000600
 8002624:	50000300 	.word	0x50000300
 8002628:	50000700 	.word	0x50000700
 800262c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	691a      	ldr	r2, [r3, #16]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 0201 	bic.w	r2, r2, #1
 800263e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d10c      	bne.n	8002662 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	f023 010f 	bic.w	r1, r3, #15
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a1b      	ldr	r3, [r3, #32]
 8002656:	1e5a      	subs	r2, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	430a      	orrs	r2, r1
 800265e:	631a      	str	r2, [r3, #48]	; 0x30
 8002660:	e007      	b.n	8002672 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 020f 	bic.w	r2, r2, #15
 8002670:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002676:	f023 0303 	bic.w	r3, r3, #3
 800267a:	f043 0201 	orr.w	r2, r3, #1
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	65da      	str	r2, [r3, #92]	; 0x5c
 8002682:	e007      	b.n	8002694 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002688:	f043 0210 	orr.w	r2, r3, #16
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002694:	7ffb      	ldrb	r3, [r7, #31]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3724      	adds	r7, #36	; 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd90      	pop	{r4, r7, pc}
 800269e:	bf00      	nop

080026a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b0a6      	sub	sp, #152	; 0x98
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x22>
 80026be:	2302      	movs	r3, #2
 80026c0:	e38e      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x740>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fdff 	bl	80022d2 <LL_ADC_REG_IsConversionOngoing>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f040 836f 	bne.w	8002dba <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6818      	ldr	r0, [r3, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	f7ff fd1c 	bl	8002126 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fded 	bl	80022d2 <LL_ADC_REG_IsConversionOngoing>
 80026f8:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fdf9 	bl	80022f8 <LL_ADC_INJ_IsConversionOngoing>
 8002706:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800270a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800270e:	2b00      	cmp	r3, #0
 8002710:	f040 817b 	bne.w	8002a0a <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002714:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002718:	2b00      	cmp	r3, #0
 800271a:	f040 8176 	bne.w	8002a0a <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002726:	d10f      	bne.n	8002748 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6818      	ldr	r0, [r3, #0]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2200      	movs	r2, #0
 8002732:	4619      	mov	r1, r3
 8002734:	f7ff fd20 	bl	8002178 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fcdd 	bl	8002100 <LL_ADC_SetSamplingTimeCommonConfig>
 8002746:	e00e      	b.n	8002766 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	6819      	ldr	r1, [r3, #0]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	461a      	mov	r2, r3
 8002756:	f7ff fd0f 	bl	8002178 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2100      	movs	r1, #0
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fccd 	bl	8002100 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	08db      	lsrs	r3, r3, #3
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	2b04      	cmp	r3, #4
 8002786:	d022      	beq.n	80027ce <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	6919      	ldr	r1, [r3, #16]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002798:	f7ff fc34 	bl	8002004 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6818      	ldr	r0, [r3, #0]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6919      	ldr	r1, [r3, #16]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	461a      	mov	r2, r3
 80027aa:	f7ff fc79 	bl	80020a0 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6818      	ldr	r0, [r3, #0]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	6919      	ldr	r1, [r3, #16]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	7f1b      	ldrb	r3, [r3, #28]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d102      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x124>
 80027be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027c2:	e000      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x126>
 80027c4:	2300      	movs	r3, #0
 80027c6:	461a      	mov	r2, r3
 80027c8:	f7ff fc82 	bl	80020d0 <LL_ADC_SetOffsetSaturation>
 80027cc:	e11d      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2100      	movs	r1, #0
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff fc37 	bl	8002048 <LL_ADC_GetOffsetChannel>
 80027da:	4603      	mov	r3, r0
 80027dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10a      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x15a>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2100      	movs	r1, #0
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff fc2c 	bl	8002048 <LL_ADC_GetOffsetChannel>
 80027f0:	4603      	mov	r3, r0
 80027f2:	0e9b      	lsrs	r3, r3, #26
 80027f4:	f003 021f 	and.w	r2, r3, #31
 80027f8:	e012      	b.n	8002820 <HAL_ADC_ConfigChannel+0x180>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2100      	movs	r1, #0
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff fc21 	bl	8002048 <LL_ADC_GetOffsetChannel>
 8002806:	4603      	mov	r3, r0
 8002808:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002810:	fa93 f3a3 	rbit	r3, r3
 8002814:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002816:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002818:	fab3 f383 	clz	r3, r3
 800281c:	b2db      	uxtb	r3, r3
 800281e:	461a      	mov	r2, r3
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002828:	2b00      	cmp	r3, #0
 800282a:	d105      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x198>
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	0e9b      	lsrs	r3, r3, #26
 8002832:	f003 031f 	and.w	r3, r3, #31
 8002836:	e00a      	b.n	800284e <HAL_ADC_ConfigChannel+0x1ae>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002840:	fa93 f3a3 	rbit	r3, r3
 8002844:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8002846:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002848:	fab3 f383 	clz	r3, r3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	429a      	cmp	r2, r3
 8002850:	d106      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2200      	movs	r2, #0
 8002858:	2100      	movs	r1, #0
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff fc08 	bl	8002070 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2101      	movs	r1, #1
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fbee 	bl	8002048 <LL_ADC_GetOffsetChannel>
 800286c:	4603      	mov	r3, r0
 800286e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10a      	bne.n	800288c <HAL_ADC_ConfigChannel+0x1ec>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2101      	movs	r1, #1
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fbe3 	bl	8002048 <LL_ADC_GetOffsetChannel>
 8002882:	4603      	mov	r3, r0
 8002884:	0e9b      	lsrs	r3, r3, #26
 8002886:	f003 021f 	and.w	r2, r3, #31
 800288a:	e010      	b.n	80028ae <HAL_ADC_ConfigChannel+0x20e>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2101      	movs	r1, #1
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fbd8 	bl	8002048 <LL_ADC_GetOffsetChannel>
 8002898:	4603      	mov	r3, r0
 800289a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800289e:	fa93 f3a3 	rbit	r3, r3
 80028a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80028a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028a6:	fab3 f383 	clz	r3, r3
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	461a      	mov	r2, r3
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d105      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x226>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	0e9b      	lsrs	r3, r3, #26
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	e00a      	b.n	80028dc <HAL_ADC_ConfigChannel+0x23c>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80028d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028d6:	fab3 f383 	clz	r3, r3
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	429a      	cmp	r2, r3
 80028de:	d106      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2200      	movs	r2, #0
 80028e6:	2101      	movs	r1, #1
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff fbc1 	bl	8002070 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2102      	movs	r1, #2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fba7 	bl	8002048 <LL_ADC_GetOffsetChannel>
 80028fa:	4603      	mov	r3, r0
 80028fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10a      	bne.n	800291a <HAL_ADC_ConfigChannel+0x27a>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2102      	movs	r1, #2
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fb9c 	bl	8002048 <LL_ADC_GetOffsetChannel>
 8002910:	4603      	mov	r3, r0
 8002912:	0e9b      	lsrs	r3, r3, #26
 8002914:	f003 021f 	and.w	r2, r3, #31
 8002918:	e010      	b.n	800293c <HAL_ADC_ConfigChannel+0x29c>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2102      	movs	r1, #2
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff fb91 	bl	8002048 <LL_ADC_GetOffsetChannel>
 8002926:	4603      	mov	r3, r0
 8002928:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800292c:	fa93 f3a3 	rbit	r3, r3
 8002930:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8002932:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002934:	fab3 f383 	clz	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	461a      	mov	r2, r3
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002944:	2b00      	cmp	r3, #0
 8002946:	d105      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x2b4>
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	0e9b      	lsrs	r3, r3, #26
 800294e:	f003 031f 	and.w	r3, r3, #31
 8002952:	e00a      	b.n	800296a <HAL_ADC_ConfigChannel+0x2ca>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800295c:	fa93 f3a3 	rbit	r3, r3
 8002960:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	b2db      	uxtb	r3, r3
 800296a:	429a      	cmp	r2, r3
 800296c:	d106      	bne.n	800297c <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2200      	movs	r2, #0
 8002974:	2102      	movs	r1, #2
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff fb7a 	bl	8002070 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2103      	movs	r1, #3
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fb60 	bl	8002048 <LL_ADC_GetOffsetChannel>
 8002988:	4603      	mov	r3, r0
 800298a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10a      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x308>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2103      	movs	r1, #3
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff fb55 	bl	8002048 <LL_ADC_GetOffsetChannel>
 800299e:	4603      	mov	r3, r0
 80029a0:	0e9b      	lsrs	r3, r3, #26
 80029a2:	f003 021f 	and.w	r2, r3, #31
 80029a6:	e010      	b.n	80029ca <HAL_ADC_ConfigChannel+0x32a>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2103      	movs	r1, #3
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fb4a 	bl	8002048 <LL_ADC_GetOffsetChannel>
 80029b4:	4603      	mov	r3, r0
 80029b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029ba:	fa93 f3a3 	rbit	r3, r3
 80029be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80029c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	461a      	mov	r2, r3
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d105      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x342>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	0e9b      	lsrs	r3, r3, #26
 80029dc:	f003 031f 	and.w	r3, r3, #31
 80029e0:	e00a      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x358>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80029f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d106      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2103      	movs	r1, #3
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff fb33 	bl	8002070 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fc4c 	bl	80022ac <LL_ADC_IsEnabled>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f040 810c 	bne.w	8002c34 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6818      	ldr	r0, [r3, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	6819      	ldr	r1, [r3, #0]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	f7ff fbcd 	bl	80021c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	4aaf      	ldr	r2, [pc, #700]	; (8002cf0 <HAL_ADC_ConfigChannel+0x650>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	f040 80fd 	bne.w	8002c34 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10b      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x3c2>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	0e9b      	lsrs	r3, r3, #26
 8002a50:	3301      	adds	r3, #1
 8002a52:	f003 031f 	and.w	r3, r3, #31
 8002a56:	2b09      	cmp	r3, #9
 8002a58:	bf94      	ite	ls
 8002a5a:	2301      	movls	r3, #1
 8002a5c:	2300      	movhi	r3, #0
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	e012      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x3e8>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a6a:	fa93 f3a3 	rbit	r3, r3
 8002a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a72:	fab3 f383 	clz	r3, r3
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	3301      	adds	r3, #1
 8002a7a:	f003 031f 	and.w	r3, r3, #31
 8002a7e:	2b09      	cmp	r3, #9
 8002a80:	bf94      	ite	ls
 8002a82:	2301      	movls	r3, #1
 8002a84:	2300      	movhi	r3, #0
 8002a86:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d064      	beq.n	8002b56 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d107      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x408>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	0e9b      	lsrs	r3, r3, #26
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	069b      	lsls	r3, r3, #26
 8002aa2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002aa6:	e00e      	b.n	8002ac6 <HAL_ADC_ConfigChannel+0x426>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab0:	fa93 f3a3 	rbit	r3, r3
 8002ab4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	069b      	lsls	r3, r3, #26
 8002ac2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d109      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x446>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	0e9b      	lsrs	r3, r3, #26
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f003 031f 	and.w	r3, r3, #31
 8002ade:	2101      	movs	r1, #1
 8002ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae4:	e010      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x468>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aee:	fa93 f3a3 	rbit	r3, r3
 8002af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af6:	fab3 f383 	clz	r3, r3
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	3301      	adds	r3, #1
 8002afe:	f003 031f 	and.w	r3, r3, #31
 8002b02:	2101      	movs	r1, #1
 8002b04:	fa01 f303 	lsl.w	r3, r1, r3
 8002b08:	ea42 0103 	orr.w	r1, r2, r3
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10a      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x48e>
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	0e9b      	lsrs	r3, r3, #26
 8002b1e:	3301      	adds	r3, #1
 8002b20:	f003 021f 	and.w	r2, r3, #31
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	051b      	lsls	r3, r3, #20
 8002b2c:	e011      	b.n	8002b52 <HAL_ADC_ConfigChannel+0x4b2>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3e:	fab3 f383 	clz	r3, r3
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	3301      	adds	r3, #1
 8002b46:	f003 021f 	and.w	r2, r3, #31
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b52:	430b      	orrs	r3, r1
 8002b54:	e069      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d107      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x4d2>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	0e9b      	lsrs	r3, r3, #26
 8002b68:	3301      	adds	r3, #1
 8002b6a:	069b      	lsls	r3, r3, #26
 8002b6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b70:	e00e      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x4f0>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	fa93 f3a3 	rbit	r3, r3
 8002b7e:	61fb      	str	r3, [r7, #28]
  return result;
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	3301      	adds	r3, #1
 8002b8a:	069b      	lsls	r3, r3, #26
 8002b8c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d109      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x510>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	0e9b      	lsrs	r3, r3, #26
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	2101      	movs	r1, #1
 8002baa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bae:	e010      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x532>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	fa93 f3a3 	rbit	r3, r3
 8002bbc:	617b      	str	r3, [r7, #20]
  return result;
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	fab3 f383 	clz	r3, r3
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	2101      	movs	r1, #1
 8002bce:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd2:	ea42 0103 	orr.w	r1, r2, r3
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10d      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x55e>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	0e9b      	lsrs	r3, r3, #26
 8002be8:	3301      	adds	r3, #1
 8002bea:	f003 021f 	and.w	r2, r3, #31
 8002bee:	4613      	mov	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3b1e      	subs	r3, #30
 8002bf6:	051b      	lsls	r3, r3, #20
 8002bf8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bfc:	e014      	b.n	8002c28 <HAL_ADC_ConfigChannel+0x588>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	fa93 f3a3 	rbit	r3, r3
 8002c0a:	60fb      	str	r3, [r7, #12]
  return result;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	f003 021f 	and.w	r2, r3, #31
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4413      	add	r3, r2
 8002c20:	3b1e      	subs	r3, #30
 8002c22:	051b      	lsls	r3, r3, #20
 8002c24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	6892      	ldr	r2, [r2, #8]
 8002c2e:	4619      	mov	r1, r3
 8002c30:	f7ff faa2 	bl	8002178 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4b2e      	ldr	r3, [pc, #184]	; (8002cf4 <HAL_ADC_ConfigChannel+0x654>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 80c9 	beq.w	8002dd4 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c4a:	d004      	beq.n	8002c56 <HAL_ADC_ConfigChannel+0x5b6>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a29      	ldr	r2, [pc, #164]	; (8002cf8 <HAL_ADC_ConfigChannel+0x658>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d101      	bne.n	8002c5a <HAL_ADC_ConfigChannel+0x5ba>
 8002c56:	4b29      	ldr	r3, [pc, #164]	; (8002cfc <HAL_ADC_ConfigChannel+0x65c>)
 8002c58:	e000      	b.n	8002c5c <HAL_ADC_ConfigChannel+0x5bc>
 8002c5a:	4b29      	ldr	r3, [pc, #164]	; (8002d00 <HAL_ADC_ConfigChannel+0x660>)
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff f9c3 	bl	8001fe8 <LL_ADC_GetCommonPathInternalCh>
 8002c62:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a26      	ldr	r2, [pc, #152]	; (8002d04 <HAL_ADC_ConfigChannel+0x664>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d004      	beq.n	8002c7a <HAL_ADC_ConfigChannel+0x5da>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a24      	ldr	r2, [pc, #144]	; (8002d08 <HAL_ADC_ConfigChannel+0x668>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d14e      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d148      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c8e:	d005      	beq.n	8002c9c <HAL_ADC_ConfigChannel+0x5fc>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1d      	ldr	r2, [pc, #116]	; (8002d0c <HAL_ADC_ConfigChannel+0x66c>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	f040 8099 	bne.w	8002dce <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ca4:	d004      	beq.n	8002cb0 <HAL_ADC_ConfigChannel+0x610>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a13      	ldr	r2, [pc, #76]	; (8002cf8 <HAL_ADC_ConfigChannel+0x658>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x614>
 8002cb0:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <HAL_ADC_ConfigChannel+0x65c>)
 8002cb2:	e000      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x616>
 8002cb4:	4a12      	ldr	r2, [pc, #72]	; (8002d00 <HAL_ADC_ConfigChannel+0x660>)
 8002cb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	f7ff f97e 	bl	8001fc2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002cc6:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_ADC_ConfigChannel+0x670>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	099b      	lsrs	r3, r3, #6
 8002ccc:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <HAL_ADC_ConfigChannel+0x674>)
 8002cce:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd2:	099a      	lsrs	r2, r3, #6
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002cde:	e002      	b.n	8002ce6 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f9      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cec:	e06f      	b.n	8002dce <HAL_ADC_ConfigChannel+0x72e>
 8002cee:	bf00      	nop
 8002cf0:	407f0000 	.word	0x407f0000
 8002cf4:	80080000 	.word	0x80080000
 8002cf8:	50000100 	.word	0x50000100
 8002cfc:	50000300 	.word	0x50000300
 8002d00:	50000700 	.word	0x50000700
 8002d04:	c3210000 	.word	0xc3210000
 8002d08:	90c00010 	.word	0x90c00010
 8002d0c:	50000600 	.word	0x50000600
 8002d10:	200003c4 	.word	0x200003c4
 8002d14:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a32      	ldr	r2, [pc, #200]	; (8002de8 <HAL_ADC_ConfigChannel+0x748>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d125      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x6ce>
 8002d22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d11f      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a2e      	ldr	r2, [pc, #184]	; (8002dec <HAL_ADC_ConfigChannel+0x74c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d104      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x6a2>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a2c      	ldr	r2, [pc, #176]	; (8002df0 <HAL_ADC_ConfigChannel+0x750>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d047      	beq.n	8002dd2 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d4a:	d004      	beq.n	8002d56 <HAL_ADC_ConfigChannel+0x6b6>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a26      	ldr	r2, [pc, #152]	; (8002dec <HAL_ADC_ConfigChannel+0x74c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d101      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x6ba>
 8002d56:	4a27      	ldr	r2, [pc, #156]	; (8002df4 <HAL_ADC_ConfigChannel+0x754>)
 8002d58:	e000      	b.n	8002d5c <HAL_ADC_ConfigChannel+0x6bc>
 8002d5a:	4a27      	ldr	r2, [pc, #156]	; (8002df8 <HAL_ADC_ConfigChannel+0x758>)
 8002d5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d64:	4619      	mov	r1, r3
 8002d66:	4610      	mov	r0, r2
 8002d68:	f7ff f92b 	bl	8001fc2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d6c:	e031      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a22      	ldr	r2, [pc, #136]	; (8002dfc <HAL_ADC_ConfigChannel+0x75c>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d12d      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d127      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a18      	ldr	r2, [pc, #96]	; (8002dec <HAL_ADC_ConfigChannel+0x74c>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d022      	beq.n	8002dd4 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d96:	d004      	beq.n	8002da2 <HAL_ADC_ConfigChannel+0x702>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a13      	ldr	r2, [pc, #76]	; (8002dec <HAL_ADC_ConfigChannel+0x74c>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d101      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x706>
 8002da2:	4a14      	ldr	r2, [pc, #80]	; (8002df4 <HAL_ADC_ConfigChannel+0x754>)
 8002da4:	e000      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x708>
 8002da6:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <HAL_ADC_ConfigChannel+0x758>)
 8002da8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002db0:	4619      	mov	r1, r3
 8002db2:	4610      	mov	r0, r2
 8002db4:	f7ff f905 	bl	8001fc2 <LL_ADC_SetCommonPathInternalCh>
 8002db8:	e00c      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dbe:	f043 0220 	orr.w	r2, r3, #32
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002dcc:	e002      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dce:	bf00      	nop
 8002dd0:	e000      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dd2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ddc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3798      	adds	r7, #152	; 0x98
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	c7520000 	.word	0xc7520000
 8002dec:	50000100 	.word	0x50000100
 8002df0:	50000500 	.word	0x50000500
 8002df4:	50000300 	.word	0x50000300
 8002df8:	50000700 	.word	0x50000700
 8002dfc:	cb840000 	.word	0xcb840000

08002e00 <LL_ADC_IsEnabled>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <LL_ADC_IsEnabled+0x18>
 8002e14:	2301      	movs	r3, #1
 8002e16:	e000      	b.n	8002e1a <LL_ADC_IsEnabled+0x1a>
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <LL_ADC_REG_IsConversionOngoing>:
{
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d101      	bne.n	8002e3e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e000      	b.n	8002e40 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002e4c:	b590      	push	{r4, r7, lr}
 8002e4e:	b0a1      	sub	sp, #132	; 0x84
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d101      	bne.n	8002e6a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e66:	2302      	movs	r3, #2
 8002e68:	e0e3      	b.n	8003032 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e7a:	d102      	bne.n	8002e82 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002e7c:	4b6f      	ldr	r3, [pc, #444]	; (800303c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	e009      	b.n	8002e96 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a6e      	ldr	r2, [pc, #440]	; (8003040 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d102      	bne.n	8002e92 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8002e8c:	4b6d      	ldr	r3, [pc, #436]	; (8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e8e:	60bb      	str	r3, [r7, #8]
 8002e90:	e001      	b.n	8002e96 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8002e92:	2300      	movs	r3, #0
 8002e94:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10b      	bne.n	8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea0:	f043 0220 	orr.w	r2, r3, #32
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e0be      	b.n	8003032 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff ffb5 	bl	8002e26 <LL_ADC_REG_IsConversionOngoing>
 8002ebc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff ffaf 	bl	8002e26 <LL_ADC_REG_IsConversionOngoing>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f040 80a0 	bne.w	8003010 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002ed0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f040 809c 	bne.w	8003010 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ee0:	d004      	beq.n	8002eec <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a55      	ldr	r2, [pc, #340]	; (800303c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d101      	bne.n	8002ef0 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8002eec:	4b56      	ldr	r3, [pc, #344]	; (8003048 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002eee:	e000      	b.n	8002ef2 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8002ef0:	4b56      	ldr	r3, [pc, #344]	; (800304c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002ef2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d04b      	beq.n	8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002efc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	6859      	ldr	r1, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f0e:	035b      	lsls	r3, r3, #13
 8002f10:	430b      	orrs	r3, r1
 8002f12:	431a      	orrs	r2, r3
 8002f14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f16:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f20:	d004      	beq.n	8002f2c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a45      	ldr	r2, [pc, #276]	; (800303c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d10f      	bne.n	8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8002f2c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002f30:	f7ff ff66 	bl	8002e00 <LL_ADC_IsEnabled>
 8002f34:	4604      	mov	r4, r0
 8002f36:	4841      	ldr	r0, [pc, #260]	; (800303c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002f38:	f7ff ff62 	bl	8002e00 <LL_ADC_IsEnabled>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4323      	orrs	r3, r4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	e012      	b.n	8002f72 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f4c:	483c      	ldr	r0, [pc, #240]	; (8003040 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8002f4e:	f7ff ff57 	bl	8002e00 <LL_ADC_IsEnabled>
 8002f52:	4604      	mov	r4, r0
 8002f54:	483b      	ldr	r0, [pc, #236]	; (8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f56:	f7ff ff53 	bl	8002e00 <LL_ADC_IsEnabled>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	431c      	orrs	r4, r3
 8002f5e:	483c      	ldr	r0, [pc, #240]	; (8003050 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002f60:	f7ff ff4e 	bl	8002e00 <LL_ADC_IsEnabled>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4323      	orrs	r3, r4
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d056      	beq.n	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f7e:	f023 030f 	bic.w	r3, r3, #15
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	6811      	ldr	r1, [r2, #0]
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	6892      	ldr	r2, [r2, #8]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f90:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f92:	e047      	b.n	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f9e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fa8:	d004      	beq.n	8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a23      	ldr	r2, [pc, #140]	; (800303c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d10f      	bne.n	8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002fb4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002fb8:	f7ff ff22 	bl	8002e00 <LL_ADC_IsEnabled>
 8002fbc:	4604      	mov	r4, r0
 8002fbe:	481f      	ldr	r0, [pc, #124]	; (800303c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002fc0:	f7ff ff1e 	bl	8002e00 <LL_ADC_IsEnabled>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4323      	orrs	r3, r4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	bf0c      	ite	eq
 8002fcc:	2301      	moveq	r3, #1
 8002fce:	2300      	movne	r3, #0
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	e012      	b.n	8002ffa <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8002fd4:	481a      	ldr	r0, [pc, #104]	; (8003040 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8002fd6:	f7ff ff13 	bl	8002e00 <LL_ADC_IsEnabled>
 8002fda:	4604      	mov	r4, r0
 8002fdc:	4819      	ldr	r0, [pc, #100]	; (8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002fde:	f7ff ff0f 	bl	8002e00 <LL_ADC_IsEnabled>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	431c      	orrs	r4, r3
 8002fe6:	481a      	ldr	r0, [pc, #104]	; (8003050 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002fe8:	f7ff ff0a 	bl	8002e00 <LL_ADC_IsEnabled>
 8002fec:	4603      	mov	r3, r0
 8002fee:	4323      	orrs	r3, r4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d012      	beq.n	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002ffe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003006:	f023 030f 	bic.w	r3, r3, #15
 800300a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800300c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800300e:	e009      	b.n	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003014:	f043 0220 	orr.w	r2, r3, #32
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003022:	e000      	b.n	8003026 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003024:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800302e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003032:	4618      	mov	r0, r3
 8003034:	3784      	adds	r7, #132	; 0x84
 8003036:	46bd      	mov	sp, r7
 8003038:	bd90      	pop	{r4, r7, pc}
 800303a:	bf00      	nop
 800303c:	50000100 	.word	0x50000100
 8003040:	50000400 	.word	0x50000400
 8003044:	50000500 	.word	0x50000500
 8003048:	50000300 	.word	0x50000300
 800304c:	50000700 	.word	0x50000700
 8003050:	50000600 	.word	0x50000600

08003054 <LL_EXTI_EnableIT_0_31>:
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800305c:	4b05      	ldr	r3, [pc, #20]	; (8003074 <LL_EXTI_EnableIT_0_31+0x20>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4904      	ldr	r1, [pc, #16]	; (8003074 <LL_EXTI_EnableIT_0_31+0x20>)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4313      	orrs	r3, r2
 8003066:	600b      	str	r3, [r1, #0]
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	40010400 	.word	0x40010400

08003078 <LL_EXTI_EnableIT_32_63>:
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003080:	4b05      	ldr	r3, [pc, #20]	; (8003098 <LL_EXTI_EnableIT_32_63+0x20>)
 8003082:	6a1a      	ldr	r2, [r3, #32]
 8003084:	4904      	ldr	r1, [pc, #16]	; (8003098 <LL_EXTI_EnableIT_32_63+0x20>)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4313      	orrs	r3, r2
 800308a:	620b      	str	r3, [r1, #32]
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	40010400 	.word	0x40010400

0800309c <LL_EXTI_DisableIT_0_31>:
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80030a4:	4b06      	ldr	r3, [pc, #24]	; (80030c0 <LL_EXTI_DisableIT_0_31+0x24>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	43db      	mvns	r3, r3
 80030ac:	4904      	ldr	r1, [pc, #16]	; (80030c0 <LL_EXTI_DisableIT_0_31+0x24>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	600b      	str	r3, [r1, #0]
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40010400 	.word	0x40010400

080030c4 <LL_EXTI_DisableIT_32_63>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80030cc:	4b06      	ldr	r3, [pc, #24]	; (80030e8 <LL_EXTI_DisableIT_32_63+0x24>)
 80030ce:	6a1a      	ldr	r2, [r3, #32]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	4904      	ldr	r1, [pc, #16]	; (80030e8 <LL_EXTI_DisableIT_32_63+0x24>)
 80030d6:	4013      	ands	r3, r2
 80030d8:	620b      	str	r3, [r1, #32]
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	40010400 	.word	0x40010400

080030ec <LL_EXTI_EnableEvent_0_31>:
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80030f4:	4b05      	ldr	r3, [pc, #20]	; (800310c <LL_EXTI_EnableEvent_0_31+0x20>)
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	4904      	ldr	r1, [pc, #16]	; (800310c <LL_EXTI_EnableEvent_0_31+0x20>)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	604b      	str	r3, [r1, #4]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	40010400 	.word	0x40010400

08003110 <LL_EXTI_EnableEvent_32_63>:
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003118:	4b05      	ldr	r3, [pc, #20]	; (8003130 <LL_EXTI_EnableEvent_32_63+0x20>)
 800311a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800311c:	4904      	ldr	r1, [pc, #16]	; (8003130 <LL_EXTI_EnableEvent_32_63+0x20>)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4313      	orrs	r3, r2
 8003122:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	40010400 	.word	0x40010400

08003134 <LL_EXTI_DisableEvent_0_31>:
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800313c:	4b06      	ldr	r3, [pc, #24]	; (8003158 <LL_EXTI_DisableEvent_0_31+0x24>)
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	43db      	mvns	r3, r3
 8003144:	4904      	ldr	r1, [pc, #16]	; (8003158 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003146:	4013      	ands	r3, r2
 8003148:	604b      	str	r3, [r1, #4]
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40010400 	.word	0x40010400

0800315c <LL_EXTI_DisableEvent_32_63>:
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003166:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	43db      	mvns	r3, r3
 800316c:	4904      	ldr	r1, [pc, #16]	; (8003180 <LL_EXTI_DisableEvent_32_63+0x24>)
 800316e:	4013      	ands	r3, r2
 8003170:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40010400 	.word	0x40010400

08003184 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800318c:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	4904      	ldr	r1, [pc, #16]	; (80031a4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4313      	orrs	r3, r2
 8003196:	608b      	str	r3, [r1, #8]
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	40010400 	.word	0x40010400

080031a8 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80031b0:	4b05      	ldr	r3, [pc, #20]	; (80031c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80031b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b4:	4904      	ldr	r1, [pc, #16]	; (80031c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	628b      	str	r3, [r1, #40]	; 0x28
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	40010400 	.word	0x40010400

080031cc <LL_EXTI_DisableRisingTrig_0_31>:
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80031d4:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	43db      	mvns	r3, r3
 80031dc:	4904      	ldr	r1, [pc, #16]	; (80031f0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80031de:	4013      	ands	r3, r2
 80031e0:	608b      	str	r3, [r1, #8]
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40010400 	.word	0x40010400

080031f4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80031fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	43db      	mvns	r3, r3
 8003204:	4904      	ldr	r1, [pc, #16]	; (8003218 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003206:	4013      	ands	r3, r2
 8003208:	628b      	str	r3, [r1, #40]	; 0x28
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40010400 	.word	0x40010400

0800321c <LL_EXTI_EnableFallingTrig_0_31>:
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003224:	4b05      	ldr	r3, [pc, #20]	; (800323c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	4904      	ldr	r1, [pc, #16]	; (800323c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4313      	orrs	r3, r2
 800322e:	60cb      	str	r3, [r1, #12]
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	40010400 	.word	0x40010400

08003240 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003248:	4b05      	ldr	r3, [pc, #20]	; (8003260 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800324a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800324c:	4904      	ldr	r1, [pc, #16]	; (8003260 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4313      	orrs	r3, r2
 8003252:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	40010400 	.word	0x40010400

08003264 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800326c:	4b06      	ldr	r3, [pc, #24]	; (8003288 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	43db      	mvns	r3, r3
 8003274:	4904      	ldr	r1, [pc, #16]	; (8003288 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003276:	4013      	ands	r3, r2
 8003278:	60cb      	str	r3, [r1, #12]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40010400 	.word	0x40010400

0800328c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003294:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	43db      	mvns	r3, r3
 800329c:	4904      	ldr	r1, [pc, #16]	; (80032b0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800329e:	4013      	ands	r3, r2
 80032a0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40010400 	.word	0x40010400

080032b4 <LL_EXTI_ClearFlag_0_31>:
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80032bc:	4a04      	ldr	r2, [pc, #16]	; (80032d0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6153      	str	r3, [r2, #20]
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	40010400 	.word	0x40010400

080032d4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80032dc:	4a04      	ldr	r2, [pc, #16]	; (80032f0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6353      	str	r3, [r2, #52]	; 0x34
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40010400 	.word	0x40010400

080032f4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80032fc:	2300      	movs	r3, #0
 80032fe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003300:	2300      	movs	r3, #0
 8003302:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d102      	bne.n	8003310 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	77fb      	strb	r3, [r7, #31]
 800330e:	e180      	b.n	8003612 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800331a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800331e:	d102      	bne.n	8003326 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	77fb      	strb	r3, [r7, #31]
 8003324:	e175      	b.n	8003612 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	7f5b      	ldrb	r3, [r3, #29]
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b00      	cmp	r3, #0
 800332e:	d108      	bne.n	8003342 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f7fd f8e5 	bl	800050c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800334c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8003368:	4313      	orrs	r3, r2
 800336a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	4b98      	ldr	r3, [pc, #608]	; (80035d4 <HAL_COMP_Init+0x2e0>)
 8003374:	4013      	ands	r3, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6812      	ldr	r2, [r2, #0]
 800337a:	6979      	ldr	r1, [r7, #20]
 800337c:	430b      	orrs	r3, r1
 800337e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d015      	beq.n	80033ba <HAL_COMP_Init+0xc6>
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d112      	bne.n	80033ba <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003394:	4b90      	ldr	r3, [pc, #576]	; (80035d8 <HAL_COMP_Init+0x2e4>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	099b      	lsrs	r3, r3, #6
 800339a:	4a90      	ldr	r2, [pc, #576]	; (80035dc <HAL_COMP_Init+0x2e8>)
 800339c:	fba2 2303 	umull	r2, r3, r2, r3
 80033a0:	099a      	lsrs	r2, r3, #6
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80033ac:	e002      	b.n	80033b4 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f9      	bne.n	80033ae <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a88      	ldr	r2, [pc, #544]	; (80035e0 <HAL_COMP_Init+0x2ec>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d028      	beq.n	8003416 <HAL_COMP_Init+0x122>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a86      	ldr	r2, [pc, #536]	; (80035e4 <HAL_COMP_Init+0x2f0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d020      	beq.n	8003410 <HAL_COMP_Init+0x11c>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a85      	ldr	r2, [pc, #532]	; (80035e8 <HAL_COMP_Init+0x2f4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d018      	beq.n	800340a <HAL_COMP_Init+0x116>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a83      	ldr	r2, [pc, #524]	; (80035ec <HAL_COMP_Init+0x2f8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d010      	beq.n	8003404 <HAL_COMP_Init+0x110>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a82      	ldr	r2, [pc, #520]	; (80035f0 <HAL_COMP_Init+0x2fc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d008      	beq.n	80033fe <HAL_COMP_Init+0x10a>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a80      	ldr	r2, [pc, #512]	; (80035f4 <HAL_COMP_Init+0x300>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <HAL_COMP_Init+0x106>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e00f      	b.n	800341a <HAL_COMP_Init+0x126>
 80033fa:	2302      	movs	r3, #2
 80033fc:	e00d      	b.n	800341a <HAL_COMP_Init+0x126>
 80033fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003402:	e00a      	b.n	800341a <HAL_COMP_Init+0x126>
 8003404:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003408:	e007      	b.n	800341a <HAL_COMP_Init+0x126>
 800340a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800340e:	e004      	b.n	800341a <HAL_COMP_Init+0x126>
 8003410:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003414:	e001      	b.n	800341a <HAL_COMP_Init+0x126>
 8003416:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800341a:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	f003 0303 	and.w	r3, r3, #3
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 80b6 	beq.w	8003596 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	f003 0310 	and.w	r3, r3, #16
 8003432:	2b00      	cmp	r3, #0
 8003434:	d011      	beq.n	800345a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a6e      	ldr	r2, [pc, #440]	; (80035f4 <HAL_COMP_Init+0x300>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d004      	beq.n	800344a <HAL_COMP_Init+0x156>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a6c      	ldr	r2, [pc, #432]	; (80035f8 <HAL_COMP_Init+0x304>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d103      	bne.n	8003452 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800344a:	6938      	ldr	r0, [r7, #16]
 800344c:	f7ff feac 	bl	80031a8 <LL_EXTI_EnableRisingTrig_32_63>
 8003450:	e014      	b.n	800347c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003452:	6938      	ldr	r0, [r7, #16]
 8003454:	f7ff fe96 	bl	8003184 <LL_EXTI_EnableRisingTrig_0_31>
 8003458:	e010      	b.n	800347c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a65      	ldr	r2, [pc, #404]	; (80035f4 <HAL_COMP_Init+0x300>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d004      	beq.n	800346e <HAL_COMP_Init+0x17a>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a63      	ldr	r2, [pc, #396]	; (80035f8 <HAL_COMP_Init+0x304>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d103      	bne.n	8003476 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800346e:	6938      	ldr	r0, [r7, #16]
 8003470:	f7ff fec0 	bl	80031f4 <LL_EXTI_DisableRisingTrig_32_63>
 8003474:	e002      	b.n	800347c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003476:	6938      	ldr	r0, [r7, #16]
 8003478:	f7ff fea8 	bl	80031cc <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d011      	beq.n	80034ac <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a59      	ldr	r2, [pc, #356]	; (80035f4 <HAL_COMP_Init+0x300>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d004      	beq.n	800349c <HAL_COMP_Init+0x1a8>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a58      	ldr	r2, [pc, #352]	; (80035f8 <HAL_COMP_Init+0x304>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d103      	bne.n	80034a4 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800349c:	6938      	ldr	r0, [r7, #16]
 800349e:	f7ff fecf 	bl	8003240 <LL_EXTI_EnableFallingTrig_32_63>
 80034a2:	e014      	b.n	80034ce <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80034a4:	6938      	ldr	r0, [r7, #16]
 80034a6:	f7ff feb9 	bl	800321c <LL_EXTI_EnableFallingTrig_0_31>
 80034aa:	e010      	b.n	80034ce <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a50      	ldr	r2, [pc, #320]	; (80035f4 <HAL_COMP_Init+0x300>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d004      	beq.n	80034c0 <HAL_COMP_Init+0x1cc>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a4f      	ldr	r2, [pc, #316]	; (80035f8 <HAL_COMP_Init+0x304>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d103      	bne.n	80034c8 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80034c0:	6938      	ldr	r0, [r7, #16]
 80034c2:	f7ff fee3 	bl	800328c <LL_EXTI_DisableFallingTrig_32_63>
 80034c6:	e002      	b.n	80034ce <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80034c8:	6938      	ldr	r0, [r7, #16]
 80034ca:	f7ff fecb 	bl	8003264 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a48      	ldr	r2, [pc, #288]	; (80035f4 <HAL_COMP_Init+0x300>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d004      	beq.n	80034e2 <HAL_COMP_Init+0x1ee>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a46      	ldr	r2, [pc, #280]	; (80035f8 <HAL_COMP_Init+0x304>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d103      	bne.n	80034ea <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80034e2:	6938      	ldr	r0, [r7, #16]
 80034e4:	f7ff fef6 	bl	80032d4 <LL_EXTI_ClearFlag_32_63>
 80034e8:	e002      	b.n	80034f0 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80034ea:	6938      	ldr	r0, [r7, #16]
 80034ec:	f7ff fee2 	bl	80032b4 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d011      	beq.n	8003520 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a3c      	ldr	r2, [pc, #240]	; (80035f4 <HAL_COMP_Init+0x300>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <HAL_COMP_Init+0x21c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a3b      	ldr	r2, [pc, #236]	; (80035f8 <HAL_COMP_Init+0x304>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8003510:	6938      	ldr	r0, [r7, #16]
 8003512:	f7ff fdfd 	bl	8003110 <LL_EXTI_EnableEvent_32_63>
 8003516:	e014      	b.n	8003542 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8003518:	6938      	ldr	r0, [r7, #16]
 800351a:	f7ff fde7 	bl	80030ec <LL_EXTI_EnableEvent_0_31>
 800351e:	e010      	b.n	8003542 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a33      	ldr	r2, [pc, #204]	; (80035f4 <HAL_COMP_Init+0x300>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d004      	beq.n	8003534 <HAL_COMP_Init+0x240>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a32      	ldr	r2, [pc, #200]	; (80035f8 <HAL_COMP_Init+0x304>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d103      	bne.n	800353c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8003534:	6938      	ldr	r0, [r7, #16]
 8003536:	f7ff fe11 	bl	800315c <LL_EXTI_DisableEvent_32_63>
 800353a:	e002      	b.n	8003542 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800353c:	6938      	ldr	r0, [r7, #16]
 800353e:	f7ff fdf9 	bl	8003134 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d011      	beq.n	8003572 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a28      	ldr	r2, [pc, #160]	; (80035f4 <HAL_COMP_Init+0x300>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_COMP_Init+0x26e>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a26      	ldr	r2, [pc, #152]	; (80035f8 <HAL_COMP_Init+0x304>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d103      	bne.n	800356a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8003562:	6938      	ldr	r0, [r7, #16]
 8003564:	f7ff fd88 	bl	8003078 <LL_EXTI_EnableIT_32_63>
 8003568:	e04b      	b.n	8003602 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800356a:	6938      	ldr	r0, [r7, #16]
 800356c:	f7ff fd72 	bl	8003054 <LL_EXTI_EnableIT_0_31>
 8003570:	e047      	b.n	8003602 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a1f      	ldr	r2, [pc, #124]	; (80035f4 <HAL_COMP_Init+0x300>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d004      	beq.n	8003586 <HAL_COMP_Init+0x292>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1d      	ldr	r2, [pc, #116]	; (80035f8 <HAL_COMP_Init+0x304>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d103      	bne.n	800358e <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8003586:	6938      	ldr	r0, [r7, #16]
 8003588:	f7ff fd9c 	bl	80030c4 <LL_EXTI_DisableIT_32_63>
 800358c:	e039      	b.n	8003602 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800358e:	6938      	ldr	r0, [r7, #16]
 8003590:	f7ff fd84 	bl	800309c <LL_EXTI_DisableIT_0_31>
 8003594:	e035      	b.n	8003602 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a16      	ldr	r2, [pc, #88]	; (80035f4 <HAL_COMP_Init+0x300>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d004      	beq.n	80035aa <HAL_COMP_Init+0x2b6>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a14      	ldr	r2, [pc, #80]	; (80035f8 <HAL_COMP_Init+0x304>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d103      	bne.n	80035b2 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80035aa:	6938      	ldr	r0, [r7, #16]
 80035ac:	f7ff fdd6 	bl	800315c <LL_EXTI_DisableEvent_32_63>
 80035b0:	e002      	b.n	80035b8 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80035b2:	6938      	ldr	r0, [r7, #16]
 80035b4:	f7ff fdbe 	bl	8003134 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a0d      	ldr	r2, [pc, #52]	; (80035f4 <HAL_COMP_Init+0x300>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d004      	beq.n	80035cc <HAL_COMP_Init+0x2d8>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a0c      	ldr	r2, [pc, #48]	; (80035f8 <HAL_COMP_Init+0x304>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d117      	bne.n	80035fc <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80035cc:	6938      	ldr	r0, [r7, #16]
 80035ce:	f7ff fd79 	bl	80030c4 <LL_EXTI_DisableIT_32_63>
 80035d2:	e016      	b.n	8003602 <HAL_COMP_Init+0x30e>
 80035d4:	ff007e0f 	.word	0xff007e0f
 80035d8:	200003c4 	.word	0x200003c4
 80035dc:	053e2d63 	.word	0x053e2d63
 80035e0:	40010200 	.word	0x40010200
 80035e4:	40010204 	.word	0x40010204
 80035e8:	40010208 	.word	0x40010208
 80035ec:	4001020c 	.word	0x4001020c
 80035f0:	40010210 	.word	0x40010210
 80035f4:	40010214 	.word	0x40010214
 80035f8:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80035fc:	6938      	ldr	r0, [r7, #16]
 80035fe:	f7ff fd4d 	bl	800309c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	7f5b      	ldrb	r3, [r3, #29]
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d102      	bne.n	8003612 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003612:	7ffb      	ldrb	r3, [r7, #31]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3720      	adds	r7, #32
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <__NVIC_SetPriorityGrouping>:
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f003 0307 	and.w	r3, r3, #7
 800362a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800362c:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003638:	4013      	ands	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800364c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800364e:	4a04      	ldr	r2, [pc, #16]	; (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	60d3      	str	r3, [r2, #12]
}
 8003654:	bf00      	nop
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000ed00 	.word	0xe000ed00

08003664 <__NVIC_GetPriorityGrouping>:
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003668:	4b04      	ldr	r3, [pc, #16]	; (800367c <__NVIC_GetPriorityGrouping+0x18>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	0a1b      	lsrs	r3, r3, #8
 800366e:	f003 0307 	and.w	r3, r3, #7
}
 8003672:	4618      	mov	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <__NVIC_EnableIRQ>:
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	2b00      	cmp	r3, #0
 8003690:	db0b      	blt.n	80036aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	f003 021f 	and.w	r2, r3, #31
 8003698:	4907      	ldr	r1, [pc, #28]	; (80036b8 <__NVIC_EnableIRQ+0x38>)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	2001      	movs	r0, #1
 80036a2:	fa00 f202 	lsl.w	r2, r0, r2
 80036a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	e000e100 	.word	0xe000e100

080036bc <__NVIC_SetPriority>:
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	6039      	str	r1, [r7, #0]
 80036c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	db0a      	blt.n	80036e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	490c      	ldr	r1, [pc, #48]	; (8003708 <__NVIC_SetPriority+0x4c>)
 80036d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036da:	0112      	lsls	r2, r2, #4
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	440b      	add	r3, r1
 80036e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80036e4:	e00a      	b.n	80036fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	4908      	ldr	r1, [pc, #32]	; (800370c <__NVIC_SetPriority+0x50>)
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	3b04      	subs	r3, #4
 80036f4:	0112      	lsls	r2, r2, #4
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	440b      	add	r3, r1
 80036fa:	761a      	strb	r2, [r3, #24]
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	e000e100 	.word	0xe000e100
 800370c:	e000ed00 	.word	0xe000ed00

08003710 <NVIC_EncodePriority>:
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	; 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f003 0307 	and.w	r3, r3, #7
 8003722:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f1c3 0307 	rsb	r3, r3, #7
 800372a:	2b04      	cmp	r3, #4
 800372c:	bf28      	it	cs
 800372e:	2304      	movcs	r3, #4
 8003730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3304      	adds	r3, #4
 8003736:	2b06      	cmp	r3, #6
 8003738:	d902      	bls.n	8003740 <NVIC_EncodePriority+0x30>
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	3b03      	subs	r3, #3
 800373e:	e000      	b.n	8003742 <NVIC_EncodePriority+0x32>
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43da      	mvns	r2, r3
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	401a      	ands	r2, r3
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003758:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	fa01 f303 	lsl.w	r3, r1, r3
 8003762:	43d9      	mvns	r1, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003768:	4313      	orrs	r3, r2
}
 800376a:	4618      	mov	r0, r3
 800376c:	3724      	adds	r7, #36	; 0x24
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
	...

08003778 <SysTick_Config>:
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3b01      	subs	r3, #1
 8003784:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003788:	d301      	bcc.n	800378e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800378a:	2301      	movs	r3, #1
 800378c:	e00f      	b.n	80037ae <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800378e:	4a0a      	ldr	r2, [pc, #40]	; (80037b8 <SysTick_Config+0x40>)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3b01      	subs	r3, #1
 8003794:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003796:	210f      	movs	r1, #15
 8003798:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800379c:	f7ff ff8e 	bl	80036bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037a0:	4b05      	ldr	r3, [pc, #20]	; (80037b8 <SysTick_Config+0x40>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037a6:	4b04      	ldr	r3, [pc, #16]	; (80037b8 <SysTick_Config+0x40>)
 80037a8:	2207      	movs	r2, #7
 80037aa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	e000e010 	.word	0xe000e010

080037bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff ff29 	bl	800361c <__NVIC_SetPriorityGrouping>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b086      	sub	sp, #24
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	4603      	mov	r3, r0
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	607a      	str	r2, [r7, #4]
 80037de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037e0:	f7ff ff40 	bl	8003664 <__NVIC_GetPriorityGrouping>
 80037e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	68b9      	ldr	r1, [r7, #8]
 80037ea:	6978      	ldr	r0, [r7, #20]
 80037ec:	f7ff ff90 	bl	8003710 <NVIC_EncodePriority>
 80037f0:	4602      	mov	r2, r0
 80037f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037f6:	4611      	mov	r1, r2
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff ff5f 	bl	80036bc <__NVIC_SetPriority>
}
 80037fe:	bf00      	nop
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b082      	sub	sp, #8
 800380a:	af00      	add	r7, sp, #0
 800380c:	4603      	mov	r3, r0
 800380e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff ff33 	bl	8003680 <__NVIC_EnableIRQ>
}
 800381a:	bf00      	nop
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003822:	b580      	push	{r7, lr}
 8003824:	b082      	sub	sp, #8
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff ffa4 	bl	8003778 <SysTick_Config>
 8003830:	4603      	mov	r3, r0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b082      	sub	sp, #8
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e014      	b.n	8003876 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	791b      	ldrb	r3, [r3, #4]
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d105      	bne.n	8003862 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7fc ff0b 	bl	8000678 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2202      	movs	r2, #2
 8003866:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3708      	adds	r7, #8
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b082      	sub	sp, #8
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
 8003886:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	795b      	ldrb	r3, [r3, #5]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d101      	bne.n	8003894 <HAL_DAC_Start+0x16>
 8003890:	2302      	movs	r3, #2
 8003892:	e043      	b.n	800391c <HAL_DAC_Start+0x9e>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2202      	movs	r2, #2
 800389e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2201      	movs	r2, #1
 80038ae:	409a      	lsls	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80038b8:	2001      	movs	r0, #1
 80038ba:	f7fe fb4d 	bl	8001f58 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10f      	bne.n	80038e4 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d11d      	bne.n	800390e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0201 	orr.w	r2, r2, #1
 80038e0:	605a      	str	r2, [r3, #4]
 80038e2:	e014      	b.n	800390e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	2102      	movs	r1, #2
 80038f6:	fa01 f303 	lsl.w	r3, r1, r3
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d107      	bne.n	800390e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f042 0202 	orr.w	r2, r2, #2
 800390c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
 8003930:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	795b      	ldrb	r3, [r3, #5]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d101      	bne.n	8003942 <HAL_DAC_Start_DMA+0x1e>
 800393e:	2302      	movs	r3, #2
 8003940:	e0a1      	b.n	8003a86 <HAL_DAC_Start_DMA+0x162>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2201      	movs	r2, #1
 8003946:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2202      	movs	r2, #2
 800394c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d12a      	bne.n	80039aa <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	4a4d      	ldr	r2, [pc, #308]	; (8003a90 <HAL_DAC_Start_DMA+0x16c>)
 800395a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	4a4c      	ldr	r2, [pc, #304]	; (8003a94 <HAL_DAC_Start_DMA+0x170>)
 8003962:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	4a4b      	ldr	r2, [pc, #300]	; (8003a98 <HAL_DAC_Start_DMA+0x174>)
 800396a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800397a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	2b04      	cmp	r3, #4
 8003980:	d009      	beq.n	8003996 <HAL_DAC_Start_DMA+0x72>
 8003982:	2b08      	cmp	r3, #8
 8003984:	d00c      	beq.n	80039a0 <HAL_DAC_Start_DMA+0x7c>
 8003986:	2b00      	cmp	r3, #0
 8003988:	d000      	beq.n	800398c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800398a:	e039      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	3308      	adds	r3, #8
 8003992:	613b      	str	r3, [r7, #16]
        break;
 8003994:	e034      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	330c      	adds	r3, #12
 800399c:	613b      	str	r3, [r7, #16]
        break;
 800399e:	e02f      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	3310      	adds	r3, #16
 80039a6:	613b      	str	r3, [r7, #16]
        break;
 80039a8:	e02a      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	4a3b      	ldr	r2, [pc, #236]	; (8003a9c <HAL_DAC_Start_DMA+0x178>)
 80039b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	4a3a      	ldr	r2, [pc, #232]	; (8003aa0 <HAL_DAC_Start_DMA+0x17c>)
 80039b8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	4a39      	ldr	r2, [pc, #228]	; (8003aa4 <HAL_DAC_Start_DMA+0x180>)
 80039c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80039d0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d009      	beq.n	80039ec <HAL_DAC_Start_DMA+0xc8>
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d00c      	beq.n	80039f6 <HAL_DAC_Start_DMA+0xd2>
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d000      	beq.n	80039e2 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80039e0:	e00e      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	3314      	adds	r3, #20
 80039e8:	613b      	str	r3, [r7, #16]
        break;
 80039ea:	e009      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3318      	adds	r3, #24
 80039f2:	613b      	str	r3, [r7, #16]
        break;
 80039f4:	e004      	b.n	8003a00 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	331c      	adds	r3, #28
 80039fc:	613b      	str	r3, [r7, #16]
        break;
 80039fe:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d111      	bne.n	8003a2a <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a14:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6898      	ldr	r0, [r3, #8]
 8003a1a:	6879      	ldr	r1, [r7, #4]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	f000 fb66 	bl	80040f0 <HAL_DMA_Start_IT>
 8003a24:	4603      	mov	r3, r0
 8003a26:	75fb      	strb	r3, [r7, #23]
 8003a28:	e010      	b.n	8003a4c <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003a38:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	68d8      	ldr	r0, [r3, #12]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	f000 fb54 	bl	80040f0 <HAL_DMA_Start_IT>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003a52:	7dfb      	ldrb	r3, [r7, #23]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10f      	bne.n	8003a78 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6819      	ldr	r1, [r3, #0]
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2201      	movs	r2, #1
 8003a66:	409a      	lsls	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8003a70:	2001      	movs	r0, #1
 8003a72:	f7fe fa71 	bl	8001f58 <HAL_Delay>
 8003a76:	e005      	b.n	8003a84 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	f043 0204 	orr.w	r2, r3, #4
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	08003e8d 	.word	0x08003e8d
 8003a94:	08003eaf 	.word	0x08003eaf
 8003a98:	08003ecb 	.word	0x08003ecb
 8003a9c:	08003f35 	.word	0x08003f35
 8003aa0:	08003f57 	.word	0x08003f57
 8003aa4:	08003f73 	.word	0x08003f73

08003aa8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
 8003ab4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d105      	bne.n	8003ad8 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003acc:	697a      	ldr	r2, [r7, #20]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	e004      	b.n	8003ae2 <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4413      	add	r3, r2
 8003ade:	3314      	adds	r3, #20
 8003ae0:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	371c      	adds	r7, #28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08a      	sub	sp, #40	; 0x28
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	795b      	ldrb	r3, [r3, #5]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <HAL_DAC_ConfigChannel+0x1c>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e194      	b.n	8003e7a <HAL_DAC_ConfigChannel+0x346>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2201      	movs	r2, #1
 8003b54:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2202      	movs	r2, #2
 8003b5a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2b04      	cmp	r3, #4
 8003b62:	d174      	bne.n	8003c4e <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d137      	bne.n	8003bda <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003b6a:	f7fe f9e9 	bl	8001f40 <HAL_GetTick>
 8003b6e:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b70:	e011      	b.n	8003b96 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003b72:	f7fe f9e5 	bl	8001f40 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d90a      	bls.n	8003b96 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	f043 0208 	orr.w	r2, r3, #8
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2203      	movs	r2, #3
 8003b90:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e171      	b.n	8003e7a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e6      	bne.n	8003b72 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8003ba4:	2001      	movs	r0, #1
 8003ba6:	f7fe f9d7 	bl	8001f58 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bb2:	641a      	str	r2, [r3, #64]	; 0x40
 8003bb4:	e01e      	b.n	8003bf4 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003bb6:	f7fe f9c3 	bl	8001f40 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d90a      	bls.n	8003bda <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	f043 0208 	orr.w	r2, r3, #8
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e14f      	b.n	8003e7a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	dbe8      	blt.n	8003bb6 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003be4:	2001      	movs	r0, #1
 8003be6:	f7fe f9b7 	bl	8001f58 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bf2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003c04:	fa01 f303 	lsl.w	r3, r1, r3
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	ea02 0103 	and.w	r1, r2, r3
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f003 0310 	and.w	r3, r3, #16
 8003c18:	409a      	lsls	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f003 0310 	and.w	r3, r3, #16
 8003c2e:	21ff      	movs	r1, #255	; 0xff
 8003c30:	fa01 f303 	lsl.w	r3, r1, r3
 8003c34:	43db      	mvns	r3, r3
 8003c36:	ea02 0103 	and.w	r1, r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f003 0310 	and.w	r3, r3, #16
 8003c44:	409a      	lsls	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d11d      	bne.n	8003c92 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f003 0310 	and.w	r3, r3, #16
 8003c64:	221f      	movs	r2, #31
 8003c66:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6e:	4013      	ands	r3, r2
 8003c70:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f003 0310 	and.w	r3, r3, #16
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c86:	4313      	orrs	r3, r2
 8003c88:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c90:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	2207      	movs	r2, #7
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003caa:	4013      	ands	r3, r2
 8003cac:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	f003 0301 	and.w	r3, r3, #1
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d002      	beq.n	8003cc0 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	623b      	str	r3, [r7, #32]
 8003cbe:	e011      	b.n	8003ce4 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	623b      	str	r3, [r7, #32]
 8003cd0:	e008      	b.n	8003ce4 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d102      	bne.n	8003ce0 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	623b      	str	r3, [r7, #32]
 8003cde:	e001      	b.n	8003ce4 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	6a3a      	ldr	r2, [r7, #32]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f003 0310 	and.w	r3, r3, #16
 8003cfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	43db      	mvns	r3, r3
 8003d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d06:	4013      	ands	r3, r2
 8003d08:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	791b      	ldrb	r3, [r3, #4]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d102      	bne.n	8003d18 <HAL_DAC_ConfigChannel+0x1e4>
 8003d12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d16:	e000      	b.n	8003d1a <HAL_DAC_ConfigChannel+0x1e6>
 8003d18:	2300      	movs	r3, #0
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f003 0310 	and.w	r3, r3, #16
 8003d26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d32:	4013      	ands	r3, r2
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	795b      	ldrb	r3, [r3, #5]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d102      	bne.n	8003d44 <HAL_DAC_ConfigChannel+0x210>
 8003d3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d42:	e000      	b.n	8003d46 <HAL_DAC_ConfigChannel+0x212>
 8003d44:	2300      	movs	r3, #0
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d114      	bne.n	8003d86 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003d5c:	f001 fa9e 	bl	800529c <HAL_RCC_GetHCLKFreq>
 8003d60:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	4a47      	ldr	r2, [pc, #284]	; (8003e84 <HAL_DAC_ConfigChannel+0x350>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d904      	bls.n	8003d74 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
 8003d72:	e00d      	b.n	8003d90 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	4a44      	ldr	r2, [pc, #272]	; (8003e88 <HAL_DAC_ConfigChannel+0x354>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d909      	bls.n	8003d90 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d82:	627b      	str	r3, [r7, #36]	; 0x24
 8003d84:	e004      	b.n	8003d90 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f003 0310 	and.w	r3, r3, #16
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f003 0310 	and.w	r3, r3, #16
 8003db6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	43da      	mvns	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f003 0310 	and.w	r3, r3, #16
 8003dd6:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	43db      	mvns	r3, r3
 8003de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de2:	4013      	ands	r3, r2
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f003 0310 	and.w	r3, r3, #16
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e04:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6819      	ldr	r1, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f003 0310 	and.w	r3, r3, #16
 8003e12:	22c0      	movs	r2, #192	; 0xc0
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43da      	mvns	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	400a      	ands	r2, r1
 8003e20:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	089b      	lsrs	r3, r3, #2
 8003e28:	f003 030f 	and.w	r3, r3, #15
 8003e2c:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	089b      	lsrs	r3, r3, #2
 8003e34:	021b      	lsls	r3, r3, #8
 8003e36:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f003 0310 	and.w	r3, r3, #16
 8003e4c:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003e50:	fa01 f303 	lsl.w	r3, r1, r3
 8003e54:	43db      	mvns	r3, r3
 8003e56:	ea02 0103 	and.w	r1, r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f003 0310 	and.w	r3, r3, #16
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	409a      	lsls	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3728      	adds	r7, #40	; 0x28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	09896800 	.word	0x09896800
 8003e88:	04c4b400 	.word	0x04c4b400

08003e8c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e98:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f7ff fe2c 	bl	8003af8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	711a      	strb	r2, [r3, #4]
}
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b084      	sub	sp, #16
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eba:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f7ff fe25 	bl	8003b0c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003ec2:	bf00      	nop
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	f043 0204 	orr.w	r2, r3, #4
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f7ff fe1b 	bl	8003b20 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2201      	movs	r2, #1
 8003eee:	711a      	strb	r2, [r3, #4]
}
 8003ef0:	bf00      	nop
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f40:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003f42:	68f8      	ldr	r0, [r7, #12]
 8003f44:	f7ff ffd8 	bl	8003ef8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	711a      	strb	r2, [r3, #4]
}
 8003f4e:	bf00      	nop
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f62:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f7ff ffd1 	bl	8003f0c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003f6a:	bf00      	nop
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b084      	sub	sp, #16
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	f043 0204 	orr.w	r2, r3, #4
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f7ff ffc7 	bl	8003f20 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	711a      	strb	r2, [r3, #4]
}
 8003f98:	bf00      	nop
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e08d      	b.n	80040ce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b47      	ldr	r3, [pc, #284]	; (80040d8 <HAL_DMA_Init+0x138>)
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d80f      	bhi.n	8003fde <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	4b45      	ldr	r3, [pc, #276]	; (80040dc <HAL_DMA_Init+0x13c>)
 8003fc6:	4413      	add	r3, r2
 8003fc8:	4a45      	ldr	r2, [pc, #276]	; (80040e0 <HAL_DMA_Init+0x140>)
 8003fca:	fba2 2303 	umull	r2, r3, r2, r3
 8003fce:	091b      	lsrs	r3, r3, #4
 8003fd0:	009a      	lsls	r2, r3, #2
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a42      	ldr	r2, [pc, #264]	; (80040e4 <HAL_DMA_Init+0x144>)
 8003fda:	641a      	str	r2, [r3, #64]	; 0x40
 8003fdc:	e00e      	b.n	8003ffc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	4b40      	ldr	r3, [pc, #256]	; (80040e8 <HAL_DMA_Init+0x148>)
 8003fe6:	4413      	add	r3, r2
 8003fe8:	4a3d      	ldr	r2, [pc, #244]	; (80040e0 <HAL_DMA_Init+0x140>)
 8003fea:	fba2 2303 	umull	r2, r3, r2, r3
 8003fee:	091b      	lsrs	r3, r3, #4
 8003ff0:	009a      	lsls	r2, r3, #2
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a3c      	ldr	r2, [pc, #240]	; (80040ec <HAL_DMA_Init+0x14c>)
 8003ffa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2202      	movs	r2, #2
 8004000:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004016:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004020:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800402c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004038:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f9b6 	bl	80043c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800405c:	d102      	bne.n	8004064 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004078:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d010      	beq.n	80040a4 <HAL_DMA_Init+0x104>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b04      	cmp	r3, #4
 8004088:	d80c      	bhi.n	80040a4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f9d6 	bl	800443c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80040a0:	605a      	str	r2, [r3, #4]
 80040a2:	e008      	b.n	80040b6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40020407 	.word	0x40020407
 80040dc:	bffdfff8 	.word	0xbffdfff8
 80040e0:	cccccccd 	.word	0xcccccccd
 80040e4:	40020000 	.word	0x40020000
 80040e8:	bffdfbf8 	.word	0xbffdfbf8
 80040ec:	40020400 	.word	0x40020400

080040f0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040fe:	2300      	movs	r3, #0
 8004100:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004108:	2b01      	cmp	r3, #1
 800410a:	d101      	bne.n	8004110 <HAL_DMA_Start_IT+0x20>
 800410c:	2302      	movs	r3, #2
 800410e:	e066      	b.n	80041de <HAL_DMA_Start_IT+0xee>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b01      	cmp	r3, #1
 8004122:	d155      	bne.n	80041d0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2202      	movs	r2, #2
 8004128:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0201 	bic.w	r2, r2, #1
 8004140:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	68b9      	ldr	r1, [r7, #8]
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f000 f8fb 	bl	8004344 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004152:	2b00      	cmp	r3, #0
 8004154:	d008      	beq.n	8004168 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f042 020e 	orr.w	r2, r2, #14
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	e00f      	b.n	8004188 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0204 	bic.w	r2, r2, #4
 8004176:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 020a 	orr.w	r2, r2, #10
 8004186:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d007      	beq.n	80041a6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041a4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d007      	beq.n	80041be <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041bc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f042 0201 	orr.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	e005      	b.n	80041dc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80041d8:	2302      	movs	r3, #2
 80041da:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80041dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b084      	sub	sp, #16
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004202:	f003 031f 	and.w	r3, r3, #31
 8004206:	2204      	movs	r2, #4
 8004208:	409a      	lsls	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	4013      	ands	r3, r2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d026      	beq.n	8004260 <HAL_DMA_IRQHandler+0x7a>
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d021      	beq.n	8004260 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0320 	and.w	r3, r3, #32
 8004226:	2b00      	cmp	r3, #0
 8004228:	d107      	bne.n	800423a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0204 	bic.w	r2, r2, #4
 8004238:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423e:	f003 021f 	and.w	r2, r3, #31
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	2104      	movs	r1, #4
 8004248:	fa01 f202 	lsl.w	r2, r1, r2
 800424c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	2b00      	cmp	r3, #0
 8004254:	d071      	beq.n	800433a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800425e:	e06c      	b.n	800433a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004264:	f003 031f 	and.w	r3, r3, #31
 8004268:	2202      	movs	r2, #2
 800426a:	409a      	lsls	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4013      	ands	r3, r2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d02e      	beq.n	80042d2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d029      	beq.n	80042d2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10b      	bne.n	80042a4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 020a 	bic.w	r2, r2, #10
 800429a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a8:	f003 021f 	and.w	r2, r3, #31
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b0:	2102      	movs	r1, #2
 80042b2:	fa01 f202 	lsl.w	r2, r1, r2
 80042b6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d038      	beq.n	800433a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80042d0:	e033      	b.n	800433a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d6:	f003 031f 	and.w	r3, r3, #31
 80042da:	2208      	movs	r2, #8
 80042dc:	409a      	lsls	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d02a      	beq.n	800433c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	f003 0308 	and.w	r3, r3, #8
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d025      	beq.n	800433c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 020e 	bic.w	r2, r2, #14
 80042fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004304:	f003 021f 	and.w	r2, r3, #31
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430c:	2101      	movs	r1, #1
 800430e:	fa01 f202 	lsl.w	r2, r1, r2
 8004312:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432e:	2b00      	cmp	r3, #0
 8004330:	d004      	beq.n	800433c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800433a:	bf00      	nop
 800433c:	bf00      	nop
}
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
 8004350:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800435a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004360:	2b00      	cmp	r3, #0
 8004362:	d004      	beq.n	800436e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800436c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004372:	f003 021f 	and.w	r2, r3, #31
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	2101      	movs	r1, #1
 800437c:	fa01 f202 	lsl.w	r2, r1, r2
 8004380:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b10      	cmp	r3, #16
 8004390:	d108      	bne.n	80043a4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043a2:	e007      	b.n	80043b4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	60da      	str	r2, [r3, #12]
}
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b16      	ldr	r3, [pc, #88]	; (8004428 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d802      	bhi.n	80043da <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80043d4:	4b15      	ldr	r3, [pc, #84]	; (800442c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80043d6:	617b      	str	r3, [r7, #20]
 80043d8:	e001      	b.n	80043de <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80043da:	4b15      	ldr	r3, [pc, #84]	; (8004430 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80043dc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	3b08      	subs	r3, #8
 80043ea:	4a12      	ldr	r2, [pc, #72]	; (8004434 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80043ec:	fba2 2303 	umull	r2, r3, r2, r3
 80043f0:	091b      	lsrs	r3, r3, #4
 80043f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f8:	089b      	lsrs	r3, r3, #2
 80043fa:	009a      	lsls	r2, r3, #2
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	4413      	add	r3, r2
 8004400:	461a      	mov	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a0b      	ldr	r2, [pc, #44]	; (8004438 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800440a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f003 031f 	and.w	r3, r3, #31
 8004412:	2201      	movs	r2, #1
 8004414:	409a      	lsls	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	651a      	str	r2, [r3, #80]	; 0x50
}
 800441a:	bf00      	nop
 800441c:	371c      	adds	r7, #28
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40020407 	.word	0x40020407
 800442c:	40020800 	.word	0x40020800
 8004430:	40020820 	.word	0x40020820
 8004434:	cccccccd 	.word	0xcccccccd
 8004438:	40020880 	.word	0x40020880

0800443c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	b2db      	uxtb	r3, r3
 800444a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	4b0b      	ldr	r3, [pc, #44]	; (800447c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004450:	4413      	add	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	461a      	mov	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a08      	ldr	r2, [pc, #32]	; (8004480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800445e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	3b01      	subs	r3, #1
 8004464:	f003 031f 	and.w	r3, r3, #31
 8004468:	2201      	movs	r2, #1
 800446a:	409a      	lsls	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004470:	bf00      	nop
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	1000823f 	.word	0x1000823f
 8004480:	40020940 	.word	0x40020940

08004484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800448e:	2300      	movs	r3, #0
 8004490:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004492:	e15a      	b.n	800474a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	2101      	movs	r1, #1
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	fa01 f303 	lsl.w	r3, r1, r3
 80044a0:	4013      	ands	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 814c 	beq.w	8004744 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d00b      	beq.n	80044cc <HAL_GPIO_Init+0x48>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d007      	beq.n	80044cc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044c0:	2b11      	cmp	r3, #17
 80044c2:	d003      	beq.n	80044cc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b12      	cmp	r3, #18
 80044ca:	d130      	bne.n	800452e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	2203      	movs	r2, #3
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	43db      	mvns	r3, r3
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4013      	ands	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	68da      	ldr	r2, [r3, #12]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	fa02 f303 	lsl.w	r3, r2, r3
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004502:	2201      	movs	r2, #1
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	43db      	mvns	r3, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4013      	ands	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	f003 0201 	and.w	r2, r3, #1
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	2203      	movs	r2, #3
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	2b02      	cmp	r3, #2
 8004564:	d003      	beq.n	800456e <HAL_GPIO_Init+0xea>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	2b12      	cmp	r3, #18
 800456c:	d123      	bne.n	80045b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	08da      	lsrs	r2, r3, #3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	3208      	adds	r2, #8
 8004576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800457a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	220f      	movs	r2, #15
 8004586:	fa02 f303 	lsl.w	r3, r2, r3
 800458a:	43db      	mvns	r3, r3
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	4013      	ands	r3, r2
 8004590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	691a      	ldr	r2, [r3, #16]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	08da      	lsrs	r2, r3, #3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	3208      	adds	r2, #8
 80045b0:	6939      	ldr	r1, [r7, #16]
 80045b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	005b      	lsls	r3, r3, #1
 80045c0:	2203      	movs	r2, #3
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	43db      	mvns	r3, r3
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4013      	ands	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f003 0203 	and.w	r2, r3, #3
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f000 80a6 	beq.w	8004744 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045f8:	4b5b      	ldr	r3, [pc, #364]	; (8004768 <HAL_GPIO_Init+0x2e4>)
 80045fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045fc:	4a5a      	ldr	r2, [pc, #360]	; (8004768 <HAL_GPIO_Init+0x2e4>)
 80045fe:	f043 0301 	orr.w	r3, r3, #1
 8004602:	6613      	str	r3, [r2, #96]	; 0x60
 8004604:	4b58      	ldr	r3, [pc, #352]	; (8004768 <HAL_GPIO_Init+0x2e4>)
 8004606:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	60bb      	str	r3, [r7, #8]
 800460e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004610:	4a56      	ldr	r2, [pc, #344]	; (800476c <HAL_GPIO_Init+0x2e8>)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	089b      	lsrs	r3, r3, #2
 8004616:	3302      	adds	r3, #2
 8004618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800461c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	220f      	movs	r2, #15
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	693a      	ldr	r2, [r7, #16]
 8004630:	4013      	ands	r3, r2
 8004632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800463a:	d01f      	beq.n	800467c <HAL_GPIO_Init+0x1f8>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a4c      	ldr	r2, [pc, #304]	; (8004770 <HAL_GPIO_Init+0x2ec>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d019      	beq.n	8004678 <HAL_GPIO_Init+0x1f4>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a4b      	ldr	r2, [pc, #300]	; (8004774 <HAL_GPIO_Init+0x2f0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d013      	beq.n	8004674 <HAL_GPIO_Init+0x1f0>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a4a      	ldr	r2, [pc, #296]	; (8004778 <HAL_GPIO_Init+0x2f4>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00d      	beq.n	8004670 <HAL_GPIO_Init+0x1ec>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a49      	ldr	r2, [pc, #292]	; (800477c <HAL_GPIO_Init+0x2f8>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d007      	beq.n	800466c <HAL_GPIO_Init+0x1e8>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a48      	ldr	r2, [pc, #288]	; (8004780 <HAL_GPIO_Init+0x2fc>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d101      	bne.n	8004668 <HAL_GPIO_Init+0x1e4>
 8004664:	2305      	movs	r3, #5
 8004666:	e00a      	b.n	800467e <HAL_GPIO_Init+0x1fa>
 8004668:	2306      	movs	r3, #6
 800466a:	e008      	b.n	800467e <HAL_GPIO_Init+0x1fa>
 800466c:	2304      	movs	r3, #4
 800466e:	e006      	b.n	800467e <HAL_GPIO_Init+0x1fa>
 8004670:	2303      	movs	r3, #3
 8004672:	e004      	b.n	800467e <HAL_GPIO_Init+0x1fa>
 8004674:	2302      	movs	r3, #2
 8004676:	e002      	b.n	800467e <HAL_GPIO_Init+0x1fa>
 8004678:	2301      	movs	r3, #1
 800467a:	e000      	b.n	800467e <HAL_GPIO_Init+0x1fa>
 800467c:	2300      	movs	r3, #0
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	f002 0203 	and.w	r2, r2, #3
 8004684:	0092      	lsls	r2, r2, #2
 8004686:	4093      	lsls	r3, r2
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800468e:	4937      	ldr	r1, [pc, #220]	; (800476c <HAL_GPIO_Init+0x2e8>)
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	089b      	lsrs	r3, r3, #2
 8004694:	3302      	adds	r3, #2
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800469c:	4b39      	ldr	r3, [pc, #228]	; (8004784 <HAL_GPIO_Init+0x300>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	43db      	mvns	r3, r3
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	4013      	ands	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046c0:	4a30      	ldr	r2, [pc, #192]	; (8004784 <HAL_GPIO_Init+0x300>)
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80046c6:	4b2f      	ldr	r3, [pc, #188]	; (8004784 <HAL_GPIO_Init+0x300>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	43db      	mvns	r3, r3
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	4013      	ands	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046ea:	4a26      	ldr	r2, [pc, #152]	; (8004784 <HAL_GPIO_Init+0x300>)
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046f0:	4b24      	ldr	r3, [pc, #144]	; (8004784 <HAL_GPIO_Init+0x300>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	43db      	mvns	r3, r3
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	4013      	ands	r3, r2
 80046fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4313      	orrs	r3, r2
 8004712:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004714:	4a1b      	ldr	r2, [pc, #108]	; (8004784 <HAL_GPIO_Init+0x300>)
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800471a:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <HAL_GPIO_Init+0x300>)
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	43db      	mvns	r3, r3
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	4013      	ands	r3, r2
 8004728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4313      	orrs	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800473e:	4a11      	ldr	r2, [pc, #68]	; (8004784 <HAL_GPIO_Init+0x300>)
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	3301      	adds	r3, #1
 8004748:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	f47f ae9d 	bne.w	8004494 <HAL_GPIO_Init+0x10>
  }
}
 800475a:	bf00      	nop
 800475c:	371c      	adds	r7, #28
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	40021000 	.word	0x40021000
 800476c:	40010000 	.word	0x40010000
 8004770:	48000400 	.word	0x48000400
 8004774:	48000800 	.word	0x48000800
 8004778:	48000c00 	.word	0x48000c00
 800477c:	48001000 	.word	0x48001000
 8004780:	48001400 	.word	0x48001400
 8004784:	40010400 	.word	0x40010400

08004788 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	460b      	mov	r3, r1
 8004792:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	887b      	ldrh	r3, [r7, #2]
 800479a:	4013      	ands	r3, r2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d002      	beq.n	80047a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047a0:	2301      	movs	r3, #1
 80047a2:	73fb      	strb	r3, [r7, #15]
 80047a4:	e001      	b.n	80047aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047a6:	2300      	movs	r3, #0
 80047a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3714      	adds	r7, #20
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	460b      	mov	r3, r1
 80047c2:	807b      	strh	r3, [r7, #2]
 80047c4:	4613      	mov	r3, r2
 80047c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047c8:	787b      	ldrb	r3, [r7, #1]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047ce:	887a      	ldrh	r2, [r7, #2]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047d4:	e002      	b.n	80047dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047d6:	887a      	ldrh	r2, [r7, #2]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d141      	bne.n	800487a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047f6:	4b4b      	ldr	r3, [pc, #300]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004802:	d131      	bne.n	8004868 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004804:	4b47      	ldr	r3, [pc, #284]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800480a:	4a46      	ldr	r2, [pc, #280]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800480c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004810:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004814:	4b43      	ldr	r3, [pc, #268]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800481c:	4a41      	ldr	r2, [pc, #260]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800481e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004822:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004824:	4b40      	ldr	r3, [pc, #256]	; (8004928 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2232      	movs	r2, #50	; 0x32
 800482a:	fb02 f303 	mul.w	r3, r2, r3
 800482e:	4a3f      	ldr	r2, [pc, #252]	; (800492c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004830:	fba2 2303 	umull	r2, r3, r2, r3
 8004834:	0c9b      	lsrs	r3, r3, #18
 8004836:	3301      	adds	r3, #1
 8004838:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800483a:	e002      	b.n	8004842 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	3b01      	subs	r3, #1
 8004840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004842:	4b38      	ldr	r3, [pc, #224]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800484e:	d102      	bne.n	8004856 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f2      	bne.n	800483c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004856:	4b33      	ldr	r3, [pc, #204]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800485e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004862:	d158      	bne.n	8004916 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e057      	b.n	8004918 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004868:	4b2e      	ldr	r3, [pc, #184]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800486a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800486e:	4a2d      	ldr	r2, [pc, #180]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004874:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004878:	e04d      	b.n	8004916 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004880:	d141      	bne.n	8004906 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004882:	4b28      	ldr	r3, [pc, #160]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800488a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800488e:	d131      	bne.n	80048f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004890:	4b24      	ldr	r3, [pc, #144]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004892:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004896:	4a23      	ldr	r2, [pc, #140]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004898:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800489c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048a0:	4b20      	ldr	r3, [pc, #128]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048a8:	4a1e      	ldr	r2, [pc, #120]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048b0:	4b1d      	ldr	r3, [pc, #116]	; (8004928 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2232      	movs	r2, #50	; 0x32
 80048b6:	fb02 f303 	mul.w	r3, r2, r3
 80048ba:	4a1c      	ldr	r2, [pc, #112]	; (800492c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80048bc:	fba2 2303 	umull	r2, r3, r2, r3
 80048c0:	0c9b      	lsrs	r3, r3, #18
 80048c2:	3301      	adds	r3, #1
 80048c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048c6:	e002      	b.n	80048ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	3b01      	subs	r3, #1
 80048cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048ce:	4b15      	ldr	r3, [pc, #84]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048da:	d102      	bne.n	80048e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1f2      	bne.n	80048c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048e2:	4b10      	ldr	r3, [pc, #64]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ee:	d112      	bne.n	8004916 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e011      	b.n	8004918 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048f4:	4b0b      	ldr	r3, [pc, #44]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048fa:	4a0a      	ldr	r2, [pc, #40]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004900:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004904:	e007      	b.n	8004916 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004906:	4b07      	ldr	r3, [pc, #28]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800490e:	4a05      	ldr	r2, [pc, #20]	; (8004924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004910:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004914:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr
 8004924:	40007000 	.word	0x40007000
 8004928:	200003c4 	.word	0x200003c4
 800492c:	431bde83 	.word	0x431bde83

08004930 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b088      	sub	sp, #32
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e308      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d075      	beq.n	8004a3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800494e:	4ba3      	ldr	r3, [pc, #652]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004958:	4ba0      	ldr	r3, [pc, #640]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	f003 0303 	and.w	r3, r3, #3
 8004960:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	2b0c      	cmp	r3, #12
 8004966:	d102      	bne.n	800496e <HAL_RCC_OscConfig+0x3e>
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	2b03      	cmp	r3, #3
 800496c:	d002      	beq.n	8004974 <HAL_RCC_OscConfig+0x44>
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	2b08      	cmp	r3, #8
 8004972:	d10b      	bne.n	800498c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004974:	4b99      	ldr	r3, [pc, #612]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d05b      	beq.n	8004a38 <HAL_RCC_OscConfig+0x108>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d157      	bne.n	8004a38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e2e3      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004994:	d106      	bne.n	80049a4 <HAL_RCC_OscConfig+0x74>
 8004996:	4b91      	ldr	r3, [pc, #580]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a90      	ldr	r2, [pc, #576]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 800499c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049a0:	6013      	str	r3, [r2, #0]
 80049a2:	e01d      	b.n	80049e0 <HAL_RCC_OscConfig+0xb0>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049ac:	d10c      	bne.n	80049c8 <HAL_RCC_OscConfig+0x98>
 80049ae:	4b8b      	ldr	r3, [pc, #556]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a8a      	ldr	r2, [pc, #552]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	4b88      	ldr	r3, [pc, #544]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a87      	ldr	r2, [pc, #540]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	e00b      	b.n	80049e0 <HAL_RCC_OscConfig+0xb0>
 80049c8:	4b84      	ldr	r3, [pc, #528]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a83      	ldr	r2, [pc, #524]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049d2:	6013      	str	r3, [r2, #0]
 80049d4:	4b81      	ldr	r3, [pc, #516]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a80      	ldr	r2, [pc, #512]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 80049da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d013      	beq.n	8004a10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e8:	f7fd faaa 	bl	8001f40 <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049f0:	f7fd faa6 	bl	8001f40 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b64      	cmp	r3, #100	; 0x64
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e2a8      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a02:	4b76      	ldr	r3, [pc, #472]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0f0      	beq.n	80049f0 <HAL_RCC_OscConfig+0xc0>
 8004a0e:	e014      	b.n	8004a3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a10:	f7fd fa96 	bl	8001f40 <HAL_GetTick>
 8004a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a16:	e008      	b.n	8004a2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a18:	f7fd fa92 	bl	8001f40 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b64      	cmp	r3, #100	; 0x64
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e294      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a2a:	4b6c      	ldr	r3, [pc, #432]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1f0      	bne.n	8004a18 <HAL_RCC_OscConfig+0xe8>
 8004a36:	e000      	b.n	8004a3a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d075      	beq.n	8004b32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a46:	4b65      	ldr	r3, [pc, #404]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
 8004a4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a50:	4b62      	ldr	r3, [pc, #392]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f003 0303 	and.w	r3, r3, #3
 8004a58:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	2b0c      	cmp	r3, #12
 8004a5e:	d102      	bne.n	8004a66 <HAL_RCC_OscConfig+0x136>
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d002      	beq.n	8004a6c <HAL_RCC_OscConfig+0x13c>
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b04      	cmp	r3, #4
 8004a6a:	d11f      	bne.n	8004aac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a6c:	4b5b      	ldr	r3, [pc, #364]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d005      	beq.n	8004a84 <HAL_RCC_OscConfig+0x154>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e267      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a84:	4b55      	ldr	r3, [pc, #340]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	061b      	lsls	r3, r3, #24
 8004a92:	4952      	ldr	r1, [pc, #328]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a98:	4b51      	ldr	r3, [pc, #324]	; (8004be0 <HAL_RCC_OscConfig+0x2b0>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7fd fa03 	bl	8001ea8 <HAL_InitTick>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d043      	beq.n	8004b30 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e253      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d023      	beq.n	8004afc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab4:	4b49      	ldr	r3, [pc, #292]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a48      	ldr	r2, [pc, #288]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac0:	f7fd fa3e 	bl	8001f40 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac8:	f7fd fa3a 	bl	8001f40 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e23c      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ada:	4b40      	ldr	r3, [pc, #256]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae6:	4b3d      	ldr	r3, [pc, #244]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	061b      	lsls	r3, r3, #24
 8004af4:	4939      	ldr	r1, [pc, #228]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	604b      	str	r3, [r1, #4]
 8004afa:	e01a      	b.n	8004b32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004afc:	4b37      	ldr	r3, [pc, #220]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a36      	ldr	r2, [pc, #216]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fd fa1a 	bl	8001f40 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b10:	f7fd fa16 	bl	8001f40 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e218      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b22:	4b2e      	ldr	r3, [pc, #184]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x1e0>
 8004b2e:	e000      	b.n	8004b32 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0308 	and.w	r3, r3, #8
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d03c      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d01c      	beq.n	8004b80 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b46:	4b25      	ldr	r3, [pc, #148]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b4c:	4a23      	ldr	r2, [pc, #140]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b4e:	f043 0301 	orr.w	r3, r3, #1
 8004b52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b56:	f7fd f9f3 	bl	8001f40 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b5e:	f7fd f9ef 	bl	8001f40 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e1f1      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b70:	4b1a      	ldr	r3, [pc, #104]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0ef      	beq.n	8004b5e <HAL_RCC_OscConfig+0x22e>
 8004b7e:	e01b      	b.n	8004bb8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b80:	4b16      	ldr	r3, [pc, #88]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b86:	4a15      	ldr	r2, [pc, #84]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004b88:	f023 0301 	bic.w	r3, r3, #1
 8004b8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b90:	f7fd f9d6 	bl	8001f40 <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b98:	f7fd f9d2 	bl	8001f40 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e1d4      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004baa:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1ef      	bne.n	8004b98 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 80ab 	beq.w	8004d1c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004bca:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <HAL_RCC_OscConfig+0x2ac>)
 8004bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d106      	bne.n	8004be4 <HAL_RCC_OscConfig+0x2b4>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e005      	b.n	8004be6 <HAL_RCC_OscConfig+0x2b6>
 8004bda:	bf00      	nop
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	200003c8 	.word	0x200003c8
 8004be4:	2300      	movs	r3, #0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00d      	beq.n	8004c06 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bea:	4baf      	ldr	r3, [pc, #700]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bee:	4aae      	ldr	r2, [pc, #696]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf4:	6593      	str	r3, [r2, #88]	; 0x58
 8004bf6:	4bac      	ldr	r3, [pc, #688]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004c02:	2301      	movs	r3, #1
 8004c04:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c06:	4ba9      	ldr	r3, [pc, #676]	; (8004eac <HAL_RCC_OscConfig+0x57c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d118      	bne.n	8004c44 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c12:	4ba6      	ldr	r3, [pc, #664]	; (8004eac <HAL_RCC_OscConfig+0x57c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4aa5      	ldr	r2, [pc, #660]	; (8004eac <HAL_RCC_OscConfig+0x57c>)
 8004c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c1e:	f7fd f98f 	bl	8001f40 <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c26:	f7fd f98b 	bl	8001f40 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e18d      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c38:	4b9c      	ldr	r3, [pc, #624]	; (8004eac <HAL_RCC_OscConfig+0x57c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0f0      	beq.n	8004c26 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d108      	bne.n	8004c5e <HAL_RCC_OscConfig+0x32e>
 8004c4c:	4b96      	ldr	r3, [pc, #600]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c52:	4a95      	ldr	r2, [pc, #596]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c5c:	e024      	b.n	8004ca8 <HAL_RCC_OscConfig+0x378>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b05      	cmp	r3, #5
 8004c64:	d110      	bne.n	8004c88 <HAL_RCC_OscConfig+0x358>
 8004c66:	4b90      	ldr	r3, [pc, #576]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6c:	4a8e      	ldr	r2, [pc, #568]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c6e:	f043 0304 	orr.w	r3, r3, #4
 8004c72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c76:	4b8c      	ldr	r3, [pc, #560]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c7c:	4a8a      	ldr	r2, [pc, #552]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c7e:	f043 0301 	orr.w	r3, r3, #1
 8004c82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c86:	e00f      	b.n	8004ca8 <HAL_RCC_OscConfig+0x378>
 8004c88:	4b87      	ldr	r3, [pc, #540]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c8e:	4a86      	ldr	r2, [pc, #536]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c90:	f023 0301 	bic.w	r3, r3, #1
 8004c94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c98:	4b83      	ldr	r3, [pc, #524]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9e:	4a82      	ldr	r2, [pc, #520]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004ca0:	f023 0304 	bic.w	r3, r3, #4
 8004ca4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d016      	beq.n	8004cde <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cb0:	f7fd f946 	bl	8001f40 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cb6:	e00a      	b.n	8004cce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb8:	f7fd f942 	bl	8001f40 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e142      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cce:	4b76      	ldr	r3, [pc, #472]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d0ed      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x388>
 8004cdc:	e015      	b.n	8004d0a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cde:	f7fd f92f 	bl	8001f40 <HAL_GetTick>
 8004ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ce4:	e00a      	b.n	8004cfc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce6:	f7fd f92b 	bl	8001f40 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e12b      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cfc:	4b6a      	ldr	r3, [pc, #424]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1ed      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d0a:	7ffb      	ldrb	r3, [r7, #31]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d105      	bne.n	8004d1c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d10:	4b65      	ldr	r3, [pc, #404]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d14:	4a64      	ldr	r2, [pc, #400]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d1a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0320 	and.w	r3, r3, #32
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d03c      	beq.n	8004da2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d01c      	beq.n	8004d6a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d30:	4b5d      	ldr	r3, [pc, #372]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d36:	4a5c      	ldr	r2, [pc, #368]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d40:	f7fd f8fe 	bl	8001f40 <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d48:	f7fd f8fa 	bl	8001f40 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e0fc      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d5a:	4b53      	ldr	r3, [pc, #332]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0ef      	beq.n	8004d48 <HAL_RCC_OscConfig+0x418>
 8004d68:	e01b      	b.n	8004da2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d6a:	4b4f      	ldr	r3, [pc, #316]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d70:	4a4d      	ldr	r2, [pc, #308]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d72:	f023 0301 	bic.w	r3, r3, #1
 8004d76:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7a:	f7fd f8e1 	bl	8001f40 <HAL_GetTick>
 8004d7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d82:	f7fd f8dd 	bl	8001f40 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e0df      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d94:	4b44      	ldr	r3, [pc, #272]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004d96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1ef      	bne.n	8004d82 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f000 80d3 	beq.w	8004f52 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dac:	4b3e      	ldr	r3, [pc, #248]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f003 030c 	and.w	r3, r3, #12
 8004db4:	2b0c      	cmp	r3, #12
 8004db6:	f000 808d 	beq.w	8004ed4 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d15a      	bne.n	8004e78 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dc2:	4b39      	ldr	r3, [pc, #228]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a38      	ldr	r2, [pc, #224]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004dc8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dce:	f7fd f8b7 	bl	8001f40 <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dd6:	f7fd f8b3 	bl	8001f40 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e0b5      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004de8:	4b2f      	ldr	r3, [pc, #188]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1f0      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004df4:	4b2c      	ldr	r3, [pc, #176]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	4b2d      	ldr	r3, [pc, #180]	; (8004eb0 <HAL_RCC_OscConfig+0x580>)
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6a11      	ldr	r1, [r2, #32]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e04:	3a01      	subs	r2, #1
 8004e06:	0112      	lsls	r2, r2, #4
 8004e08:	4311      	orrs	r1, r2
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004e0e:	0212      	lsls	r2, r2, #8
 8004e10:	4311      	orrs	r1, r2
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e16:	0852      	lsrs	r2, r2, #1
 8004e18:	3a01      	subs	r2, #1
 8004e1a:	0552      	lsls	r2, r2, #21
 8004e1c:	4311      	orrs	r1, r2
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e22:	0852      	lsrs	r2, r2, #1
 8004e24:	3a01      	subs	r2, #1
 8004e26:	0652      	lsls	r2, r2, #25
 8004e28:	4311      	orrs	r1, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004e2e:	06d2      	lsls	r2, r2, #27
 8004e30:	430a      	orrs	r2, r1
 8004e32:	491d      	ldr	r1, [pc, #116]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e38:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a1a      	ldr	r2, [pc, #104]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e44:	4b18      	ldr	r3, [pc, #96]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a17      	ldr	r2, [pc, #92]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e50:	f7fd f876 	bl	8001f40 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e58:	f7fd f872 	bl	8001f40 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e074      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e6a:	4b0f      	ldr	r3, [pc, #60]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0f0      	beq.n	8004e58 <HAL_RCC_OscConfig+0x528>
 8004e76:	e06c      	b.n	8004f52 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e78:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e82:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004e84:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	4a07      	ldr	r2, [pc, #28]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e8a:	f023 0303 	bic.w	r3, r3, #3
 8004e8e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004e90:	4b05      	ldr	r3, [pc, #20]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	4a04      	ldr	r2, [pc, #16]	; (8004ea8 <HAL_RCC_OscConfig+0x578>)
 8004e96:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea0:	f7fd f84e 	bl	8001f40 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea6:	e00e      	b.n	8004ec6 <HAL_RCC_OscConfig+0x596>
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	40007000 	.word	0x40007000
 8004eb0:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb4:	f7fd f844 	bl	8001f40 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e046      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec6:	4b25      	ldr	r3, [pc, #148]	; (8004f5c <HAL_RCC_OscConfig+0x62c>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x584>
 8004ed2:	e03e      	b.n	8004f52 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	69db      	ldr	r3, [r3, #28]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e039      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004ee0:	4b1e      	ldr	r3, [pc, #120]	; (8004f5c <HAL_RCC_OscConfig+0x62c>)
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f003 0203 	and.w	r2, r3, #3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d12c      	bne.n	8004f4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efe:	3b01      	subs	r3, #1
 8004f00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d123      	bne.n	8004f4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f10:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d11b      	bne.n	8004f4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f20:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d113      	bne.n	8004f4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f30:	085b      	lsrs	r3, r3, #1
 8004f32:	3b01      	subs	r3, #1
 8004f34:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d109      	bne.n	8004f4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f44:	085b      	lsrs	r3, r3, #1
 8004f46:	3b01      	subs	r3, #1
 8004f48:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d001      	beq.n	8004f52 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e000      	b.n	8004f54 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3720      	adds	r7, #32
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	40021000 	.word	0x40021000

08004f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e11e      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f78:	4b91      	ldr	r3, [pc, #580]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 030f 	and.w	r3, r3, #15
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d910      	bls.n	8004fa8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f86:	4b8e      	ldr	r3, [pc, #568]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f023 020f 	bic.w	r2, r3, #15
 8004f8e:	498c      	ldr	r1, [pc, #560]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f96:	4b8a      	ldr	r3, [pc, #552]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d001      	beq.n	8004fa8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e106      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d073      	beq.n	800509c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	2b03      	cmp	r3, #3
 8004fba:	d129      	bne.n	8005010 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fbc:	4b81      	ldr	r3, [pc, #516]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e0f4      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004fcc:	f000 f972 	bl	80052b4 <RCC_GetSysClockFreqFromPLLSource>
 8004fd0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	4a7c      	ldr	r2, [pc, #496]	; (80051c8 <HAL_RCC_ClockConfig+0x268>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d93f      	bls.n	800505a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fda:	4b7a      	ldr	r3, [pc, #488]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d009      	beq.n	8004ffa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d033      	beq.n	800505a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d12f      	bne.n	800505a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ffa:	4b72      	ldr	r3, [pc, #456]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005002:	4a70      	ldr	r2, [pc, #448]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005008:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800500a:	2380      	movs	r3, #128	; 0x80
 800500c:	617b      	str	r3, [r7, #20]
 800500e:	e024      	b.n	800505a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	2b02      	cmp	r3, #2
 8005016:	d107      	bne.n	8005028 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005018:	4b6a      	ldr	r3, [pc, #424]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d109      	bne.n	8005038 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e0c6      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005028:	4b66      	ldr	r3, [pc, #408]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005030:	2b00      	cmp	r3, #0
 8005032:	d101      	bne.n	8005038 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e0be      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005038:	f000 f8ce 	bl	80051d8 <HAL_RCC_GetSysClockFreq>
 800503c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	4a61      	ldr	r2, [pc, #388]	; (80051c8 <HAL_RCC_ClockConfig+0x268>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d909      	bls.n	800505a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005046:	4b5f      	ldr	r3, [pc, #380]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800504e:	4a5d      	ldr	r2, [pc, #372]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005054:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005056:	2380      	movs	r3, #128	; 0x80
 8005058:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800505a:	4b5a      	ldr	r3, [pc, #360]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f023 0203 	bic.w	r2, r3, #3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	4957      	ldr	r1, [pc, #348]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005068:	4313      	orrs	r3, r2
 800506a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800506c:	f7fc ff68 	bl	8001f40 <HAL_GetTick>
 8005070:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005072:	e00a      	b.n	800508a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005074:	f7fc ff64 	bl	8001f40 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005082:	4293      	cmp	r3, r2
 8005084:	d901      	bls.n	800508a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e095      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800508a:	4b4e      	ldr	r3, [pc, #312]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 020c 	and.w	r2, r3, #12
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	429a      	cmp	r2, r3
 800509a:	d1eb      	bne.n	8005074 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d023      	beq.n	80050f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050b4:	4b43      	ldr	r3, [pc, #268]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	4a42      	ldr	r2, [pc, #264]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80050be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0308 	and.w	r3, r3, #8
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d007      	beq.n	80050dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80050cc:	4b3d      	ldr	r3, [pc, #244]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80050d4:	4a3b      	ldr	r2, [pc, #236]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80050da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050dc:	4b39      	ldr	r3, [pc, #228]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	4936      	ldr	r1, [pc, #216]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	608b      	str	r3, [r1, #8]
 80050ee:	e008      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	2b80      	cmp	r3, #128	; 0x80
 80050f4:	d105      	bne.n	8005102 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80050f6:	4b33      	ldr	r3, [pc, #204]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	4a32      	ldr	r2, [pc, #200]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 80050fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005100:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005102:	4b2f      	ldr	r3, [pc, #188]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 030f 	and.w	r3, r3, #15
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	429a      	cmp	r2, r3
 800510e:	d21d      	bcs.n	800514c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005110:	4b2b      	ldr	r3, [pc, #172]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f023 020f 	bic.w	r2, r3, #15
 8005118:	4929      	ldr	r1, [pc, #164]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	4313      	orrs	r3, r2
 800511e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005120:	f7fc ff0e 	bl	8001f40 <HAL_GetTick>
 8005124:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005126:	e00a      	b.n	800513e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005128:	f7fc ff0a 	bl	8001f40 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	f241 3288 	movw	r2, #5000	; 0x1388
 8005136:	4293      	cmp	r3, r2
 8005138:	d901      	bls.n	800513e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e03b      	b.n	80051b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800513e:	4b20      	ldr	r3, [pc, #128]	; (80051c0 <HAL_RCC_ClockConfig+0x260>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	429a      	cmp	r2, r3
 800514a:	d1ed      	bne.n	8005128 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0304 	and.w	r3, r3, #4
 8005154:	2b00      	cmp	r3, #0
 8005156:	d008      	beq.n	800516a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005158:	4b1a      	ldr	r3, [pc, #104]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	4917      	ldr	r1, [pc, #92]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005166:	4313      	orrs	r3, r2
 8005168:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0308 	and.w	r3, r3, #8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d009      	beq.n	800518a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005176:	4b13      	ldr	r3, [pc, #76]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	00db      	lsls	r3, r3, #3
 8005184:	490f      	ldr	r1, [pc, #60]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005186:	4313      	orrs	r3, r2
 8005188:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800518a:	f000 f825 	bl	80051d8 <HAL_RCC_GetSysClockFreq>
 800518e:	4601      	mov	r1, r0
 8005190:	4b0c      	ldr	r3, [pc, #48]	; (80051c4 <HAL_RCC_ClockConfig+0x264>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	091b      	lsrs	r3, r3, #4
 8005196:	f003 030f 	and.w	r3, r3, #15
 800519a:	4a0c      	ldr	r2, [pc, #48]	; (80051cc <HAL_RCC_ClockConfig+0x26c>)
 800519c:	5cd3      	ldrb	r3, [r2, r3]
 800519e:	f003 031f 	and.w	r3, r3, #31
 80051a2:	fa21 f303 	lsr.w	r3, r1, r3
 80051a6:	4a0a      	ldr	r2, [pc, #40]	; (80051d0 <HAL_RCC_ClockConfig+0x270>)
 80051a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80051aa:	4b0a      	ldr	r3, [pc, #40]	; (80051d4 <HAL_RCC_ClockConfig+0x274>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7fc fe7a 	bl	8001ea8 <HAL_InitTick>
 80051b4:	4603      	mov	r3, r0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40022000 	.word	0x40022000
 80051c4:	40021000 	.word	0x40021000
 80051c8:	04c4b400 	.word	0x04c4b400
 80051cc:	08009020 	.word	0x08009020
 80051d0:	200003c4 	.word	0x200003c4
 80051d4:	200003c8 	.word	0x200003c8

080051d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80051de:	4b2c      	ldr	r3, [pc, #176]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 030c 	and.w	r3, r3, #12
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	d102      	bne.n	80051f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051ea:	4b2a      	ldr	r3, [pc, #168]	; (8005294 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051ec:	613b      	str	r3, [r7, #16]
 80051ee:	e047      	b.n	8005280 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80051f0:	4b27      	ldr	r3, [pc, #156]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 030c 	and.w	r3, r3, #12
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d102      	bne.n	8005202 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051fc:	4b26      	ldr	r3, [pc, #152]	; (8005298 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051fe:	613b      	str	r3, [r7, #16]
 8005200:	e03e      	b.n	8005280 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005202:	4b23      	ldr	r3, [pc, #140]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 030c 	and.w	r3, r3, #12
 800520a:	2b0c      	cmp	r3, #12
 800520c:	d136      	bne.n	800527c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800520e:	4b20      	ldr	r3, [pc, #128]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005218:	4b1d      	ldr	r3, [pc, #116]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	091b      	lsrs	r3, r3, #4
 800521e:	f003 030f 	and.w	r3, r3, #15
 8005222:	3301      	adds	r3, #1
 8005224:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2b03      	cmp	r3, #3
 800522a:	d10c      	bne.n	8005246 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800522c:	4a1a      	ldr	r2, [pc, #104]	; (8005298 <HAL_RCC_GetSysClockFreq+0xc0>)
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	fbb2 f3f3 	udiv	r3, r2, r3
 8005234:	4a16      	ldr	r2, [pc, #88]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005236:	68d2      	ldr	r2, [r2, #12]
 8005238:	0a12      	lsrs	r2, r2, #8
 800523a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800523e:	fb02 f303 	mul.w	r3, r2, r3
 8005242:	617b      	str	r3, [r7, #20]
      break;
 8005244:	e00c      	b.n	8005260 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005246:	4a13      	ldr	r2, [pc, #76]	; (8005294 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	fbb2 f3f3 	udiv	r3, r2, r3
 800524e:	4a10      	ldr	r2, [pc, #64]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005250:	68d2      	ldr	r2, [r2, #12]
 8005252:	0a12      	lsrs	r2, r2, #8
 8005254:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005258:	fb02 f303 	mul.w	r3, r2, r3
 800525c:	617b      	str	r3, [r7, #20]
      break;
 800525e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005260:	4b0b      	ldr	r3, [pc, #44]	; (8005290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	0e5b      	lsrs	r3, r3, #25
 8005266:	f003 0303 	and.w	r3, r3, #3
 800526a:	3301      	adds	r3, #1
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	fbb2 f3f3 	udiv	r3, r2, r3
 8005278:	613b      	str	r3, [r7, #16]
 800527a:	e001      	b.n	8005280 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005280:	693b      	ldr	r3, [r7, #16]
}
 8005282:	4618      	mov	r0, r3
 8005284:	371c      	adds	r7, #28
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	40021000 	.word	0x40021000
 8005294:	00f42400 	.word	0x00f42400
 8005298:	007a1200 	.word	0x007a1200

0800529c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800529c:	b480      	push	{r7}
 800529e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052a0:	4b03      	ldr	r3, [pc, #12]	; (80052b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80052a2:	681b      	ldr	r3, [r3, #0]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	200003c4 	.word	0x200003c4

080052b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b087      	sub	sp, #28
 80052b8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052ba:	4b1e      	ldr	r3, [pc, #120]	; (8005334 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f003 0303 	and.w	r3, r3, #3
 80052c2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052c4:	4b1b      	ldr	r3, [pc, #108]	; (8005334 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	091b      	lsrs	r3, r3, #4
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	3301      	adds	r3, #1
 80052d0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	2b03      	cmp	r3, #3
 80052d6:	d10c      	bne.n	80052f2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052d8:	4a17      	ldr	r2, [pc, #92]	; (8005338 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e0:	4a14      	ldr	r2, [pc, #80]	; (8005334 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052e2:	68d2      	ldr	r2, [r2, #12]
 80052e4:	0a12      	lsrs	r2, r2, #8
 80052e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	617b      	str	r3, [r7, #20]
    break;
 80052f0:	e00c      	b.n	800530c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052f2:	4a12      	ldr	r2, [pc, #72]	; (800533c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052fa:	4a0e      	ldr	r2, [pc, #56]	; (8005334 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052fc:	68d2      	ldr	r2, [r2, #12]
 80052fe:	0a12      	lsrs	r2, r2, #8
 8005300:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005304:	fb02 f303 	mul.w	r3, r2, r3
 8005308:	617b      	str	r3, [r7, #20]
    break;
 800530a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800530c:	4b09      	ldr	r3, [pc, #36]	; (8005334 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	0e5b      	lsrs	r3, r3, #25
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	3301      	adds	r3, #1
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	fbb2 f3f3 	udiv	r3, r2, r3
 8005324:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005326:	687b      	ldr	r3, [r7, #4]
}
 8005328:	4618      	mov	r0, r3
 800532a:	371c      	adds	r7, #28
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	40021000 	.word	0x40021000
 8005338:	007a1200 	.word	0x007a1200
 800533c:	00f42400 	.word	0x00f42400

08005340 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005348:	2300      	movs	r3, #0
 800534a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800534c:	2300      	movs	r3, #0
 800534e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8098 	beq.w	800548e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800535e:	2300      	movs	r3, #0
 8005360:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005362:	4b43      	ldr	r3, [pc, #268]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10d      	bne.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800536e:	4b40      	ldr	r3, [pc, #256]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005372:	4a3f      	ldr	r2, [pc, #252]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005378:	6593      	str	r3, [r2, #88]	; 0x58
 800537a:	4b3d      	ldr	r3, [pc, #244]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005382:	60bb      	str	r3, [r7, #8]
 8005384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005386:	2301      	movs	r3, #1
 8005388:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800538a:	4b3a      	ldr	r3, [pc, #232]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a39      	ldr	r2, [pc, #228]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005394:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005396:	f7fc fdd3 	bl	8001f40 <HAL_GetTick>
 800539a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800539c:	e009      	b.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800539e:	f7fc fdcf 	bl	8001f40 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d902      	bls.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	74fb      	strb	r3, [r7, #19]
        break;
 80053b0:	e005      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053b2:	4b30      	ldr	r3, [pc, #192]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d0ef      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80053be:	7cfb      	ldrb	r3, [r7, #19]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d159      	bne.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053c4:	4b2a      	ldr	r3, [pc, #168]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d01e      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d019      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053e0:	4b23      	ldr	r3, [pc, #140]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053ec:	4b20      	ldr	r3, [pc, #128]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f2:	4a1f      	ldr	r2, [pc, #124]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053fc:	4b1c      	ldr	r3, [pc, #112]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005402:	4a1b      	ldr	r2, [pc, #108]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005408:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800540c:	4a18      	ldr	r2, [pc, #96]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d016      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541e:	f7fc fd8f 	bl	8001f40 <HAL_GetTick>
 8005422:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005424:	e00b      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005426:	f7fc fd8b 	bl	8001f40 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	f241 3288 	movw	r2, #5000	; 0x1388
 8005434:	4293      	cmp	r3, r2
 8005436:	d902      	bls.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	74fb      	strb	r3, [r7, #19]
            break;
 800543c:	e006      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800543e:	4b0c      	ldr	r3, [pc, #48]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005444:	f003 0302 	and.w	r3, r3, #2
 8005448:	2b00      	cmp	r3, #0
 800544a:	d0ec      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800544c:	7cfb      	ldrb	r3, [r7, #19]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10b      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005452:	4b07      	ldr	r3, [pc, #28]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005458:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005460:	4903      	ldr	r1, [pc, #12]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005468:	e008      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800546a:	7cfb      	ldrb	r3, [r7, #19]
 800546c:	74bb      	strb	r3, [r7, #18]
 800546e:	e005      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005470:	40021000 	.word	0x40021000
 8005474:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005478:	7cfb      	ldrb	r3, [r7, #19]
 800547a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800547c:	7c7b      	ldrb	r3, [r7, #17]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d105      	bne.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005482:	4baf      	ldr	r3, [pc, #700]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005486:	4aae      	ldr	r2, [pc, #696]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005488:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800548c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800549a:	4ba9      	ldr	r3, [pc, #676]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a0:	f023 0203 	bic.w	r2, r3, #3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	49a5      	ldr	r1, [pc, #660]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054bc:	4ba0      	ldr	r3, [pc, #640]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c2:	f023 020c 	bic.w	r2, r3, #12
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	499d      	ldr	r1, [pc, #628]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0304 	and.w	r3, r3, #4
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054de:	4b98      	ldr	r3, [pc, #608]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	4994      	ldr	r1, [pc, #592]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 0308 	and.w	r3, r3, #8
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005500:	4b8f      	ldr	r3, [pc, #572]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005506:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	498c      	ldr	r1, [pc, #560]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0310 	and.w	r3, r3, #16
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005522:	4b87      	ldr	r3, [pc, #540]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005528:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	4983      	ldr	r1, [pc, #524]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0320 	and.w	r3, r3, #32
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005544:	4b7e      	ldr	r3, [pc, #504]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800554a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	497b      	ldr	r1, [pc, #492]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005554:	4313      	orrs	r3, r2
 8005556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005566:	4b76      	ldr	r3, [pc, #472]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800556c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	4972      	ldr	r1, [pc, #456]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005576:	4313      	orrs	r3, r2
 8005578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005588:	4b6d      	ldr	r3, [pc, #436]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800558a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	496a      	ldr	r1, [pc, #424]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055aa:	4b65      	ldr	r3, [pc, #404]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80055ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	4961      	ldr	r1, [pc, #388]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055cc:	4b5c      	ldr	r3, [pc, #368]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80055ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80055d2:	f023 0203 	bic.w	r2, r3, #3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	4959      	ldr	r1, [pc, #356]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055ee:	4b54      	ldr	r3, [pc, #336]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80055f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fc:	4950      	ldr	r1, [pc, #320]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800560c:	2b00      	cmp	r3, #0
 800560e:	d015      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005610:	4b4b      	ldr	r3, [pc, #300]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005616:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800561e:	4948      	ldr	r1, [pc, #288]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005620:	4313      	orrs	r3, r2
 8005622:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800562a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800562e:	d105      	bne.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005630:	4b43      	ldr	r3, [pc, #268]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	4a42      	ldr	r2, [pc, #264]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005636:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800563a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005644:	2b00      	cmp	r3, #0
 8005646:	d015      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005648:	4b3d      	ldr	r3, [pc, #244]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800564a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800564e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005656:	493a      	ldr	r1, [pc, #232]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005658:	4313      	orrs	r3, r2
 800565a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005662:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005666:	d105      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005668:	4b35      	ldr	r3, [pc, #212]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4a34      	ldr	r2, [pc, #208]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800566e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005672:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d015      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005680:	4b2f      	ldr	r3, [pc, #188]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005686:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568e:	492c      	ldr	r1, [pc, #176]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005690:	4313      	orrs	r3, r2
 8005692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800569e:	d105      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a0:	4b27      	ldr	r3, [pc, #156]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	4a26      	ldr	r2, [pc, #152]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d015      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056b8:	4b21      	ldr	r3, [pc, #132]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c6:	491e      	ldr	r1, [pc, #120]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056d6:	d105      	bne.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d8:	4b19      	ldr	r3, [pc, #100]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	4a18      	ldr	r2, [pc, #96]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d015      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056f0:	4b13      	ldr	r3, [pc, #76]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80056f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	4910      	ldr	r1, [pc, #64]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005700:	4313      	orrs	r3, r2
 8005702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800570e:	d105      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005710:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005716:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800571a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d018      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005728:	4b05      	ldr	r3, [pc, #20]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800572a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800572e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005736:	4902      	ldr	r1, [pc, #8]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005738:	4313      	orrs	r3, r2
 800573a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800573e:	e001      	b.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005740:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005748:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800574c:	d105      	bne.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800574e:	4b21      	ldr	r3, [pc, #132]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	4a20      	ldr	r2, [pc, #128]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005758:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d015      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005766:	4b1b      	ldr	r3, [pc, #108]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800576c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005774:	4917      	ldr	r1, [pc, #92]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005776:	4313      	orrs	r3, r2
 8005778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005784:	d105      	bne.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005786:	4b13      	ldr	r3, [pc, #76]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	4a12      	ldr	r2, [pc, #72]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800578c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005790:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d015      	beq.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800579e:	4b0d      	ldr	r3, [pc, #52]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80057a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ac:	4909      	ldr	r1, [pc, #36]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80057bc:	d105      	bne.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057be:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	4a04      	ldr	r2, [pc, #16]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80057c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057c8:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80057ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	40021000 	.word	0x40021000

080057d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d101      	bne.n	80057ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e084      	b.n	80058f4 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d106      	bne.n	800580a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7fb fd6b 	bl	80012e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005820:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800582a:	d902      	bls.n	8005832 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800582c:	2300      	movs	r3, #0
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	e002      	b.n	8005838 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005836:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005840:	d007      	beq.n	8005852 <HAL_SPI_Init+0x7a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800584a:	d002      	beq.n	8005852 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10b      	bne.n	8005872 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005862:	d903      	bls.n	800586c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	631a      	str	r2, [r3, #48]	; 0x30
 800586a:	e002      	b.n	8005872 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	431a      	orrs	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	431a      	orrs	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	ea42 0103 	orr.w	r1, r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	0c1b      	lsrs	r3, r3, #16
 80058b2:	f003 0204 	and.w	r2, r3, #4
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058c0:	431a      	orrs	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	ea42 0103 	orr.w	r1, r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	69da      	ldr	r2, [r3, #28]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	603b      	str	r3, [r7, #0]
 8005908:	4613      	mov	r3, r2
 800590a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800590c:	2300      	movs	r3, #0
 800590e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005916:	2b01      	cmp	r3, #1
 8005918:	d101      	bne.n	800591e <HAL_SPI_Transmit+0x22>
 800591a:	2302      	movs	r3, #2
 800591c:	e150      	b.n	8005bc0 <HAL_SPI_Transmit+0x2c4>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005926:	f7fc fb0b 	bl	8001f40 <HAL_GetTick>
 800592a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800592c:	88fb      	ldrh	r3, [r7, #6]
 800592e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b01      	cmp	r3, #1
 800593a:	d002      	beq.n	8005942 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800593c:	2302      	movs	r3, #2
 800593e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005940:	e135      	b.n	8005bae <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <HAL_SPI_Transmit+0x52>
 8005948:	88fb      	ldrh	r3, [r7, #6]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d102      	bne.n	8005954 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005952:	e12c      	b.n	8005bae <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2203      	movs	r2, #3
 8005958:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	88fa      	ldrh	r2, [r7, #6]
 800596c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	88fa      	ldrh	r2, [r7, #6]
 8005972:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800599e:	d107      	bne.n	80059b0 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ba:	2b40      	cmp	r3, #64	; 0x40
 80059bc:	d007      	beq.n	80059ce <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059d6:	d94b      	bls.n	8005a70 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <HAL_SPI_Transmit+0xea>
 80059e0:	8afb      	ldrh	r3, [r7, #22]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d13e      	bne.n	8005a64 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ea:	881a      	ldrh	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f6:	1c9a      	adds	r2, r3, #2
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	3b01      	subs	r3, #1
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a0a:	e02b      	b.n	8005a64 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d112      	bne.n	8005a40 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a1e:	881a      	ldrh	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2a:	1c9a      	adds	r2, r3, #2
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	3b01      	subs	r3, #1
 8005a38:	b29a      	uxth	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a3e:	e011      	b.n	8005a64 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a40:	f7fc fa7e 	bl	8001f40 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d803      	bhi.n	8005a58 <HAL_SPI_Transmit+0x15c>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a56:	d102      	bne.n	8005a5e <HAL_SPI_Transmit+0x162>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d102      	bne.n	8005a64 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a62:	e0a4      	b.n	8005bae <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1ce      	bne.n	8005a0c <HAL_SPI_Transmit+0x110>
 8005a6e:	e07c      	b.n	8005b6a <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d002      	beq.n	8005a7e <HAL_SPI_Transmit+0x182>
 8005a78:	8afb      	ldrh	r3, [r7, #22]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d170      	bne.n	8005b60 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d912      	bls.n	8005aae <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8c:	881a      	ldrh	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a98:	1c9a      	adds	r2, r3, #2
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b02      	subs	r3, #2
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aac:	e058      	b.n	8005b60 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	330c      	adds	r3, #12
 8005ab8:	7812      	ldrb	r2, [r2, #0]
 8005aba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac0:	1c5a      	adds	r2, r3, #1
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	3b01      	subs	r3, #1
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ad4:	e044      	b.n	8005b60 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d12b      	bne.n	8005b3c <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d912      	bls.n	8005b14 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af2:	881a      	ldrh	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afe:	1c9a      	adds	r2, r3, #2
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	3b02      	subs	r3, #2
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b12:	e025      	b.n	8005b60 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	330c      	adds	r3, #12
 8005b1e:	7812      	ldrb	r2, [r2, #0]
 8005b20:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b26:	1c5a      	adds	r2, r3, #1
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	3b01      	subs	r3, #1
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b3a:	e011      	b.n	8005b60 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b3c:	f7fc fa00 	bl	8001f40 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d803      	bhi.n	8005b54 <HAL_SPI_Transmit+0x258>
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b52:	d102      	bne.n	8005b5a <HAL_SPI_Transmit+0x25e>
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d102      	bne.n	8005b60 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b5e:	e026      	b.n	8005bae <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1b5      	bne.n	8005ad6 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b6a:	69ba      	ldr	r2, [r7, #24]
 8005b6c:	6839      	ldr	r1, [r7, #0]
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 fa8c 	bl	800608c <SPI_EndRxTxTransaction>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2220      	movs	r2, #32
 8005b7e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10a      	bne.n	8005b9e <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b88:	2300      	movs	r3, #0
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	613b      	str	r3, [r7, #16]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	613b      	str	r3, [r7, #16]
 8005b9c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d002      	beq.n	8005bac <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	77fb      	strb	r3, [r7, #31]
 8005baa:	e000      	b.n	8005bae <HAL_SPI_Transmit+0x2b2>
  }

error:
 8005bac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005bbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3720      	adds	r7, #32
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d101      	bne.n	8005be8 <HAL_SPI_Transmit_DMA+0x20>
 8005be4:	2302      	movs	r3, #2
 8005be6:	e0d0      	b.n	8005d8a <HAL_SPI_Transmit_DMA+0x1c2>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d002      	beq.n	8005c02 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c00:	e0be      	b.n	8005d80 <HAL_SPI_Transmit_DMA+0x1b8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <HAL_SPI_Transmit_DMA+0x46>
 8005c08:	88fb      	ldrh	r3, [r7, #6]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d102      	bne.n	8005c14 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c12:	e0b5      	b.n	8005d80 <HAL_SPI_Transmit_DMA+0x1b8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2203      	movs	r2, #3
 8005c18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	88fa      	ldrh	r2, [r7, #6]
 8005c2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	88fa      	ldrh	r2, [r7, #6]
 8005c32:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c5e:	d107      	bne.n	8005c70 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c74:	4a47      	ldr	r2, [pc, #284]	; (8005d94 <HAL_SPI_Transmit_DMA+0x1cc>)
 8005c76:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c7c:	4a46      	ldr	r2, [pc, #280]	; (8005d98 <HAL_SPI_Transmit_DMA+0x1d0>)
 8005c7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c84:	4a45      	ldr	r2, [pc, #276]	; (8005d9c <HAL_SPI_Transmit_DMA+0x1d4>)
 8005c86:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c9e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ca8:	d82d      	bhi.n	8005d06 <HAL_SPI_Transmit_DMA+0x13e>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb4:	d127      	bne.n	8005d06 <HAL_SPI_Transmit_DMA+0x13e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10f      	bne.n	8005ce4 <HAL_SPI_Transmit_DMA+0x11c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005cd2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	085b      	lsrs	r3, r3, #1
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ce2:	e010      	b.n	8005d06 <HAL_SPI_Transmit_DMA+0x13e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cf2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	085b      	lsrs	r3, r3, #1
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	3301      	adds	r3, #1
 8005d00:	b29a      	uxth	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0e:	4619      	mov	r1, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d1c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005d1e:	f7fe f9e7 	bl	80040f0 <HAL_DMA_Start_IT>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00c      	beq.n	8005d42 <HAL_SPI_Transmit_DMA+0x17a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d2c:	f043 0210 	orr.w	r2, r3, #16
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005d40:	e01e      	b.n	8005d80 <HAL_SPI_Transmit_DMA+0x1b8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4c:	2b40      	cmp	r3, #64	; 0x40
 8005d4e:	d007      	beq.n	8005d60 <HAL_SPI_Transmit_DMA+0x198>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d5e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0220 	orr.w	r2, r2, #32
 8005d6e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 0202 	orr.w	r2, r2, #2
 8005d7e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3718      	adds	r7, #24
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	08005e83 	.word	0x08005e83
 8005d98:	08005ddd 	.word	0x08005ddd
 8005d9c:	08005e9f 	.word	0x08005e9f

08005da0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dea:	f7fc f8a9 	bl	8001f40 <HAL_GetTick>
 8005dee:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b20      	cmp	r3, #32
 8005dfc:	d03b      	beq.n	8005e76 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0220 	bic.w	r2, r2, #32
 8005e0c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f022 0202 	bic.w	r2, r2, #2
 8005e1c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	2164      	movs	r1, #100	; 0x64
 8005e22:	6978      	ldr	r0, [r7, #20]
 8005e24:	f000 f932 	bl	800608c <SPI_EndRxTxTransaction>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d005      	beq.n	8005e3a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e32:	f043 0220 	orr.w	r2, r3, #32
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10a      	bne.n	8005e58 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e42:	2300      	movs	r3, #0
 8005e44:	60fb      	str	r3, [r7, #12]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	60fb      	str	r3, [r7, #12]
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005e6e:	6978      	ldr	r0, [r7, #20]
 8005e70:	f7ff ffaa 	bl	8005dc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005e74:	e002      	b.n	8005e7c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005e76:	6978      	ldr	r0, [r7, #20]
 8005e78:	f7ff ff92 	bl	8005da0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b084      	sub	sp, #16
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f7ff ff8f 	bl	8005db4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e96:	bf00      	nop
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f022 0203 	bic.w	r2, r2, #3
 8005eba:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ec0:	f043 0210 	orr.w	r2, r3, #16
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f7ff ff79 	bl	8005dc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ed6:	bf00      	nop
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b084      	sub	sp, #16
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	60f8      	str	r0, [r7, #12]
 8005ee6:	60b9      	str	r1, [r7, #8]
 8005ee8:	603b      	str	r3, [r7, #0]
 8005eea:	4613      	mov	r3, r2
 8005eec:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eee:	e04c      	b.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ef6:	d048      	beq.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005ef8:	f7fc f822 	bl	8001f40 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d902      	bls.n	8005f0e <SPI_WaitFlagStateUntilTimeout+0x30>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d13d      	bne.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f26:	d111      	bne.n	8005f4c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f30:	d004      	beq.n	8005f3c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f3a:	d107      	bne.n	8005f4c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f54:	d10f      	bne.n	8005f76 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f64:	601a      	str	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e00f      	b.n	8005faa <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	4013      	ands	r3, r2
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	bf0c      	ite	eq
 8005f9a:	2301      	moveq	r3, #1
 8005f9c:	2300      	movne	r3, #0
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	79fb      	ldrb	r3, [r7, #7]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d1a3      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b084      	sub	sp, #16
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	60f8      	str	r0, [r7, #12]
 8005fba:	60b9      	str	r1, [r7, #8]
 8005fbc:	607a      	str	r2, [r7, #4]
 8005fbe:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005fc0:	e057      	b.n	8006072 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005fc8:	d106      	bne.n	8005fd8 <SPI_WaitFifoStateUntilTimeout+0x26>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d103      	bne.n	8005fd8 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	330c      	adds	r3, #12
 8005fd6:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fde:	d048      	beq.n	8006072 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005fe0:	f7fb ffae 	bl	8001f40 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	683a      	ldr	r2, [r7, #0]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d902      	bls.n	8005ff6 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d13d      	bne.n	8006072 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006004:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800600e:	d111      	bne.n	8006034 <SPI_WaitFifoStateUntilTimeout+0x82>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006018:	d004      	beq.n	8006024 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006022:	d107      	bne.n	8006034 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006032:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006038:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800603c:	d10f      	bne.n	800605e <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800605c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e008      	b.n	8006084 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4013      	ands	r3, r2
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	429a      	cmp	r2, r3
 8006080:	d19f      	bne.n	8005fc2 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af02      	add	r7, sp, #8
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	2200      	movs	r2, #0
 80060a0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f7ff ff84 	bl	8005fb2 <SPI_WaitFifoStateUntilTimeout>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d007      	beq.n	80060c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060b4:	f043 0220 	orr.w	r2, r3, #32
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e027      	b.n	8006110 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	9300      	str	r3, [sp, #0]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2200      	movs	r2, #0
 80060c8:	2180      	movs	r1, #128	; 0x80
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f7ff ff07 	bl	8005ede <SPI_WaitFlagStateUntilTimeout>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d007      	beq.n	80060e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060da:	f043 0220 	orr.w	r2, r3, #32
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e014      	b.n	8006110 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	9300      	str	r3, [sp, #0]
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f7ff ff5d 	bl	8005fb2 <SPI_WaitFifoStateUntilTimeout>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d007      	beq.n	800610e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006102:	f043 0220 	orr.w	r2, r3, #32
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e000      	b.n	8006110 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e049      	b.n	80061be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d106      	bne.n	8006144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f7fb fdc0 	bl	8001cc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2202      	movs	r2, #2
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	3304      	adds	r3, #4
 8006154:	4619      	mov	r1, r3
 8006156:	4610      	mov	r0, r2
 8006158:	f000 fc24 	bl	80069a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3708      	adds	r7, #8
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
	...

080061c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d001      	beq.n	80061e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e019      	b.n	8006214 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689a      	ldr	r2, [r3, #8]
 80061ee:	4b0c      	ldr	r3, [pc, #48]	; (8006220 <HAL_TIM_Base_Start+0x58>)
 80061f0:	4013      	ands	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2b06      	cmp	r3, #6
 80061f8:	d00b      	beq.n	8006212 <HAL_TIM_Base_Start+0x4a>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006200:	d007      	beq.n	8006212 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f042 0201 	orr.w	r2, r2, #1
 8006210:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006212:	2300      	movs	r3, #0
}
 8006214:	4618      	mov	r0, r3
 8006216:	3714      	adds	r7, #20
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	00010007 	.word	0x00010007

08006224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006232:	b2db      	uxtb	r3, r3
 8006234:	2b01      	cmp	r3, #1
 8006236:	d001      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e021      	b.n	8006280 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68da      	ldr	r2, [r3, #12]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f042 0201 	orr.w	r2, r2, #1
 8006252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689a      	ldr	r2, [r3, #8]
 800625a:	4b0c      	ldr	r3, [pc, #48]	; (800628c <HAL_TIM_Base_Start_IT+0x68>)
 800625c:	4013      	ands	r3, r2
 800625e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2b06      	cmp	r3, #6
 8006264:	d00b      	beq.n	800627e <HAL_TIM_Base_Start_IT+0x5a>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800626c:	d007      	beq.n	800627e <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f042 0201 	orr.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	3714      	adds	r7, #20
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr
 800628c:	00010007 	.word	0x00010007

08006290 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b086      	sub	sp, #24
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d101      	bne.n	80062a4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e097      	b.n	80063d4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d106      	bne.n	80062be <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f7fb fca7 	bl	8001c0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2202      	movs	r2, #2
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6812      	ldr	r2, [r2, #0]
 80062d0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80062d4:	f023 0307 	bic.w	r3, r3, #7
 80062d8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	3304      	adds	r3, #4
 80062e2:	4619      	mov	r1, r3
 80062e4:	4610      	mov	r0, r2
 80062e6:	f000 fb5d 	bl	80069a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006312:	f023 0303 	bic.w	r3, r3, #3
 8006316:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	021b      	lsls	r3, r3, #8
 8006322:	4313      	orrs	r3, r2
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	4313      	orrs	r3, r2
 8006328:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006330:	f023 030c 	bic.w	r3, r3, #12
 8006334:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800633c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006340:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	68da      	ldr	r2, [r3, #12]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	69db      	ldr	r3, [r3, #28]
 800634a:	021b      	lsls	r3, r3, #8
 800634c:	4313      	orrs	r3, r2
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	4313      	orrs	r3, r2
 8006352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	011a      	lsls	r2, r3, #4
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	031b      	lsls	r3, r3, #12
 8006360:	4313      	orrs	r3, r2
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	4313      	orrs	r3, r2
 8006366:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800636e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006376:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	011b      	lsls	r3, r3, #4
 8006382:	4313      	orrs	r3, r2
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	4313      	orrs	r3, r2
 8006388:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3718      	adds	r7, #24
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d122      	bne.n	8006438 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d11b      	bne.n	8006438 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0202 	mvn.w	r2, #2
 8006408:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	f003 0303 	and.w	r3, r3, #3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 faa2 	bl	8006968 <HAL_TIM_IC_CaptureCallback>
 8006424:	e005      	b.n	8006432 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 fa94 	bl	8006954 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 faa5 	bl	800697c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	f003 0304 	and.w	r3, r3, #4
 8006442:	2b04      	cmp	r3, #4
 8006444:	d122      	bne.n	800648c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b04      	cmp	r3, #4
 8006452:	d11b      	bne.n	800648c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f06f 0204 	mvn.w	r2, #4
 800645c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2202      	movs	r2, #2
 8006462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fa78 	bl	8006968 <HAL_TIM_IC_CaptureCallback>
 8006478:	e005      	b.n	8006486 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 fa6a 	bl	8006954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fa7b 	bl	800697c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	f003 0308 	and.w	r3, r3, #8
 8006496:	2b08      	cmp	r3, #8
 8006498:	d122      	bne.n	80064e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d11b      	bne.n	80064e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f06f 0208 	mvn.w	r2, #8
 80064b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2204      	movs	r2, #4
 80064b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fa4e 	bl	8006968 <HAL_TIM_IC_CaptureCallback>
 80064cc:	e005      	b.n	80064da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fa40 	bl	8006954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 fa51 	bl	800697c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0310 	and.w	r3, r3, #16
 80064ea:	2b10      	cmp	r3, #16
 80064ec:	d122      	bne.n	8006534 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f003 0310 	and.w	r3, r3, #16
 80064f8:	2b10      	cmp	r3, #16
 80064fa:	d11b      	bne.n	8006534 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0210 	mvn.w	r2, #16
 8006504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2208      	movs	r2, #8
 800650a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 fa24 	bl	8006968 <HAL_TIM_IC_CaptureCallback>
 8006520:	e005      	b.n	800652e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fa16 	bl	8006954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fa27 	bl	800697c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b01      	cmp	r3, #1
 8006540:	d10e      	bne.n	8006560 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b01      	cmp	r3, #1
 800654e:	d107      	bne.n	8006560 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0201 	mvn.w	r2, #1
 8006558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f9f0 	bl	8006940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656a:	2b80      	cmp	r3, #128	; 0x80
 800656c:	d10e      	bne.n	800658c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006578:	2b80      	cmp	r3, #128	; 0x80
 800657a:	d107      	bne.n	800658c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fd5e 	bl	8007048 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006596:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800659a:	d10e      	bne.n	80065ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065a6:	2b80      	cmp	r3, #128	; 0x80
 80065a8:	d107      	bne.n	80065ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80065b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 fd51 	bl	800705c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	691b      	ldr	r3, [r3, #16]
 80065c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c4:	2b40      	cmp	r3, #64	; 0x40
 80065c6:	d10e      	bne.n	80065e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d2:	2b40      	cmp	r3, #64	; 0x40
 80065d4:	d107      	bne.n	80065e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 f9d5 	bl	8006990 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	f003 0320 	and.w	r3, r3, #32
 80065f0:	2b20      	cmp	r3, #32
 80065f2:	d10e      	bne.n	8006612 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f003 0320 	and.w	r3, r3, #32
 80065fe:	2b20      	cmp	r3, #32
 8006600:	d107      	bne.n	8006612 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f06f 0220 	mvn.w	r2, #32
 800660a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 fd11 	bl	8007034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800661c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006620:	d10f      	bne.n	8006642 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800662c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006630:	d107      	bne.n	8006642 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800663a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 fd17 	bl	8007070 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800664c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006650:	d10f      	bne.n	8006672 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800665c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006660:	d107      	bne.n	8006672 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800666a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 fd09 	bl	8007084 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800667c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006680:	d10f      	bne.n	80066a2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800668c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006690:	d107      	bne.n	80066a2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800669a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 fcfb 	bl	8007098 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80066b0:	d10f      	bne.n	80066d2 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80066c0:	d107      	bne.n	80066d2 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80066ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 fced 	bl	80070ac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066d2:	bf00      	nop
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
	...

080066dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d101      	bne.n	80066f4 <HAL_TIM_ConfigClockSource+0x18>
 80066f0:	2302      	movs	r3, #2
 80066f2:	e0d2      	b.n	800689a <HAL_TIM_ConfigClockSource+0x1be>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006712:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006716:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800671e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006730:	f000 80a9 	beq.w	8006886 <HAL_TIM_ConfigClockSource+0x1aa>
 8006734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006738:	d81a      	bhi.n	8006770 <HAL_TIM_ConfigClockSource+0x94>
 800673a:	2b30      	cmp	r3, #48	; 0x30
 800673c:	f000 809a 	beq.w	8006874 <HAL_TIM_ConfigClockSource+0x198>
 8006740:	2b30      	cmp	r3, #48	; 0x30
 8006742:	d809      	bhi.n	8006758 <HAL_TIM_ConfigClockSource+0x7c>
 8006744:	2b10      	cmp	r3, #16
 8006746:	f000 8095 	beq.w	8006874 <HAL_TIM_ConfigClockSource+0x198>
 800674a:	2b20      	cmp	r3, #32
 800674c:	f000 8092 	beq.w	8006874 <HAL_TIM_ConfigClockSource+0x198>
 8006750:	2b00      	cmp	r3, #0
 8006752:	f000 808f 	beq.w	8006874 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006756:	e097      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8006758:	2b50      	cmp	r3, #80	; 0x50
 800675a:	d05b      	beq.n	8006814 <HAL_TIM_ConfigClockSource+0x138>
 800675c:	2b50      	cmp	r3, #80	; 0x50
 800675e:	d802      	bhi.n	8006766 <HAL_TIM_ConfigClockSource+0x8a>
 8006760:	2b40      	cmp	r3, #64	; 0x40
 8006762:	d077      	beq.n	8006854 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006764:	e090      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8006766:	2b60      	cmp	r3, #96	; 0x60
 8006768:	d064      	beq.n	8006834 <HAL_TIM_ConfigClockSource+0x158>
 800676a:	2b70      	cmp	r3, #112	; 0x70
 800676c:	d028      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800676e:	e08b      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8006770:	4a4c      	ldr	r2, [pc, #304]	; (80068a4 <HAL_TIM_ConfigClockSource+0x1c8>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d07e      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
 8006776:	4a4b      	ldr	r2, [pc, #300]	; (80068a4 <HAL_TIM_ConfigClockSource+0x1c8>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d810      	bhi.n	800679e <HAL_TIM_ConfigClockSource+0xc2>
 800677c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006780:	d078      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
 8006782:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006786:	d803      	bhi.n	8006790 <HAL_TIM_ConfigClockSource+0xb4>
 8006788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800678c:	d02f      	beq.n	80067ee <HAL_TIM_ConfigClockSource+0x112>
      break;
 800678e:	e07b      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8006790:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006794:	d06e      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
 8006796:	4a44      	ldr	r2, [pc, #272]	; (80068a8 <HAL_TIM_ConfigClockSource+0x1cc>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d06b      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800679c:	e074      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800679e:	4a43      	ldr	r2, [pc, #268]	; (80068ac <HAL_TIM_ConfigClockSource+0x1d0>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d067      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
 80067a4:	4a41      	ldr	r2, [pc, #260]	; (80068ac <HAL_TIM_ConfigClockSource+0x1d0>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d803      	bhi.n	80067b2 <HAL_TIM_ConfigClockSource+0xd6>
 80067aa:	4a41      	ldr	r2, [pc, #260]	; (80068b0 <HAL_TIM_ConfigClockSource+0x1d4>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d061      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
      break;
 80067b0:	e06a      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80067b2:	4a40      	ldr	r2, [pc, #256]	; (80068b4 <HAL_TIM_ConfigClockSource+0x1d8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d05d      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
 80067b8:	4a3f      	ldr	r2, [pc, #252]	; (80068b8 <HAL_TIM_ConfigClockSource+0x1dc>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d05a      	beq.n	8006874 <HAL_TIM_ConfigClockSource+0x198>
      break;
 80067be:	e063      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6818      	ldr	r0, [r3, #0]
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	6899      	ldr	r1, [r3, #8]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	685a      	ldr	r2, [r3, #4]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f000 fac8 	bl	8006d64 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067e2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	609a      	str	r2, [r3, #8]
      break;
 80067ec:	e04c      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6818      	ldr	r0, [r3, #0]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	6899      	ldr	r1, [r3, #8]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f000 fab1 	bl	8006d64 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689a      	ldr	r2, [r3, #8]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006810:	609a      	str	r2, [r3, #8]
      break;
 8006812:	e039      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6818      	ldr	r0, [r3, #0]
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	6859      	ldr	r1, [r3, #4]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	461a      	mov	r2, r3
 8006822:	f000 fa23 	bl	8006c6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2150      	movs	r1, #80	; 0x50
 800682c:	4618      	mov	r0, r3
 800682e:	f000 fa7c 	bl	8006d2a <TIM_ITRx_SetConfig>
      break;
 8006832:	e029      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6818      	ldr	r0, [r3, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	6859      	ldr	r1, [r3, #4]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	461a      	mov	r2, r3
 8006842:	f000 fa42 	bl	8006cca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2160      	movs	r1, #96	; 0x60
 800684c:	4618      	mov	r0, r3
 800684e:	f000 fa6c 	bl	8006d2a <TIM_ITRx_SetConfig>
      break;
 8006852:	e019      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6818      	ldr	r0, [r3, #0]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	6859      	ldr	r1, [r3, #4]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	461a      	mov	r2, r3
 8006862:	f000 fa03 	bl	8006c6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2140      	movs	r1, #64	; 0x40
 800686c:	4618      	mov	r0, r3
 800686e:	f000 fa5c 	bl	8006d2a <TIM_ITRx_SetConfig>
      break;
 8006872:	e009      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f000 fa53 	bl	8006d2a <TIM_ITRx_SetConfig>
      break;
 8006884:	e000      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 8006886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3710      	adds	r7, #16
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	00100030 	.word	0x00100030
 80068a8:	00100020 	.word	0x00100020
 80068ac:	00100050 	.word	0x00100050
 80068b0:	00100040 	.word	0x00100040
 80068b4:	00100060 	.word	0x00100060
 80068b8:	00100070 	.word	0x00100070

080068bc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d101      	bne.n	80068d4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80068d0:	2302      	movs	r3, #2
 80068d2:	e031      	b.n	8006938 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80068e4:	6839      	ldr	r1, [r7, #0]
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f904 	bl	8006af4 <TIM_SlaveTimer_SetConfig>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d009      	beq.n	8006906 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e018      	b.n	8006938 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68da      	ldr	r2, [r3, #12]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006914:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006924:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3708      	adds	r7, #8
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a46      	ldr	r2, [pc, #280]	; (8006ad0 <TIM_Base_SetConfig+0x12c>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d017      	beq.n	80069ec <TIM_Base_SetConfig+0x48>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069c2:	d013      	beq.n	80069ec <TIM_Base_SetConfig+0x48>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a43      	ldr	r2, [pc, #268]	; (8006ad4 <TIM_Base_SetConfig+0x130>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d00f      	beq.n	80069ec <TIM_Base_SetConfig+0x48>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a42      	ldr	r2, [pc, #264]	; (8006ad8 <TIM_Base_SetConfig+0x134>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d00b      	beq.n	80069ec <TIM_Base_SetConfig+0x48>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a41      	ldr	r2, [pc, #260]	; (8006adc <TIM_Base_SetConfig+0x138>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d007      	beq.n	80069ec <TIM_Base_SetConfig+0x48>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a40      	ldr	r2, [pc, #256]	; (8006ae0 <TIM_Base_SetConfig+0x13c>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_Base_SetConfig+0x48>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a3f      	ldr	r2, [pc, #252]	; (8006ae4 <TIM_Base_SetConfig+0x140>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d108      	bne.n	80069fe <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a33      	ldr	r2, [pc, #204]	; (8006ad0 <TIM_Base_SetConfig+0x12c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d023      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a0c:	d01f      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a30      	ldr	r2, [pc, #192]	; (8006ad4 <TIM_Base_SetConfig+0x130>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d01b      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a2f      	ldr	r2, [pc, #188]	; (8006ad8 <TIM_Base_SetConfig+0x134>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d017      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a2e      	ldr	r2, [pc, #184]	; (8006adc <TIM_Base_SetConfig+0x138>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d013      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2d      	ldr	r2, [pc, #180]	; (8006ae0 <TIM_Base_SetConfig+0x13c>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00f      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a2d      	ldr	r2, [pc, #180]	; (8006ae8 <TIM_Base_SetConfig+0x144>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d00b      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a2c      	ldr	r2, [pc, #176]	; (8006aec <TIM_Base_SetConfig+0x148>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d007      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a2b      	ldr	r2, [pc, #172]	; (8006af0 <TIM_Base_SetConfig+0x14c>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d003      	beq.n	8006a4e <TIM_Base_SetConfig+0xaa>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a26      	ldr	r2, [pc, #152]	; (8006ae4 <TIM_Base_SetConfig+0x140>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d108      	bne.n	8006a60 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	689a      	ldr	r2, [r3, #8]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a12      	ldr	r2, [pc, #72]	; (8006ad0 <TIM_Base_SetConfig+0x12c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d013      	beq.n	8006ab4 <TIM_Base_SetConfig+0x110>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a14      	ldr	r2, [pc, #80]	; (8006ae0 <TIM_Base_SetConfig+0x13c>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d00f      	beq.n	8006ab4 <TIM_Base_SetConfig+0x110>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a14      	ldr	r2, [pc, #80]	; (8006ae8 <TIM_Base_SetConfig+0x144>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00b      	beq.n	8006ab4 <TIM_Base_SetConfig+0x110>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a13      	ldr	r2, [pc, #76]	; (8006aec <TIM_Base_SetConfig+0x148>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d007      	beq.n	8006ab4 <TIM_Base_SetConfig+0x110>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a12      	ldr	r2, [pc, #72]	; (8006af0 <TIM_Base_SetConfig+0x14c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d003      	beq.n	8006ab4 <TIM_Base_SetConfig+0x110>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a0d      	ldr	r2, [pc, #52]	; (8006ae4 <TIM_Base_SetConfig+0x140>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d103      	bne.n	8006abc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	691a      	ldr	r2, [r3, #16]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	615a      	str	r2, [r3, #20]
}
 8006ac2:	bf00      	nop
 8006ac4:	3714      	adds	r7, #20
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40012c00 	.word	0x40012c00
 8006ad4:	40000400 	.word	0x40000400
 8006ad8:	40000800 	.word	0x40000800
 8006adc:	40000c00 	.word	0x40000c00
 8006ae0:	40013400 	.word	0x40013400
 8006ae4:	40015000 	.word	0x40015000
 8006ae8:	40014000 	.word	0x40014000
 8006aec:	40014400 	.word	0x40014400
 8006af0:	40014800 	.word	0x40014800

08006af4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b086      	sub	sp, #24
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006b0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b10:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	697a      	ldr	r2, [r7, #20]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b22:	f023 0307 	bic.w	r3, r3, #7
 8006b26:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	697a      	ldr	r2, [r7, #20]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	2b70      	cmp	r3, #112	; 0x70
 8006b40:	d034      	beq.n	8006bac <TIM_SlaveTimer_SetConfig+0xb8>
 8006b42:	2b70      	cmp	r3, #112	; 0x70
 8006b44:	d811      	bhi.n	8006b6a <TIM_SlaveTimer_SetConfig+0x76>
 8006b46:	2b30      	cmp	r3, #48	; 0x30
 8006b48:	d07d      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b4a:	2b30      	cmp	r3, #48	; 0x30
 8006b4c:	d806      	bhi.n	8006b5c <TIM_SlaveTimer_SetConfig+0x68>
 8006b4e:	2b10      	cmp	r3, #16
 8006b50:	d079      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b52:	2b20      	cmp	r3, #32
 8006b54:	d077      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d075      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 8006b5a:	e075      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8006b5c:	2b50      	cmp	r3, #80	; 0x50
 8006b5e:	d05e      	beq.n	8006c1e <TIM_SlaveTimer_SetConfig+0x12a>
 8006b60:	2b60      	cmp	r3, #96	; 0x60
 8006b62:	d066      	beq.n	8006c32 <TIM_SlaveTimer_SetConfig+0x13e>
 8006b64:	2b40      	cmp	r3, #64	; 0x40
 8006b66:	d02c      	beq.n	8006bc2 <TIM_SlaveTimer_SetConfig+0xce>
      break;
 8006b68:	e06e      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8006b6a:	4a3a      	ldr	r2, [pc, #232]	; (8006c54 <TIM_SlaveTimer_SetConfig+0x160>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d06a      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b70:	4a38      	ldr	r2, [pc, #224]	; (8006c54 <TIM_SlaveTimer_SetConfig+0x160>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d809      	bhi.n	8006b8a <TIM_SlaveTimer_SetConfig+0x96>
 8006b76:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006b7a:	d064      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b7c:	4a36      	ldr	r2, [pc, #216]	; (8006c58 <TIM_SlaveTimer_SetConfig+0x164>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d061      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b86:	d05e      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8006b88:	e05e      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8006b8a:	4a34      	ldr	r2, [pc, #208]	; (8006c5c <TIM_SlaveTimer_SetConfig+0x168>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d05a      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006b90:	4a32      	ldr	r2, [pc, #200]	; (8006c5c <TIM_SlaveTimer_SetConfig+0x168>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d803      	bhi.n	8006b9e <TIM_SlaveTimer_SetConfig+0xaa>
 8006b96:	4a32      	ldr	r2, [pc, #200]	; (8006c60 <TIM_SlaveTimer_SetConfig+0x16c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d054      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8006b9c:	e054      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8006b9e:	4a31      	ldr	r2, [pc, #196]	; (8006c64 <TIM_SlaveTimer_SetConfig+0x170>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d050      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
 8006ba4:	4a30      	ldr	r2, [pc, #192]	; (8006c68 <TIM_SlaveTimer_SetConfig+0x174>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d04d      	beq.n	8006c46 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8006baa:	e04d      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6818      	ldr	r0, [r3, #0]
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	68d9      	ldr	r1, [r3, #12]
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	689a      	ldr	r2, [r3, #8]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	f000 f8d2 	bl	8006d64 <TIM_ETR_SetConfig>
      break;
 8006bc0:	e042      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b05      	cmp	r3, #5
 8006bc8:	d004      	beq.n	8006bd4 <TIM_SlaveTimer_SetConfig+0xe0>
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8006bd2:	d101      	bne.n	8006bd8 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e038      	b.n	8006c4a <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	6a1a      	ldr	r2, [r3, #32]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f022 0201 	bic.w	r2, r2, #1
 8006bee:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bfe:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	011b      	lsls	r3, r3, #4
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	693a      	ldr	r2, [r7, #16]
 8006c1a:	621a      	str	r2, [r3, #32]
      break;
 8006c1c:	e014      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	6899      	ldr	r1, [r3, #8]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	f000 f81e 	bl	8006c6c <TIM_TI1_ConfigInputStage>
      break;
 8006c30:	e00a      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6818      	ldr	r0, [r3, #0]
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	6899      	ldr	r1, [r3, #8]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	f000 f843 	bl	8006cca <TIM_TI2_ConfigInputStage>
      break;
 8006c44:	e000      	b.n	8006c48 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 8006c46:	bf00      	nop
  }
  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3718      	adds	r7, #24
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	00100030 	.word	0x00100030
 8006c58:	00100020 	.word	0x00100020
 8006c5c:	00100050 	.word	0x00100050
 8006c60:	00100040 	.word	0x00100040
 8006c64:	00100060 	.word	0x00100060
 8006c68:	00100070 	.word	0x00100070

08006c6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a1b      	ldr	r3, [r3, #32]
 8006c7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	f023 0201 	bic.w	r2, r3, #1
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	699b      	ldr	r3, [r3, #24]
 8006c8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	011b      	lsls	r3, r3, #4
 8006c9c:	693a      	ldr	r2, [r7, #16]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	f023 030a 	bic.w	r3, r3, #10
 8006ca8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	621a      	str	r2, [r3, #32]
}
 8006cbe:	bf00      	nop
 8006cc0:	371c      	adds	r7, #28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b087      	sub	sp, #28
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	60f8      	str	r0, [r7, #12]
 8006cd2:	60b9      	str	r1, [r7, #8]
 8006cd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	f023 0210 	bic.w	r2, r3, #16
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6a1b      	ldr	r3, [r3, #32]
 8006cec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cf4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	031b      	lsls	r3, r3, #12
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	011b      	lsls	r3, r3, #4
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	621a      	str	r2, [r3, #32]
}
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b085      	sub	sp, #20
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
 8006d32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	f043 0307 	orr.w	r3, r3, #7
 8006d50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	609a      	str	r2, [r3, #8]
}
 8006d58:	bf00      	nop
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
 8006d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	021a      	lsls	r2, r3, #8
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	431a      	orrs	r2, r3
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	609a      	str	r2, [r3, #8]
}
 8006d98:	bf00      	nop
 8006d9a:	371c      	adds	r7, #28
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d101      	bne.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006db8:	2302      	movs	r3, #2
 8006dba:	e074      	b.n	8006ea6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a34      	ldr	r2, [pc, #208]	; (8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d009      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a33      	ldr	r2, [pc, #204]	; (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d004      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a31      	ldr	r2, [pc, #196]	; (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d108      	bne.n	8006e0c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e00:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a21      	ldr	r2, [pc, #132]	; (8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d022      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e3c:	d01d      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a1f      	ldr	r2, [pc, #124]	; (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d018      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a1d      	ldr	r2, [pc, #116]	; (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d013      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a1c      	ldr	r2, [pc, #112]	; (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d00e      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a15      	ldr	r2, [pc, #84]	; (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d009      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a18      	ldr	r2, [pc, #96]	; (8006ecc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d004      	beq.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a11      	ldr	r2, [pc, #68]	; (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d10c      	bne.n	8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3714      	adds	r7, #20
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40012c00 	.word	0x40012c00
 8006eb8:	40013400 	.word	0x40013400
 8006ebc:	40015000 	.word	0x40015000
 8006ec0:	40000400 	.word	0x40000400
 8006ec4:	40000800 	.word	0x40000800
 8006ec8:	40000c00 	.word	0x40000c00
 8006ecc:	40014000 	.word	0x40014000

08006ed0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006eda:	2300      	movs	r3, #0
 8006edc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d101      	bne.n	8006eec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e096      	b.n	800701a <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	695b      	ldr	r3, [r3, #20]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f52:	4313      	orrs	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	041b      	lsls	r3, r3, #16
 8006f62:	4313      	orrs	r3, r2
 8006f64:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a2f      	ldr	r2, [pc, #188]	; (8007028 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d009      	beq.n	8006f84 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a2d      	ldr	r2, [pc, #180]	; (800702c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d004      	beq.n	8006f84 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a2c      	ldr	r2, [pc, #176]	; (8007030 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d106      	bne.n	8006f92 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	69db      	ldr	r3, [r3, #28]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a24      	ldr	r2, [pc, #144]	; (8007028 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d009      	beq.n	8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a22      	ldr	r2, [pc, #136]	; (800702c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d004      	beq.n	8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a21      	ldr	r2, [pc, #132]	; (8007030 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d12b      	bne.n	8007008 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fba:	051b      	lsls	r3, r3, #20
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a11      	ldr	r2, [pc, #68]	; (8007028 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d009      	beq.n	8006ffa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a10      	ldr	r2, [pc, #64]	; (800702c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d004      	beq.n	8006ffa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a0e      	ldr	r2, [pc, #56]	; (8007030 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d106      	bne.n	8007008 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007004:	4313      	orrs	r3, r2
 8007006:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3714      	adds	r7, #20
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	40012c00 	.word	0x40012c00
 800702c:	40013400 	.word	0x40013400
 8007030:	40015000 	.word	0x40015000

08007034 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <LL_EXTI_EnableIT_0_31>:
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80070c8:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	4904      	ldr	r1, [pc, #16]	; (80070e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	600b      	str	r3, [r1, #0]
}
 80070d4:	bf00      	nop
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr
 80070e0:	40010400 	.word	0x40010400

080070e4 <LL_EXTI_EnableIT_32_63>:
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80070ec:	4b05      	ldr	r3, [pc, #20]	; (8007104 <LL_EXTI_EnableIT_32_63+0x20>)
 80070ee:	6a1a      	ldr	r2, [r3, #32]
 80070f0:	4904      	ldr	r1, [pc, #16]	; (8007104 <LL_EXTI_EnableIT_32_63+0x20>)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	620b      	str	r3, [r1, #32]
}
 80070f8:	bf00      	nop
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr
 8007104:	40010400 	.word	0x40010400

08007108 <LL_EXTI_DisableIT_0_31>:
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007110:	4b06      	ldr	r3, [pc, #24]	; (800712c <LL_EXTI_DisableIT_0_31+0x24>)
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	43db      	mvns	r3, r3
 8007118:	4904      	ldr	r1, [pc, #16]	; (800712c <LL_EXTI_DisableIT_0_31+0x24>)
 800711a:	4013      	ands	r3, r2
 800711c:	600b      	str	r3, [r1, #0]
}
 800711e:	bf00      	nop
 8007120:	370c      	adds	r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	40010400 	.word	0x40010400

08007130 <LL_EXTI_DisableIT_32_63>:
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8007138:	4b06      	ldr	r3, [pc, #24]	; (8007154 <LL_EXTI_DisableIT_32_63+0x24>)
 800713a:	6a1a      	ldr	r2, [r3, #32]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	43db      	mvns	r3, r3
 8007140:	4904      	ldr	r1, [pc, #16]	; (8007154 <LL_EXTI_DisableIT_32_63+0x24>)
 8007142:	4013      	ands	r3, r2
 8007144:	620b      	str	r3, [r1, #32]
}
 8007146:	bf00      	nop
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	40010400 	.word	0x40010400

08007158 <LL_EXTI_EnableEvent_0_31>:
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007160:	4b05      	ldr	r3, [pc, #20]	; (8007178 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007162:	685a      	ldr	r2, [r3, #4]
 8007164:	4904      	ldr	r1, [pc, #16]	; (8007178 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4313      	orrs	r3, r2
 800716a:	604b      	str	r3, [r1, #4]
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr
 8007178:	40010400 	.word	0x40010400

0800717c <LL_EXTI_EnableEvent_32_63>:
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8007184:	4b05      	ldr	r3, [pc, #20]	; (800719c <LL_EXTI_EnableEvent_32_63+0x20>)
 8007186:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007188:	4904      	ldr	r1, [pc, #16]	; (800719c <LL_EXTI_EnableEvent_32_63+0x20>)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4313      	orrs	r3, r2
 800718e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	40010400 	.word	0x40010400

080071a0 <LL_EXTI_DisableEvent_0_31>:
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80071a8:	4b06      	ldr	r3, [pc, #24]	; (80071c4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	43db      	mvns	r3, r3
 80071b0:	4904      	ldr	r1, [pc, #16]	; (80071c4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80071b2:	4013      	ands	r3, r2
 80071b4:	604b      	str	r3, [r1, #4]
}
 80071b6:	bf00      	nop
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	40010400 	.word	0x40010400

080071c8 <LL_EXTI_DisableEvent_32_63>:
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80071d0:	4b06      	ldr	r3, [pc, #24]	; (80071ec <LL_EXTI_DisableEvent_32_63+0x24>)
 80071d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	43db      	mvns	r3, r3
 80071d8:	4904      	ldr	r1, [pc, #16]	; (80071ec <LL_EXTI_DisableEvent_32_63+0x24>)
 80071da:	4013      	ands	r3, r2
 80071dc:	624b      	str	r3, [r1, #36]	; 0x24
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	40010400 	.word	0x40010400

080071f0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80071f8:	4b05      	ldr	r3, [pc, #20]	; (8007210 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80071fa:	689a      	ldr	r2, [r3, #8]
 80071fc:	4904      	ldr	r1, [pc, #16]	; (8007210 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4313      	orrs	r3, r2
 8007202:	608b      	str	r3, [r1, #8]
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr
 8007210:	40010400 	.word	0x40010400

08007214 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800721c:	4b05      	ldr	r3, [pc, #20]	; (8007234 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800721e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007220:	4904      	ldr	r1, [pc, #16]	; (8007234 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4313      	orrs	r3, r2
 8007226:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr
 8007234:	40010400 	.word	0x40010400

08007238 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007240:	4b06      	ldr	r3, [pc, #24]	; (800725c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007242:	689a      	ldr	r2, [r3, #8]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	43db      	mvns	r3, r3
 8007248:	4904      	ldr	r1, [pc, #16]	; (800725c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800724a:	4013      	ands	r3, r2
 800724c:	608b      	str	r3, [r1, #8]
}
 800724e:	bf00      	nop
 8007250:	370c      	adds	r7, #12
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	40010400 	.word	0x40010400

08007260 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8007268:	4b06      	ldr	r3, [pc, #24]	; (8007284 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800726a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	43db      	mvns	r3, r3
 8007270:	4904      	ldr	r1, [pc, #16]	; (8007284 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8007272:	4013      	ands	r3, r2
 8007274:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007276:	bf00      	nop
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	40010400 	.word	0x40010400

08007288 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8007290:	4b05      	ldr	r3, [pc, #20]	; (80072a8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007292:	68da      	ldr	r2, [r3, #12]
 8007294:	4904      	ldr	r1, [pc, #16]	; (80072a8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4313      	orrs	r3, r2
 800729a:	60cb      	str	r3, [r1, #12]
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	40010400 	.word	0x40010400

080072ac <LL_EXTI_EnableFallingTrig_32_63>:
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80072b4:	4b05      	ldr	r3, [pc, #20]	; (80072cc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80072b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b8:	4904      	ldr	r1, [pc, #16]	; (80072cc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4313      	orrs	r3, r2
 80072be:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr
 80072cc:	40010400 	.word	0x40010400

080072d0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80072d8:	4b06      	ldr	r3, [pc, #24]	; (80072f4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80072da:	68da      	ldr	r2, [r3, #12]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	43db      	mvns	r3, r3
 80072e0:	4904      	ldr	r1, [pc, #16]	; (80072f4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80072e2:	4013      	ands	r3, r2
 80072e4:	60cb      	str	r3, [r1, #12]
}
 80072e6:	bf00      	nop
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	40010400 	.word	0x40010400

080072f8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8007300:	4b06      	ldr	r3, [pc, #24]	; (800731c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8007302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	43db      	mvns	r3, r3
 8007308:	4904      	ldr	r1, [pc, #16]	; (800731c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800730a:	4013      	ands	r3, r2
 800730c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800730e:	bf00      	nop
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40010400 	.word	0x40010400

08007320 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8007328:	2300      	movs	r3, #0
 800732a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	7a1b      	ldrb	r3, [r3, #8]
 8007330:	2b00      	cmp	r3, #0
 8007332:	f000 80c8 	beq.w	80074c6 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d05d      	beq.n	80073fa <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	7a5b      	ldrb	r3, [r3, #9]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d00e      	beq.n	8007364 <LL_EXTI_Init+0x44>
 8007346:	2b02      	cmp	r3, #2
 8007348:	d017      	beq.n	800737a <LL_EXTI_Init+0x5a>
 800734a:	2b00      	cmp	r3, #0
 800734c:	d120      	bne.n	8007390 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4618      	mov	r0, r3
 8007354:	f7ff ff24 	bl	80071a0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4618      	mov	r0, r3
 800735e:	f7ff feaf 	bl	80070c0 <LL_EXTI_EnableIT_0_31>
          break;
 8007362:	e018      	b.n	8007396 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fecd 	bl	8007108 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4618      	mov	r0, r3
 8007374:	f7ff fef0 	bl	8007158 <LL_EXTI_EnableEvent_0_31>
          break;
 8007378:	e00d      	b.n	8007396 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4618      	mov	r0, r3
 8007380:	f7ff fe9e 	bl	80070c0 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4618      	mov	r0, r3
 800738a:	f7ff fee5 	bl	8007158 <LL_EXTI_EnableEvent_0_31>
          break;
 800738e:	e002      	b.n	8007396 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8007390:	2301      	movs	r3, #1
 8007392:	60fb      	str	r3, [r7, #12]
          break;
 8007394:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	7a9b      	ldrb	r3, [r3, #10]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d02d      	beq.n	80073fa <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	7a9b      	ldrb	r3, [r3, #10]
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d00e      	beq.n	80073c4 <LL_EXTI_Init+0xa4>
 80073a6:	2b03      	cmp	r3, #3
 80073a8:	d017      	beq.n	80073da <LL_EXTI_Init+0xba>
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d120      	bne.n	80073f0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7ff ff8c 	bl	80072d0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4618      	mov	r0, r3
 80073be:	f7ff ff17 	bl	80071f0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80073c2:	e01b      	b.n	80073fc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7ff ff35 	bl	8007238 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7ff ff58 	bl	8007288 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80073d8:	e010      	b.n	80073fc <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4618      	mov	r0, r3
 80073e0:	f7ff ff06 	bl	80071f0 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7ff ff4d 	bl	8007288 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80073ee:	e005      	b.n	80073fc <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f043 0302 	orr.w	r3, r3, #2
 80073f6:	60fb      	str	r3, [r7, #12]
            break;
 80073f8:	e000      	b.n	80073fc <LL_EXTI_Init+0xdc>
        }
      }
 80073fa:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d075      	beq.n	80074f0 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	7a5b      	ldrb	r3, [r3, #9]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d00e      	beq.n	800742a <LL_EXTI_Init+0x10a>
 800740c:	2b02      	cmp	r3, #2
 800740e:	d017      	beq.n	8007440 <LL_EXTI_Init+0x120>
 8007410:	2b00      	cmp	r3, #0
 8007412:	d120      	bne.n	8007456 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	4618      	mov	r0, r3
 800741a:	f7ff fed5 	bl	80071c8 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	4618      	mov	r0, r3
 8007424:	f7ff fe5e 	bl	80070e4 <LL_EXTI_EnableIT_32_63>
          break;
 8007428:	e01a      	b.n	8007460 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	4618      	mov	r0, r3
 8007430:	f7ff fe7e 	bl	8007130 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	4618      	mov	r0, r3
 800743a:	f7ff fe9f 	bl	800717c <LL_EXTI_EnableEvent_32_63>
          break;
 800743e:	e00f      	b.n	8007460 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	4618      	mov	r0, r3
 8007446:	f7ff fe4d 	bl	80070e4 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	4618      	mov	r0, r3
 8007450:	f7ff fe94 	bl	800717c <LL_EXTI_EnableEvent_32_63>
          break;
 8007454:	e004      	b.n	8007460 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f043 0304 	orr.w	r3, r3, #4
 800745c:	60fb      	str	r3, [r7, #12]
          break;
 800745e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	7a9b      	ldrb	r3, [r3, #10]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d043      	beq.n	80074f0 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	7a9b      	ldrb	r3, [r3, #10]
 800746c:	2b02      	cmp	r3, #2
 800746e:	d00e      	beq.n	800748e <LL_EXTI_Init+0x16e>
 8007470:	2b03      	cmp	r3, #3
 8007472:	d017      	beq.n	80074a4 <LL_EXTI_Init+0x184>
 8007474:	2b01      	cmp	r3, #1
 8007476:	d120      	bne.n	80074ba <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	4618      	mov	r0, r3
 800747e:	f7ff ff3b 	bl	80072f8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	4618      	mov	r0, r3
 8007488:	f7ff fec4 	bl	8007214 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800748c:	e031      	b.n	80074f2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	4618      	mov	r0, r3
 8007494:	f7ff fee4 	bl	8007260 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	4618      	mov	r0, r3
 800749e:	f7ff ff05 	bl	80072ac <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80074a2:	e026      	b.n	80074f2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7ff feb3 	bl	8007214 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7ff fefa 	bl	80072ac <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80074b8:	e01b      	b.n	80074f2 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f043 0305 	orr.w	r3, r3, #5
 80074c0:	60fb      	str	r3, [r7, #12]
            break;
 80074c2:	bf00      	nop
 80074c4:	e015      	b.n	80074f2 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7ff fe1c 	bl	8007108 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7ff fe63 	bl	80071a0 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	4618      	mov	r0, r3
 80074e0:	f7ff fe26 	bl	8007130 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7ff fe6d 	bl	80071c8 <LL_EXTI_DisableEvent_32_63>
 80074ee:	e000      	b.n	80074f2 <LL_EXTI_Init+0x1d2>
      }
 80074f0:	bf00      	nop
  }

  return status;
 80074f2:	68fb      	ldr	r3, [r7, #12]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <LL_GPIO_SetPinMode>:
{
 80074fc:	b480      	push	{r7}
 80074fe:	b089      	sub	sp, #36	; 0x24
 8007500:	af00      	add	r7, sp, #0
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	fa93 f3a3 	rbit	r3, r3
 8007516:	613b      	str	r3, [r7, #16]
  return result;
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	fab3 f383 	clz	r3, r3
 800751e:	b2db      	uxtb	r3, r3
 8007520:	005b      	lsls	r3, r3, #1
 8007522:	2103      	movs	r1, #3
 8007524:	fa01 f303 	lsl.w	r3, r1, r3
 8007528:	43db      	mvns	r3, r3
 800752a:	401a      	ands	r2, r3
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	fa93 f3a3 	rbit	r3, r3
 8007536:	61bb      	str	r3, [r7, #24]
  return result;
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	fab3 f383 	clz	r3, r3
 800753e:	b2db      	uxtb	r3, r3
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	6879      	ldr	r1, [r7, #4]
 8007544:	fa01 f303 	lsl.w	r3, r1, r3
 8007548:	431a      	orrs	r2, r3
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	601a      	str	r2, [r3, #0]
}
 800754e:	bf00      	nop
 8007550:	3724      	adds	r7, #36	; 0x24
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <LL_GPIO_SetPinOutputType>:
{
 800755a:	b480      	push	{r7}
 800755c:	b085      	sub	sp, #20
 800755e:	af00      	add	r7, sp, #0
 8007560:	60f8      	str	r0, [r7, #12]
 8007562:	60b9      	str	r1, [r7, #8]
 8007564:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	685a      	ldr	r2, [r3, #4]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	43db      	mvns	r3, r3
 800756e:	401a      	ands	r2, r3
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	6879      	ldr	r1, [r7, #4]
 8007574:	fb01 f303 	mul.w	r3, r1, r3
 8007578:	431a      	orrs	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	605a      	str	r2, [r3, #4]
}
 800757e:	bf00      	nop
 8007580:	3714      	adds	r7, #20
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <LL_GPIO_SetPinSpeed>:
{
 800758a:	b480      	push	{r7}
 800758c:	b089      	sub	sp, #36	; 0x24
 800758e:	af00      	add	r7, sp, #0
 8007590:	60f8      	str	r0, [r7, #12]
 8007592:	60b9      	str	r1, [r7, #8]
 8007594:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	689a      	ldr	r2, [r3, #8]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	fa93 f3a3 	rbit	r3, r3
 80075a4:	613b      	str	r3, [r7, #16]
  return result;
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	fab3 f383 	clz	r3, r3
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	2103      	movs	r1, #3
 80075b2:	fa01 f303 	lsl.w	r3, r1, r3
 80075b6:	43db      	mvns	r3, r3
 80075b8:	401a      	ands	r2, r3
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	fa93 f3a3 	rbit	r3, r3
 80075c4:	61bb      	str	r3, [r7, #24]
  return result;
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	fab3 f383 	clz	r3, r3
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	005b      	lsls	r3, r3, #1
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	fa01 f303 	lsl.w	r3, r1, r3
 80075d6:	431a      	orrs	r2, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	609a      	str	r2, [r3, #8]
}
 80075dc:	bf00      	nop
 80075de:	3724      	adds	r7, #36	; 0x24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <LL_GPIO_SetPinPull>:
{
 80075e8:	b480      	push	{r7}
 80075ea:	b089      	sub	sp, #36	; 0x24
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	68da      	ldr	r2, [r3, #12]
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	fa93 f3a3 	rbit	r3, r3
 8007602:	613b      	str	r3, [r7, #16]
  return result;
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	fab3 f383 	clz	r3, r3
 800760a:	b2db      	uxtb	r3, r3
 800760c:	005b      	lsls	r3, r3, #1
 800760e:	2103      	movs	r1, #3
 8007610:	fa01 f303 	lsl.w	r3, r1, r3
 8007614:	43db      	mvns	r3, r3
 8007616:	401a      	ands	r2, r3
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	fa93 f3a3 	rbit	r3, r3
 8007622:	61bb      	str	r3, [r7, #24]
  return result;
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	fab3 f383 	clz	r3, r3
 800762a:	b2db      	uxtb	r3, r3
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	6879      	ldr	r1, [r7, #4]
 8007630:	fa01 f303 	lsl.w	r3, r1, r3
 8007634:	431a      	orrs	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	60da      	str	r2, [r3, #12]
}
 800763a:	bf00      	nop
 800763c:	3724      	adds	r7, #36	; 0x24
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <LL_GPIO_SetAFPin_0_7>:
{
 8007646:	b480      	push	{r7}
 8007648:	b089      	sub	sp, #36	; 0x24
 800764a:	af00      	add	r7, sp, #0
 800764c:	60f8      	str	r0, [r7, #12]
 800764e:	60b9      	str	r1, [r7, #8]
 8007650:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6a1a      	ldr	r2, [r3, #32]
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	fa93 f3a3 	rbit	r3, r3
 8007660:	613b      	str	r3, [r7, #16]
  return result;
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	fab3 f383 	clz	r3, r3
 8007668:	b2db      	uxtb	r3, r3
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	210f      	movs	r1, #15
 800766e:	fa01 f303 	lsl.w	r3, r1, r3
 8007672:	43db      	mvns	r3, r3
 8007674:	401a      	ands	r2, r3
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	fa93 f3a3 	rbit	r3, r3
 8007680:	61bb      	str	r3, [r7, #24]
  return result;
 8007682:	69bb      	ldr	r3, [r7, #24]
 8007684:	fab3 f383 	clz	r3, r3
 8007688:	b2db      	uxtb	r3, r3
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	fa01 f303 	lsl.w	r3, r1, r3
 8007692:	431a      	orrs	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	621a      	str	r2, [r3, #32]
}
 8007698:	bf00      	nop
 800769a:	3724      	adds	r7, #36	; 0x24
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr

080076a4 <LL_GPIO_SetAFPin_8_15>:
{
 80076a4:	b480      	push	{r7}
 80076a6:	b089      	sub	sp, #36	; 0x24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	0a1b      	lsrs	r3, r3, #8
 80076b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	fa93 f3a3 	rbit	r3, r3
 80076c0:	613b      	str	r3, [r7, #16]
  return result;
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	fab3 f383 	clz	r3, r3
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	210f      	movs	r1, #15
 80076ce:	fa01 f303 	lsl.w	r3, r1, r3
 80076d2:	43db      	mvns	r3, r3
 80076d4:	401a      	ands	r2, r3
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	0a1b      	lsrs	r3, r3, #8
 80076da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	fa93 f3a3 	rbit	r3, r3
 80076e2:	61bb      	str	r3, [r7, #24]
  return result;
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	fab3 f383 	clz	r3, r3
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	6879      	ldr	r1, [r7, #4]
 80076f0:	fa01 f303 	lsl.w	r3, r1, r3
 80076f4:	431a      	orrs	r2, r3
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80076fa:	bf00      	nop
 80076fc:	3724      	adds	r7, #36	; 0x24
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr

08007706 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b086      	sub	sp, #24
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
 800770e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	fa93 f3a3 	rbit	r3, r3
 800771c:	60bb      	str	r3, [r7, #8]
  return result;
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	fab3 f383 	clz	r3, r3
 8007724:	b2db      	uxtb	r3, r3
 8007726:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007728:	e040      	b.n	80077ac <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	2101      	movs	r1, #1
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	fa01 f303 	lsl.w	r3, r1, r3
 8007736:	4013      	ands	r3, r2
 8007738:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d032      	beq.n	80077a6 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	461a      	mov	r2, r3
 8007746:	6939      	ldr	r1, [r7, #16]
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff fed7 	bl	80074fc <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	2b01      	cmp	r3, #1
 8007754:	d003      	beq.n	800775e <LL_GPIO_Init+0x58>
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	2b02      	cmp	r3, #2
 800775c:	d106      	bne.n	800776c <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	461a      	mov	r2, r3
 8007764:	6939      	ldr	r1, [r7, #16]
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7ff ff0f 	bl	800758a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	461a      	mov	r2, r3
 8007772:	6939      	ldr	r1, [r7, #16]
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7ff ff37 	bl	80075e8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	2b02      	cmp	r3, #2
 8007780:	d111      	bne.n	80077a6 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	2bff      	cmp	r3, #255	; 0xff
 8007786:	d807      	bhi.n	8007798 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	695b      	ldr	r3, [r3, #20]
 800778c:	461a      	mov	r2, r3
 800778e:	6939      	ldr	r1, [r7, #16]
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f7ff ff58 	bl	8007646 <LL_GPIO_SetAFPin_0_7>
 8007796:	e006      	b.n	80077a6 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	461a      	mov	r2, r3
 800779e:	6939      	ldr	r1, [r7, #16]
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7ff ff7f 	bl	80076a4 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	3301      	adds	r3, #1
 80077aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	fa22 f303 	lsr.w	r3, r2, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1b7      	bne.n	800772a <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d003      	beq.n	80077ca <LL_GPIO_Init+0xc4>
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d107      	bne.n	80077da <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	6819      	ldr	r1, [r3, #0]
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	461a      	mov	r2, r3
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f7ff fec0 	bl	800755a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3718      	adds	r7, #24
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <ILI9341_Draw_Bordered_Hollow_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Hollow_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t Colour, uint8_t Border)
{
 80077e4:	b590      	push	{r4, r7, lr}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	4611      	mov	r1, r2
 80077f0:	461a      	mov	r2, r3
 80077f2:	4623      	mov	r3, r4
 80077f4:	80fb      	strh	r3, [r7, #6]
 80077f6:	4603      	mov	r3, r0
 80077f8:	80bb      	strh	r3, [r7, #4]
 80077fa:	460b      	mov	r3, r1
 80077fc:	807b      	strh	r3, [r7, #2]
 80077fe:	4613      	mov	r3, r2
 8007800:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border thickness
	for(uint8_t b = 0; b < Border; b++)
 8007802:	2300      	movs	r3, #0
 8007804:	73fb      	strb	r3, [r7, #15]
 8007806:	e056      	b.n	80078b6 <ILI9341_Draw_Bordered_Hollow_Rectangle_Coord+0xd2>
	{
		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 8007808:	7bfb      	ldrb	r3, [r7, #15]
 800780a:	b29a      	uxth	r2, r3
 800780c:	88fb      	ldrh	r3, [r7, #6]
 800780e:	4413      	add	r3, r2
 8007810:	b298      	uxth	r0, r3
 8007812:	7bfb      	ldrb	r3, [r7, #15]
 8007814:	b29a      	uxth	r2, r3
 8007816:	88bb      	ldrh	r3, [r7, #4]
 8007818:	4413      	add	r3, r2
 800781a:	b299      	uxth	r1, r3
 800781c:	7bfb      	ldrb	r3, [r7, #15]
 800781e:	b29b      	uxth	r3, r3
 8007820:	005b      	lsls	r3, r3, #1
 8007822:	b29b      	uxth	r3, r3
 8007824:	887a      	ldrh	r2, [r7, #2]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	b29a      	uxth	r2, r3
 800782a:	8c3b      	ldrh	r3, [r7, #32]
 800782c:	f000 fba8 	bl	8007f80 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										Colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 8007830:	7bfb      	ldrb	r3, [r7, #15]
 8007832:	b29a      	uxth	r2, r3
 8007834:	88fb      	ldrh	r3, [r7, #6]
 8007836:	4413      	add	r3, r2
 8007838:	b298      	uxth	r0, r3
										(y + h) - b,
 800783a:	88ba      	ldrh	r2, [r7, #4]
 800783c:	883b      	ldrh	r3, [r7, #0]
 800783e:	4413      	add	r3, r2
 8007840:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8007842:	7bfb      	ldrb	r3, [r7, #15]
 8007844:	b29b      	uxth	r3, r3
 8007846:	1ad3      	subs	r3, r2, r3
 8007848:	b299      	uxth	r1, r3
 800784a:	7bfb      	ldrb	r3, [r7, #15]
 800784c:	b29b      	uxth	r3, r3
 800784e:	887a      	ldrh	r2, [r7, #2]
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	b29a      	uxth	r2, r3
 8007854:	8c3b      	ldrh	r3, [r7, #32]
 8007856:	f000 fb93 	bl	8007f80 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										Colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800785a:	7bfb      	ldrb	r3, [r7, #15]
 800785c:	b29a      	uxth	r2, r3
 800785e:	88fb      	ldrh	r3, [r7, #6]
 8007860:	4413      	add	r3, r2
 8007862:	b298      	uxth	r0, r3
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	b29a      	uxth	r2, r3
 8007868:	88bb      	ldrh	r3, [r7, #4]
 800786a:	4413      	add	r3, r2
 800786c:	b299      	uxth	r1, r3
 800786e:	7bfb      	ldrb	r3, [r7, #15]
 8007870:	b29b      	uxth	r3, r3
 8007872:	005b      	lsls	r3, r3, #1
 8007874:	b29b      	uxth	r3, r3
 8007876:	883a      	ldrh	r2, [r7, #0]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	b29a      	uxth	r2, r3
 800787c:	8c3b      	ldrh	r3, [r7, #32]
 800787e:	f000 fbc3 	bl	8008008 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										Colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 8007882:	88fa      	ldrh	r2, [r7, #6]
 8007884:	887b      	ldrh	r3, [r7, #2]
 8007886:	4413      	add	r3, r2
 8007888:	b29a      	uxth	r2, r3
 800788a:	7bfb      	ldrb	r3, [r7, #15]
 800788c:	b29b      	uxth	r3, r3
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	b298      	uxth	r0, r3
 8007892:	7bfb      	ldrb	r3, [r7, #15]
 8007894:	b29a      	uxth	r2, r3
 8007896:	88bb      	ldrh	r3, [r7, #4]
 8007898:	4413      	add	r3, r2
 800789a:	b299      	uxth	r1, r3
 800789c:	7bfb      	ldrb	r3, [r7, #15]
 800789e:	b29b      	uxth	r3, r3
 80078a0:	005b      	lsls	r3, r3, #1
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	883a      	ldrh	r2, [r7, #0]
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	8c3b      	ldrh	r3, [r7, #32]
 80078ac:	f000 fbac 	bl	8008008 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; b < Border; b++)
 80078b0:	7bfb      	ldrb	r3, [r7, #15]
 80078b2:	3301      	adds	r3, #1
 80078b4:	73fb      	strb	r3, [r7, #15]
 80078b6:	7bfa      	ldrb	r2, [r7, #15]
 80078b8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80078bc:	429a      	cmp	r2, r3
 80078be:	d3a3      	bcc.n	8007808 <ILI9341_Draw_Bordered_Hollow_Rectangle_Coord+0x24>
										y + b,
										h - (2*b),
										Colour);

	}
}
 80078c0:	bf00      	nop
 80078c2:	3714      	adds	r7, #20
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd90      	pop	{r4, r7, pc}

080078c8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80078c8:	b480      	push	{r7}
 80078ca:	af00      	add	r7, sp, #0

	//GPIO INIT
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80078cc:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <ILI9341_SPI_Init+0x1c>)
 80078ce:	695b      	ldr	r3, [r3, #20]
 80078d0:	4a04      	ldr	r2, [pc, #16]	; (80078e4 <ILI9341_SPI_Init+0x1c>)
 80078d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078d6:	6153      	str	r3, [r2, #20]
}
 80078d8:	bf00      	nop
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop
 80078e4:	48000400 	.word	0x48000400

080078e8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	4603      	mov	r3, r0
 80078f0:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;
	#ifdef USE_ILI9341_SPIDMA
		if( ((res = HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &SPI_Data, 1)) != HAL_OK) )
 80078f2:	1dfb      	adds	r3, r7, #7
 80078f4:	2201      	movs	r2, #1
 80078f6:	4619      	mov	r1, r3
 80078f8:	4804      	ldr	r0, [pc, #16]	; (800790c <ILI9341_SPI_Send+0x24>)
 80078fa:	f7fe f965 	bl	8005bc8 <HAL_SPI_Transmit_DMA>
 80078fe:	4603      	mov	r3, r0
 8007900:	73fb      	strb	r3, [r7, #15]
		{
			//printf("HAL_SPI_Transmit Error #%u, ", res);
		}
	#endif

}
 8007902:	bf00      	nop
 8007904:	3710      	adds	r7, #16
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	20000650 	.word	0x20000650

08007910 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b082      	sub	sp, #8
 8007914:	af00      	add	r7, sp, #0
 8007916:	4603      	mov	r3, r0
 8007918:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800791a:	4b0d      	ldr	r3, [pc, #52]	; (8007950 <ILI9341_Write_Command+0x40>)
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	4a0c      	ldr	r2, [pc, #48]	; (8007950 <ILI9341_Write_Command+0x40>)
 8007920:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007924:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8007926:	4b0a      	ldr	r3, [pc, #40]	; (8007950 <ILI9341_Write_Command+0x40>)
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	4a09      	ldr	r2, [pc, #36]	; (8007950 <ILI9341_Write_Command+0x40>)
 800792c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007930:	6153      	str	r3, [r2, #20]
	ILI9341_SPI_Send(Command);
 8007932:	79fb      	ldrb	r3, [r7, #7]
 8007934:	4618      	mov	r0, r3
 8007936:	f7ff ffd7 	bl	80078e8 <ILI9341_SPI_Send>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800793a:	4b05      	ldr	r3, [pc, #20]	; (8007950 <ILI9341_Write_Command+0x40>)
 800793c:	695b      	ldr	r3, [r3, #20]
 800793e:	4a04      	ldr	r2, [pc, #16]	; (8007950 <ILI9341_Write_Command+0x40>)
 8007940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007944:	6153      	str	r3, [r2, #20]
}
 8007946:	bf00      	nop
 8007948:	3708      	adds	r7, #8
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	48000400 	.word	0x48000400

08007954 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
 800795a:	4603      	mov	r3, r0
 800795c:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800795e:	4b0d      	ldr	r3, [pc, #52]	; (8007994 <ILI9341_Write_Data+0x40>)
 8007960:	695b      	ldr	r3, [r3, #20]
 8007962:	4a0c      	ldr	r2, [pc, #48]	; (8007994 <ILI9341_Write_Data+0x40>)
 8007964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007968:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800796a:	4b0a      	ldr	r3, [pc, #40]	; (8007994 <ILI9341_Write_Data+0x40>)
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	4a09      	ldr	r2, [pc, #36]	; (8007994 <ILI9341_Write_Data+0x40>)
 8007970:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007974:	6153      	str	r3, [r2, #20]
	ILI9341_SPI_Send(Data);
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	4618      	mov	r0, r3
 800797a:	f7ff ffb5 	bl	80078e8 <ILI9341_SPI_Send>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800797e:	4b05      	ldr	r3, [pc, #20]	; (8007994 <ILI9341_Write_Data+0x40>)
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	4a04      	ldr	r2, [pc, #16]	; (8007994 <ILI9341_Write_Data+0x40>)
 8007984:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007988:	6153      	str	r3, [r2, #20]
}
 800798a:	bf00      	nop
 800798c:	3708      	adds	r7, #8
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	48000400 	.word	0x48000400

08007998 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8007998:	b590      	push	{r4, r7, lr}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	4604      	mov	r4, r0
 80079a0:	4608      	mov	r0, r1
 80079a2:	4611      	mov	r1, r2
 80079a4:	461a      	mov	r2, r3
 80079a6:	4623      	mov	r3, r4
 80079a8:	80fb      	strh	r3, [r7, #6]
 80079aa:	4603      	mov	r3, r0
 80079ac:	80bb      	strh	r3, [r7, #4]
 80079ae:	460b      	mov	r3, r1
 80079b0:	807b      	strh	r3, [r7, #2]
 80079b2:	4613      	mov	r3, r2
 80079b4:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 80079b6:	202a      	movs	r0, #42	; 0x2a
 80079b8:	f7ff ffaa 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1>>8);
 80079bc:	88fb      	ldrh	r3, [r7, #6]
 80079be:	0a1b      	lsrs	r3, r3, #8
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7ff ffc5 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 80079ca:	88fb      	ldrh	r3, [r7, #6]
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	4618      	mov	r0, r3
 80079d0:	f7ff ffc0 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2>>8);
 80079d4:	887b      	ldrh	r3, [r7, #2]
 80079d6:	0a1b      	lsrs	r3, r3, #8
 80079d8:	b29b      	uxth	r3, r3
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	4618      	mov	r0, r3
 80079de:	f7ff ffb9 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 80079e2:	887b      	ldrh	r3, [r7, #2]
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7ff ffb4 	bl	8007954 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 80079ec:	202b      	movs	r0, #43	; 0x2b
 80079ee:	f7ff ff8f 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1>>8);
 80079f2:	88bb      	ldrh	r3, [r7, #4]
 80079f4:	0a1b      	lsrs	r3, r3, #8
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7ff ffaa 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8007a00:	88bb      	ldrh	r3, [r7, #4]
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7ff ffa5 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2>>8);
 8007a0a:	883b      	ldrh	r3, [r7, #0]
 8007a0c:	0a1b      	lsrs	r3, r3, #8
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff ff9e 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8007a18:	883b      	ldrh	r3, [r7, #0]
 8007a1a:	b2db      	uxtb	r3, r3
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7ff ff99 	bl	8007954 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 8007a22:	202c      	movs	r0, #44	; 0x2c
 8007a24:	f7ff ff74 	bl	8007910 <ILI9341_Write_Command>
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd90      	pop	{r4, r7, pc}

08007a30 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 8007a34:	4b0c      	ldr	r3, [pc, #48]	; (8007a68 <ILI9341_Reset+0x38>)
 8007a36:	695b      	ldr	r3, [r3, #20]
 8007a38:	4a0b      	ldr	r2, [pc, #44]	; (8007a68 <ILI9341_Reset+0x38>)
 8007a3a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a3e:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8007a40:	20c8      	movs	r0, #200	; 0xc8
 8007a42:	f7fa fa89 	bl	8001f58 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8007a46:	4b08      	ldr	r3, [pc, #32]	; (8007a68 <ILI9341_Reset+0x38>)
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	4a07      	ldr	r2, [pc, #28]	; (8007a68 <ILI9341_Reset+0x38>)
 8007a4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a50:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8007a52:	20c8      	movs	r0, #200	; 0xc8
 8007a54:	f7fa fa80 	bl	8001f58 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8007a58:	4b03      	ldr	r3, [pc, #12]	; (8007a68 <ILI9341_Reset+0x38>)
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	4a02      	ldr	r2, [pc, #8]	; (8007a68 <ILI9341_Reset+0x38>)
 8007a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007a62:	6153      	str	r3, [r2, #20]
}
 8007a64:	bf00      	nop
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	48000400 	.word	0x48000400

08007a6c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	71fb      	strb	r3, [r7, #7]
	
	uint8_t screen_rotation = Rotation;
 8007a76:	79fb      	ldrb	r3, [r7, #7]
 8007a78:	73fb      	strb	r3, [r7, #15]
	
	ILI9341_Write_Command(0x36);
 8007a7a:	2036      	movs	r0, #54	; 0x36
 8007a7c:	f7ff ff48 	bl	8007910 <ILI9341_Write_Command>
	//HAL_Delay(1);

	switch(screen_rotation)
 8007a80:	7bfb      	ldrb	r3, [r7, #15]
 8007a82:	2b03      	cmp	r3, #3
 8007a84:	d836      	bhi.n	8007af4 <ILI9341_Set_Rotation+0x88>
 8007a86:	a201      	add	r2, pc, #4	; (adr r2, 8007a8c <ILI9341_Set_Rotation+0x20>)
 8007a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a8c:	08007a9d 	.word	0x08007a9d
 8007a90:	08007ab3 	.word	0x08007ab3
 8007a94:	08007ac9 	.word	0x08007ac9
 8007a98:	08007adf 	.word	0x08007adf
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8007a9c:	2048      	movs	r0, #72	; 0x48
 8007a9e:	f7ff ff59 	bl	8007954 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8007aa2:	4b17      	ldr	r3, [pc, #92]	; (8007b00 <ILI9341_Set_Rotation+0x94>)
 8007aa4:	22f0      	movs	r2, #240	; 0xf0
 8007aa6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8007aa8:	4b16      	ldr	r3, [pc, #88]	; (8007b04 <ILI9341_Set_Rotation+0x98>)
 8007aaa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8007aae:	801a      	strh	r2, [r3, #0]
			break;
 8007ab0:	e021      	b.n	8007af6 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8007ab2:	2028      	movs	r0, #40	; 0x28
 8007ab4:	f7ff ff4e 	bl	8007954 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8007ab8:	4b11      	ldr	r3, [pc, #68]	; (8007b00 <ILI9341_Set_Rotation+0x94>)
 8007aba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8007abe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8007ac0:	4b10      	ldr	r3, [pc, #64]	; (8007b04 <ILI9341_Set_Rotation+0x98>)
 8007ac2:	22f0      	movs	r2, #240	; 0xf0
 8007ac4:	801a      	strh	r2, [r3, #0]
			break;
 8007ac6:	e016      	b.n	8007af6 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8007ac8:	2088      	movs	r0, #136	; 0x88
 8007aca:	f7ff ff43 	bl	8007954 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8007ace:	4b0c      	ldr	r3, [pc, #48]	; (8007b00 <ILI9341_Set_Rotation+0x94>)
 8007ad0:	22f0      	movs	r2, #240	; 0xf0
 8007ad2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	; (8007b04 <ILI9341_Set_Rotation+0x98>)
 8007ad6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8007ada:	801a      	strh	r2, [r3, #0]
			break;
 8007adc:	e00b      	b.n	8007af6 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8007ade:	20e8      	movs	r0, #232	; 0xe8
 8007ae0:	f7ff ff38 	bl	8007954 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8007ae4:	4b06      	ldr	r3, [pc, #24]	; (8007b00 <ILI9341_Set_Rotation+0x94>)
 8007ae6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8007aea:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8007aec:	4b05      	ldr	r3, [pc, #20]	; (8007b04 <ILI9341_Set_Rotation+0x98>)
 8007aee:	22f0      	movs	r2, #240	; 0xf0
 8007af0:	801a      	strh	r2, [r3, #0]
			break;
 8007af2:	e000      	b.n	8007af6 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8007af4:	bf00      	nop
	}
}
 8007af6:	bf00      	nop
 8007af8:	3710      	adds	r7, #16
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	200003d2 	.word	0x200003d2
 8007b04:	200003d0 	.word	0x200003d0

08007b08 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8007b0c:	4b05      	ldr	r3, [pc, #20]	; (8007b24 <ILI9341_Enable+0x1c>)
 8007b0e:	695b      	ldr	r3, [r3, #20]
 8007b10:	4a04      	ldr	r2, [pc, #16]	; (8007b24 <ILI9341_Enable+0x1c>)
 8007b12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007b16:	6153      	str	r3, [r2, #20]
}
 8007b18:	bf00      	nop
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	48000400 	.word	0x48000400

08007b28 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8007b2c:	f7ff ffec 	bl	8007b08 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8007b30:	f7ff feca 	bl	80078c8 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8007b34:	f7ff ff7c 	bl	8007a30 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8007b38:	2001      	movs	r0, #1
 8007b3a:	f7ff fee9 	bl	8007910 <ILI9341_Write_Command>
	HAL_Delay(2000);
 8007b3e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007b42:	f7fa fa09 	bl	8001f58 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8007b46:	20cb      	movs	r0, #203	; 0xcb
 8007b48:	f7ff fee2 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8007b4c:	2039      	movs	r0, #57	; 0x39
 8007b4e:	f7ff ff01 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8007b52:	202c      	movs	r0, #44	; 0x2c
 8007b54:	f7ff fefe 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8007b58:	2000      	movs	r0, #0
 8007b5a:	f7ff fefb 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8007b5e:	2034      	movs	r0, #52	; 0x34
 8007b60:	f7ff fef8 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8007b64:	2002      	movs	r0, #2
 8007b66:	f7ff fef5 	bl	8007954 <ILI9341_Write_Data>

	//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8007b6a:	20cf      	movs	r0, #207	; 0xcf
 8007b6c:	f7ff fed0 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8007b70:	2000      	movs	r0, #0
 8007b72:	f7ff feef 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8007b76:	20c1      	movs	r0, #193	; 0xc1
 8007b78:	f7ff feec 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 8007b7c:	2030      	movs	r0, #48	; 0x30
 8007b7e:	f7ff fee9 	bl	8007954 <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8007b82:	20e8      	movs	r0, #232	; 0xe8
 8007b84:	f7ff fec4 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8007b88:	2085      	movs	r0, #133	; 0x85
 8007b8a:	f7ff fee3 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8007b8e:	2000      	movs	r0, #0
 8007b90:	f7ff fee0 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8007b94:	2078      	movs	r0, #120	; 0x78
 8007b96:	f7ff fedd 	bl	8007954 <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8007b9a:	20ea      	movs	r0, #234	; 0xea
 8007b9c:	f7ff feb8 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	f7ff fed7 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8007ba6:	2000      	movs	r0, #0
 8007ba8:	f7ff fed4 	bl	8007954 <ILI9341_Write_Data>

	//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8007bac:	20ed      	movs	r0, #237	; 0xed
 8007bae:	f7ff feaf 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8007bb2:	2064      	movs	r0, #100	; 0x64
 8007bb4:	f7ff fece 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8007bb8:	2003      	movs	r0, #3
 8007bba:	f7ff fecb 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8007bbe:	2012      	movs	r0, #18
 8007bc0:	f7ff fec8 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8007bc4:	2081      	movs	r0, #129	; 0x81
 8007bc6:	f7ff fec5 	bl	8007954 <ILI9341_Write_Data>

	//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8007bca:	20f7      	movs	r0, #247	; 0xf7
 8007bcc:	f7ff fea0 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8007bd0:	2020      	movs	r0, #32
 8007bd2:	f7ff febf 	bl	8007954 <ILI9341_Write_Data>

	//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8007bd6:	20c0      	movs	r0, #192	; 0xc0
 8007bd8:	f7ff fe9a 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8007bdc:	2023      	movs	r0, #35	; 0x23
 8007bde:	f7ff feb9 	bl	8007954 <ILI9341_Write_Data>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8007be2:	20c1      	movs	r0, #193	; 0xc1
 8007be4:	f7ff fe94 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8007be8:	2010      	movs	r0, #16
 8007bea:	f7ff feb3 	bl	8007954 <ILI9341_Write_Data>

	//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8007bee:	20c5      	movs	r0, #197	; 0xc5
 8007bf0:	f7ff fe8e 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8007bf4:	203e      	movs	r0, #62	; 0x3e
 8007bf6:	f7ff fead 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8007bfa:	2028      	movs	r0, #40	; 0x28
 8007bfc:	f7ff feaa 	bl	8007954 <ILI9341_Write_Data>

	//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8007c00:	20c7      	movs	r0, #199	; 0xc7
 8007c02:	f7ff fe85 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8007c06:	2086      	movs	r0, #134	; 0x86
 8007c08:	f7ff fea4 	bl	8007954 <ILI9341_Write_Data>

	//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8007c0c:	2036      	movs	r0, #54	; 0x36
 8007c0e:	f7ff fe7f 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8007c12:	2048      	movs	r0, #72	; 0x48
 8007c14:	f7ff fe9e 	bl	8007954 <ILI9341_Write_Data>

	//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8007c18:	203a      	movs	r0, #58	; 0x3a
 8007c1a:	f7ff fe79 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8007c1e:	2055      	movs	r0, #85	; 0x55
 8007c20:	f7ff fe98 	bl	8007954 <ILI9341_Write_Data>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8007c24:	20b1      	movs	r0, #177	; 0xb1
 8007c26:	f7ff fe73 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8007c2a:	2000      	movs	r0, #0
 8007c2c:	f7ff fe92 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8007c30:	2018      	movs	r0, #24
 8007c32:	f7ff fe8f 	bl	8007954 <ILI9341_Write_Data>

	//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8007c36:	20b6      	movs	r0, #182	; 0xb6
 8007c38:	f7ff fe6a 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8007c3c:	2008      	movs	r0, #8
 8007c3e:	f7ff fe89 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8007c42:	2082      	movs	r0, #130	; 0x82
 8007c44:	f7ff fe86 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8007c48:	2027      	movs	r0, #39	; 0x27
 8007c4a:	f7ff fe83 	bl	8007954 <ILI9341_Write_Data>

	//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8007c4e:	20f2      	movs	r0, #242	; 0xf2
 8007c50:	f7ff fe5e 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8007c54:	2000      	movs	r0, #0
 8007c56:	f7ff fe7d 	bl	8007954 <ILI9341_Write_Data>

	//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8007c5a:	2026      	movs	r0, #38	; 0x26
 8007c5c:	f7ff fe58 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8007c60:	2001      	movs	r0, #1
 8007c62:	f7ff fe77 	bl	8007954 <ILI9341_Write_Data>

	//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8007c66:	20e0      	movs	r0, #224	; 0xe0
 8007c68:	f7ff fe52 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 8007c6c:	200f      	movs	r0, #15
 8007c6e:	f7ff fe71 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8007c72:	2031      	movs	r0, #49	; 0x31
 8007c74:	f7ff fe6e 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8007c78:	202b      	movs	r0, #43	; 0x2b
 8007c7a:	f7ff fe6b 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8007c7e:	200c      	movs	r0, #12
 8007c80:	f7ff fe68 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8007c84:	200e      	movs	r0, #14
 8007c86:	f7ff fe65 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8007c8a:	2008      	movs	r0, #8
 8007c8c:	f7ff fe62 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8007c90:	204e      	movs	r0, #78	; 0x4e
 8007c92:	f7ff fe5f 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8007c96:	20f1      	movs	r0, #241	; 0xf1
 8007c98:	f7ff fe5c 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8007c9c:	2037      	movs	r0, #55	; 0x37
 8007c9e:	f7ff fe59 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8007ca2:	2007      	movs	r0, #7
 8007ca4:	f7ff fe56 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8007ca8:	2010      	movs	r0, #16
 8007caa:	f7ff fe53 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8007cae:	2003      	movs	r0, #3
 8007cb0:	f7ff fe50 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8007cb4:	200e      	movs	r0, #14
 8007cb6:	f7ff fe4d 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8007cba:	2009      	movs	r0, #9
 8007cbc:	f7ff fe4a 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	f7ff fe47 	bl	8007954 <ILI9341_Write_Data>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8007cc6:	20e1      	movs	r0, #225	; 0xe1
 8007cc8:	f7ff fe22 	bl	8007910 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8007ccc:	2000      	movs	r0, #0
 8007cce:	f7ff fe41 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8007cd2:	200e      	movs	r0, #14
 8007cd4:	f7ff fe3e 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8007cd8:	2014      	movs	r0, #20
 8007cda:	f7ff fe3b 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8007cde:	2003      	movs	r0, #3
 8007ce0:	f7ff fe38 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8007ce4:	2011      	movs	r0, #17
 8007ce6:	f7ff fe35 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8007cea:	2007      	movs	r0, #7
 8007cec:	f7ff fe32 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8007cf0:	2031      	movs	r0, #49	; 0x31
 8007cf2:	f7ff fe2f 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8007cf6:	20c1      	movs	r0, #193	; 0xc1
 8007cf8:	f7ff fe2c 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8007cfc:	2048      	movs	r0, #72	; 0x48
 8007cfe:	f7ff fe29 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8007d02:	2008      	movs	r0, #8
 8007d04:	f7ff fe26 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8007d08:	200f      	movs	r0, #15
 8007d0a:	f7ff fe23 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8007d0e:	200c      	movs	r0, #12
 8007d10:	f7ff fe20 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8007d14:	2031      	movs	r0, #49	; 0x31
 8007d16:	f7ff fe1d 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8007d1a:	2036      	movs	r0, #54	; 0x36
 8007d1c:	f7ff fe1a 	bl	8007954 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8007d20:	200f      	movs	r0, #15
 8007d22:	f7ff fe17 	bl	8007954 <ILI9341_Write_Data>

	//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8007d26:	2011      	movs	r0, #17
 8007d28:	f7ff fdf2 	bl	8007910 <ILI9341_Write_Command>
	HAL_Delay(240);
 8007d2c:	20f0      	movs	r0, #240	; 0xf0
 8007d2e:	f7fa f913 	bl	8001f58 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8007d32:	2029      	movs	r0, #41	; 0x29
 8007d34:	f7ff fdec 	bl	8007910 <ILI9341_Write_Command>
	
	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8007d38:	2000      	movs	r0, #0
 8007d3a:	f7ff fe97 	bl	8007a6c <ILI9341_Set_Rotation>
}
 8007d3e:	bf00      	nop
 8007d40:	bd80      	pop	{r7, pc}
	...

08007d44 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8007d44:	b5b0      	push	{r4, r5, r7, lr}
 8007d46:	b08c      	sub	sp, #48	; 0x30
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	6039      	str	r1, [r7, #0]
 8007d4e:	80fb      	strh	r3, [r7, #6]
 8007d50:	466b      	mov	r3, sp
 8007d52:	461d      	mov	r5, r3
	//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 8007d54:	2300      	movs	r3, #0
 8007d56:	627b      	str	r3, [r7, #36]	; 0x24
	if((Size*2) < BURST_MAX_SIZE)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	005b      	lsls	r3, r3, #1
 8007d5c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007d60:	d202      	bcs.n	8007d68 <ILI9341_Draw_Colour_Burst+0x24>
	{
		Buffer_Size = Size;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	627b      	str	r3, [r7, #36]	; 0x24
 8007d66:	e002      	b.n	8007d6e <ILI9341_Draw_Colour_Burst+0x2a>
	}
	else
	{
		Buffer_Size = BURST_MAX_SIZE;
 8007d68:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007d6c:	627b      	str	r3, [r7, #36]	; 0x24
	}

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8007d6e:	4b40      	ldr	r3, [pc, #256]	; (8007e70 <ILI9341_Draw_Colour_Burst+0x12c>)
 8007d70:	695b      	ldr	r3, [r3, #20]
 8007d72:	4a3f      	ldr	r2, [pc, #252]	; (8007e70 <ILI9341_Draw_Colour_Burst+0x12c>)
 8007d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d78:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8007d7a:	4b3d      	ldr	r3, [pc, #244]	; (8007e70 <ILI9341_Draw_Colour_Burst+0x12c>)
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	4a3c      	ldr	r2, [pc, #240]	; (8007e70 <ILI9341_Draw_Colour_Burst+0x12c>)
 8007d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d84:	6153      	str	r3, [r2, #20]

	unsigned char chifted = 	Colour>>8;;
 8007d86:	88fb      	ldrh	r3, [r7, #6]
 8007d88:	0a1b      	lsrs	r3, r3, #8
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	unsigned char burst_buffer[Buffer_Size];
 8007d90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007d92:	4603      	mov	r3, r0
 8007d94:	3b01      	subs	r3, #1
 8007d96:	61fb      	str	r3, [r7, #28]
 8007d98:	4601      	mov	r1, r0
 8007d9a:	f04f 0200 	mov.w	r2, #0
 8007d9e:	f04f 0300 	mov.w	r3, #0
 8007da2:	f04f 0400 	mov.w	r4, #0
 8007da6:	00d4      	lsls	r4, r2, #3
 8007da8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8007dac:	00cb      	lsls	r3, r1, #3
 8007dae:	4601      	mov	r1, r0
 8007db0:	f04f 0200 	mov.w	r2, #0
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	f04f 0400 	mov.w	r4, #0
 8007dbc:	00d4      	lsls	r4, r2, #3
 8007dbe:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8007dc2:	00cb      	lsls	r3, r1, #3
 8007dc4:	1dc3      	adds	r3, r0, #7
 8007dc6:	08db      	lsrs	r3, r3, #3
 8007dc8:	00db      	lsls	r3, r3, #3
 8007dca:	ebad 0d03 	sub.w	sp, sp, r3
 8007dce:	466b      	mov	r3, sp
 8007dd0:	3300      	adds	r3, #0
 8007dd2:	61bb      	str	r3, [r7, #24]
	for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8007dd8:	e00e      	b.n	8007df8 <ILI9341_Draw_Colour_Burst+0xb4>
		{
			burst_buffer[j] = 	chifted;
 8007dda:	69ba      	ldr	r2, [r7, #24]
 8007ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dde:	4413      	add	r3, r2
 8007de0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007de4:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = Colour;
 8007de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de8:	3301      	adds	r3, #1
 8007dea:	88fa      	ldrh	r2, [r7, #6]
 8007dec:	b2d1      	uxtb	r1, r2
 8007dee:	69ba      	ldr	r2, [r7, #24]
 8007df0:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8007df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df4:	3302      	adds	r3, #2
 8007df6:	62bb      	str	r3, [r7, #40]	; 0x28
 8007df8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d3ec      	bcc.n	8007dda <ILI9341_Draw_Colour_Burst+0x96>
		}
	
	uint32_t Sending_Size = Size*2;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	005b      	lsls	r3, r3, #1
 8007e04:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e0e:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e14:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007e1a:	fb01 f202 	mul.w	r2, r1, r2
 8007e1e:	1a9b      	subs	r3, r3, r2
 8007e20:	60fb      	str	r3, [r7, #12]

	if(Sending_in_Block != 0)
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d010      	beq.n	8007e4a <ILI9341_Draw_Colour_Burst+0x106>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8007e28:	2300      	movs	r3, #0
 8007e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e2c:	e009      	b.n	8007e42 <ILI9341_Draw_Colour_Burst+0xfe>
			{
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);
 8007e2e:	69b9      	ldr	r1, [r7, #24]
 8007e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	230a      	movs	r3, #10
 8007e36:	480f      	ldr	r0, [pc, #60]	; (8007e74 <ILI9341_Draw_Colour_Burst+0x130>)
 8007e38:	f7fd fd60 	bl	80058fc <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8007e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e3e:	3301      	adds	r3, #1
 8007e40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d3f1      	bcc.n	8007e2e <ILI9341_Draw_Colour_Burst+0xea>
			}
	}

	//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);
 8007e4a:	69b9      	ldr	r1, [r7, #24]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	b29a      	uxth	r2, r3
 8007e50:	230a      	movs	r3, #10
 8007e52:	4808      	ldr	r0, [pc, #32]	; (8007e74 <ILI9341_Draw_Colour_Burst+0x130>)
 8007e54:	f7fd fd52 	bl	80058fc <HAL_SPI_Transmit>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8007e58:	4b05      	ldr	r3, [pc, #20]	; (8007e70 <ILI9341_Draw_Colour_Burst+0x12c>)
 8007e5a:	695b      	ldr	r3, [r3, #20]
 8007e5c:	4a04      	ldr	r2, [pc, #16]	; (8007e70 <ILI9341_Draw_Colour_Burst+0x12c>)
 8007e5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e62:	6153      	str	r3, [r2, #20]
 8007e64:	46ad      	mov	sp, r5
}
 8007e66:	bf00      	nop
 8007e68:	3730      	adds	r7, #48	; 0x30
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bdb0      	pop	{r4, r5, r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	48000400 	.word	0x48000400
 8007e74:	20000650 	.word	0x20000650

08007e78 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	4603      	mov	r3, r0
 8007e80:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);
 8007e82:	4b0e      	ldr	r3, [pc, #56]	; (8007ebc <ILI9341_Fill_Screen+0x44>)
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	4b0d      	ldr	r3, [pc, #52]	; (8007ec0 <ILI9341_Fill_Screen+0x48>)
 8007e8a:	881b      	ldrh	r3, [r3, #0]
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	2100      	movs	r1, #0
 8007e90:	2000      	movs	r0, #0
 8007e92:	f7ff fd81 	bl	8007998 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);
 8007e96:	4b09      	ldr	r3, [pc, #36]	; (8007ebc <ILI9341_Fill_Screen+0x44>)
 8007e98:	881b      	ldrh	r3, [r3, #0]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	4b08      	ldr	r3, [pc, #32]	; (8007ec0 <ILI9341_Fill_Screen+0x48>)
 8007ea0:	881b      	ldrh	r3, [r3, #0]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	fb03 f302 	mul.w	r3, r3, r2
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	88fb      	ldrh	r3, [r7, #6]
 8007eac:	4611      	mov	r1, r2
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7ff ff48 	bl	8007d44 <ILI9341_Draw_Colour_Burst>
}
 8007eb4:	bf00      	nop
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	200003d2 	.word	0x200003d2
 8007ec0:	200003d0 	.word	0x200003d0

08007ec4 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8007ec4:	b590      	push	{r4, r7, lr}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	4604      	mov	r4, r0
 8007ecc:	4608      	mov	r0, r1
 8007ece:	4611      	mov	r1, r2
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	4623      	mov	r3, r4
 8007ed4:	80fb      	strh	r3, [r7, #6]
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	80bb      	strh	r3, [r7, #4]
 8007eda:	460b      	mov	r3, r1
 8007edc:	807b      	strh	r3, [r7, #2]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	803b      	strh	r3, [r7, #0]
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8007ee2:	4b25      	ldr	r3, [pc, #148]	; (8007f78 <ILI9341_Draw_Rectangle+0xb4>)
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	88fa      	ldrh	r2, [r7, #6]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d23f      	bcs.n	8007f6e <ILI9341_Draw_Rectangle+0xaa>
 8007eee:	4b23      	ldr	r3, [pc, #140]	; (8007f7c <ILI9341_Draw_Rectangle+0xb8>)
 8007ef0:	881b      	ldrh	r3, [r3, #0]
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	88ba      	ldrh	r2, [r7, #4]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d239      	bcs.n	8007f6e <ILI9341_Draw_Rectangle+0xaa>
	if((X+Width-1)>=LCD_WIDTH)
 8007efa:	88fa      	ldrh	r2, [r7, #6]
 8007efc:	887b      	ldrh	r3, [r7, #2]
 8007efe:	4413      	add	r3, r2
 8007f00:	3b01      	subs	r3, #1
 8007f02:	4a1d      	ldr	r2, [pc, #116]	; (8007f78 <ILI9341_Draw_Rectangle+0xb4>)
 8007f04:	8812      	ldrh	r2, [r2, #0]
 8007f06:	b292      	uxth	r2, r2
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	db05      	blt.n	8007f18 <ILI9341_Draw_Rectangle+0x54>
		{
			Width=LCD_WIDTH-X;
 8007f0c:	4b1a      	ldr	r3, [pc, #104]	; (8007f78 <ILI9341_Draw_Rectangle+0xb4>)
 8007f0e:	881b      	ldrh	r3, [r3, #0]
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	88fb      	ldrh	r3, [r7, #6]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	807b      	strh	r3, [r7, #2]
		}
	if((Y+Height-1)>=LCD_HEIGHT)
 8007f18:	88ba      	ldrh	r2, [r7, #4]
 8007f1a:	883b      	ldrh	r3, [r7, #0]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	3b01      	subs	r3, #1
 8007f20:	4a16      	ldr	r2, [pc, #88]	; (8007f7c <ILI9341_Draw_Rectangle+0xb8>)
 8007f22:	8812      	ldrh	r2, [r2, #0]
 8007f24:	b292      	uxth	r2, r2
 8007f26:	4293      	cmp	r3, r2
 8007f28:	db05      	blt.n	8007f36 <ILI9341_Draw_Rectangle+0x72>
		{
			Height=LCD_HEIGHT-Y;
 8007f2a:	4b14      	ldr	r3, [pc, #80]	; (8007f7c <ILI9341_Draw_Rectangle+0xb8>)
 8007f2c:	881b      	ldrh	r3, [r3, #0]
 8007f2e:	b29a      	uxth	r2, r3
 8007f30:	88bb      	ldrh	r3, [r7, #4]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8007f36:	88fa      	ldrh	r2, [r7, #6]
 8007f38:	887b      	ldrh	r3, [r7, #2]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	b29c      	uxth	r4, r3
 8007f42:	88ba      	ldrh	r2, [r7, #4]
 8007f44:	883b      	ldrh	r3, [r7, #0]
 8007f46:	4413      	add	r3, r2
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	88b9      	ldrh	r1, [r7, #4]
 8007f50:	88f8      	ldrh	r0, [r7, #6]
 8007f52:	4622      	mov	r2, r4
 8007f54:	f7ff fd20 	bl	8007998 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8007f58:	883b      	ldrh	r3, [r7, #0]
 8007f5a:	887a      	ldrh	r2, [r7, #2]
 8007f5c:	fb02 f303 	mul.w	r3, r2, r3
 8007f60:	461a      	mov	r2, r3
 8007f62:	8b3b      	ldrh	r3, [r7, #24]
 8007f64:	4611      	mov	r1, r2
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7ff feec 	bl	8007d44 <ILI9341_Draw_Colour_Burst>
 8007f6c:	e000      	b.n	8007f70 <ILI9341_Draw_Rectangle+0xac>
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8007f6e:	bf00      	nop
}
 8007f70:	370c      	adds	r7, #12
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd90      	pop	{r4, r7, pc}
 8007f76:	bf00      	nop
 8007f78:	200003d2 	.word	0x200003d2
 8007f7c:	200003d0 	.word	0x200003d0

08007f80 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 8007f80:	b590      	push	{r4, r7, lr}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	4604      	mov	r4, r0
 8007f88:	4608      	mov	r0, r1
 8007f8a:	4611      	mov	r1, r2
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	4623      	mov	r3, r4
 8007f90:	80fb      	strh	r3, [r7, #6]
 8007f92:	4603      	mov	r3, r0
 8007f94:	80bb      	strh	r3, [r7, #4]
 8007f96:	460b      	mov	r3, r1
 8007f98:	807b      	strh	r3, [r7, #2]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	803b      	strh	r3, [r7, #0]
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8007f9e:	4b18      	ldr	r3, [pc, #96]	; (8008000 <ILI9341_Draw_Horizontal_Line+0x80>)
 8007fa0:	881b      	ldrh	r3, [r3, #0]
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	88fa      	ldrh	r2, [r7, #6]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d226      	bcs.n	8007ff8 <ILI9341_Draw_Horizontal_Line+0x78>
 8007faa:	4b16      	ldr	r3, [pc, #88]	; (8008004 <ILI9341_Draw_Horizontal_Line+0x84>)
 8007fac:	881b      	ldrh	r3, [r3, #0]
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	88ba      	ldrh	r2, [r7, #4]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d220      	bcs.n	8007ff8 <ILI9341_Draw_Horizontal_Line+0x78>
	if((X+Width-1)>=LCD_WIDTH)
 8007fb6:	88fa      	ldrh	r2, [r7, #6]
 8007fb8:	887b      	ldrh	r3, [r7, #2]
 8007fba:	4413      	add	r3, r2
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	4a10      	ldr	r2, [pc, #64]	; (8008000 <ILI9341_Draw_Horizontal_Line+0x80>)
 8007fc0:	8812      	ldrh	r2, [r2, #0]
 8007fc2:	b292      	uxth	r2, r2
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	db05      	blt.n	8007fd4 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			Width=LCD_WIDTH-X;
 8007fc8:	4b0d      	ldr	r3, [pc, #52]	; (8008000 <ILI9341_Draw_Horizontal_Line+0x80>)
 8007fca:	881b      	ldrh	r3, [r3, #0]
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	88fb      	ldrh	r3, [r7, #6]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8007fd4:	88fa      	ldrh	r2, [r7, #6]
 8007fd6:	887b      	ldrh	r3, [r7, #2]
 8007fd8:	4413      	add	r3, r2
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	88bb      	ldrh	r3, [r7, #4]
 8007fe2:	88b9      	ldrh	r1, [r7, #4]
 8007fe4:	88f8      	ldrh	r0, [r7, #6]
 8007fe6:	f7ff fcd7 	bl	8007998 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Width);
 8007fea:	887a      	ldrh	r2, [r7, #2]
 8007fec:	883b      	ldrh	r3, [r7, #0]
 8007fee:	4611      	mov	r1, r2
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7ff fea7 	bl	8007d44 <ILI9341_Draw_Colour_Burst>
 8007ff6:	e000      	b.n	8007ffa <ILI9341_Draw_Horizontal_Line+0x7a>
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8007ff8:	bf00      	nop
}
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd90      	pop	{r4, r7, pc}
 8008000:	200003d2 	.word	0x200003d2
 8008004:	200003d0 	.word	0x200003d0

08008008 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height, uint16_t Colour)
{
 8008008:	b590      	push	{r4, r7, lr}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	4604      	mov	r4, r0
 8008010:	4608      	mov	r0, r1
 8008012:	4611      	mov	r1, r2
 8008014:	461a      	mov	r2, r3
 8008016:	4623      	mov	r3, r4
 8008018:	80fb      	strh	r3, [r7, #6]
 800801a:	4603      	mov	r3, r0
 800801c:	80bb      	strh	r3, [r7, #4]
 800801e:	460b      	mov	r3, r1
 8008020:	807b      	strh	r3, [r7, #2]
 8008022:	4613      	mov	r3, r2
 8008024:	803b      	strh	r3, [r7, #0]
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8008026:	4b18      	ldr	r3, [pc, #96]	; (8008088 <ILI9341_Draw_Vertical_Line+0x80>)
 8008028:	881b      	ldrh	r3, [r3, #0]
 800802a:	b29b      	uxth	r3, r3
 800802c:	88fa      	ldrh	r2, [r7, #6]
 800802e:	429a      	cmp	r2, r3
 8008030:	d226      	bcs.n	8008080 <ILI9341_Draw_Vertical_Line+0x78>
 8008032:	4b16      	ldr	r3, [pc, #88]	; (800808c <ILI9341_Draw_Vertical_Line+0x84>)
 8008034:	881b      	ldrh	r3, [r3, #0]
 8008036:	b29b      	uxth	r3, r3
 8008038:	88ba      	ldrh	r2, [r7, #4]
 800803a:	429a      	cmp	r2, r3
 800803c:	d220      	bcs.n	8008080 <ILI9341_Draw_Vertical_Line+0x78>
	if((Y+Height-1)>=LCD_HEIGHT)
 800803e:	88ba      	ldrh	r2, [r7, #4]
 8008040:	887b      	ldrh	r3, [r7, #2]
 8008042:	4413      	add	r3, r2
 8008044:	3b01      	subs	r3, #1
 8008046:	4a11      	ldr	r2, [pc, #68]	; (800808c <ILI9341_Draw_Vertical_Line+0x84>)
 8008048:	8812      	ldrh	r2, [r2, #0]
 800804a:	b292      	uxth	r2, r2
 800804c:	4293      	cmp	r3, r2
 800804e:	db05      	blt.n	800805c <ILI9341_Draw_Vertical_Line+0x54>
		{
			Height=LCD_HEIGHT-Y;
 8008050:	4b0e      	ldr	r3, [pc, #56]	; (800808c <ILI9341_Draw_Vertical_Line+0x84>)
 8008052:	881b      	ldrh	r3, [r3, #0]
 8008054:	b29a      	uxth	r2, r3
 8008056:	88bb      	ldrh	r3, [r7, #4]
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Address(X, Y, X, Y+Height-1);
 800805c:	88ba      	ldrh	r2, [r7, #4]
 800805e:	887b      	ldrh	r3, [r7, #2]
 8008060:	4413      	add	r3, r2
 8008062:	b29b      	uxth	r3, r3
 8008064:	3b01      	subs	r3, #1
 8008066:	b29b      	uxth	r3, r3
 8008068:	88fa      	ldrh	r2, [r7, #6]
 800806a:	88b9      	ldrh	r1, [r7, #4]
 800806c:	88f8      	ldrh	r0, [r7, #6]
 800806e:	f7ff fc93 	bl	8007998 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height);
 8008072:	887a      	ldrh	r2, [r7, #2]
 8008074:	883b      	ldrh	r3, [r7, #0]
 8008076:	4611      	mov	r1, r2
 8008078:	4618      	mov	r0, r3
 800807a:	f7ff fe63 	bl	8007d44 <ILI9341_Draw_Colour_Burst>
 800807e:	e000      	b.n	8008082 <ILI9341_Draw_Vertical_Line+0x7a>
	if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8008080:	bf00      	nop
}
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	bd90      	pop	{r4, r7, pc}
 8008088:	200003d2 	.word	0x200003d2
 800808c:	200003d0 	.word	0x200003d0

08008090 <__errno>:
 8008090:	4b01      	ldr	r3, [pc, #4]	; (8008098 <__errno+0x8>)
 8008092:	6818      	ldr	r0, [r3, #0]
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	200003d4 	.word	0x200003d4

0800809c <__libc_init_array>:
 800809c:	b570      	push	{r4, r5, r6, lr}
 800809e:	4e0d      	ldr	r6, [pc, #52]	; (80080d4 <__libc_init_array+0x38>)
 80080a0:	4c0d      	ldr	r4, [pc, #52]	; (80080d8 <__libc_init_array+0x3c>)
 80080a2:	1ba4      	subs	r4, r4, r6
 80080a4:	10a4      	asrs	r4, r4, #2
 80080a6:	2500      	movs	r5, #0
 80080a8:	42a5      	cmp	r5, r4
 80080aa:	d109      	bne.n	80080c0 <__libc_init_array+0x24>
 80080ac:	4e0b      	ldr	r6, [pc, #44]	; (80080dc <__libc_init_array+0x40>)
 80080ae:	4c0c      	ldr	r4, [pc, #48]	; (80080e0 <__libc_init_array+0x44>)
 80080b0:	f000 ff68 	bl	8008f84 <_init>
 80080b4:	1ba4      	subs	r4, r4, r6
 80080b6:	10a4      	asrs	r4, r4, #2
 80080b8:	2500      	movs	r5, #0
 80080ba:	42a5      	cmp	r5, r4
 80080bc:	d105      	bne.n	80080ca <__libc_init_array+0x2e>
 80080be:	bd70      	pop	{r4, r5, r6, pc}
 80080c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080c4:	4798      	blx	r3
 80080c6:	3501      	adds	r5, #1
 80080c8:	e7ee      	b.n	80080a8 <__libc_init_array+0xc>
 80080ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080ce:	4798      	blx	r3
 80080d0:	3501      	adds	r5, #1
 80080d2:	e7f2      	b.n	80080ba <__libc_init_array+0x1e>
 80080d4:	080090c8 	.word	0x080090c8
 80080d8:	080090c8 	.word	0x080090c8
 80080dc:	080090c8 	.word	0x080090c8
 80080e0:	080090cc 	.word	0x080090cc

080080e4 <memset>:
 80080e4:	4402      	add	r2, r0
 80080e6:	4603      	mov	r3, r0
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d100      	bne.n	80080ee <memset+0xa>
 80080ec:	4770      	bx	lr
 80080ee:	f803 1b01 	strb.w	r1, [r3], #1
 80080f2:	e7f9      	b.n	80080e8 <memset+0x4>

080080f4 <iprintf>:
 80080f4:	b40f      	push	{r0, r1, r2, r3}
 80080f6:	4b0a      	ldr	r3, [pc, #40]	; (8008120 <iprintf+0x2c>)
 80080f8:	b513      	push	{r0, r1, r4, lr}
 80080fa:	681c      	ldr	r4, [r3, #0]
 80080fc:	b124      	cbz	r4, 8008108 <iprintf+0x14>
 80080fe:	69a3      	ldr	r3, [r4, #24]
 8008100:	b913      	cbnz	r3, 8008108 <iprintf+0x14>
 8008102:	4620      	mov	r0, r4
 8008104:	f000 fa22 	bl	800854c <__sinit>
 8008108:	ab05      	add	r3, sp, #20
 800810a:	9a04      	ldr	r2, [sp, #16]
 800810c:	68a1      	ldr	r1, [r4, #8]
 800810e:	9301      	str	r3, [sp, #4]
 8008110:	4620      	mov	r0, r4
 8008112:	f000 fbdb 	bl	80088cc <_vfiprintf_r>
 8008116:	b002      	add	sp, #8
 8008118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800811c:	b004      	add	sp, #16
 800811e:	4770      	bx	lr
 8008120:	200003d4 	.word	0x200003d4

08008124 <_puts_r>:
 8008124:	b570      	push	{r4, r5, r6, lr}
 8008126:	460e      	mov	r6, r1
 8008128:	4605      	mov	r5, r0
 800812a:	b118      	cbz	r0, 8008134 <_puts_r+0x10>
 800812c:	6983      	ldr	r3, [r0, #24]
 800812e:	b90b      	cbnz	r3, 8008134 <_puts_r+0x10>
 8008130:	f000 fa0c 	bl	800854c <__sinit>
 8008134:	69ab      	ldr	r3, [r5, #24]
 8008136:	68ac      	ldr	r4, [r5, #8]
 8008138:	b913      	cbnz	r3, 8008140 <_puts_r+0x1c>
 800813a:	4628      	mov	r0, r5
 800813c:	f000 fa06 	bl	800854c <__sinit>
 8008140:	4b23      	ldr	r3, [pc, #140]	; (80081d0 <_puts_r+0xac>)
 8008142:	429c      	cmp	r4, r3
 8008144:	d117      	bne.n	8008176 <_puts_r+0x52>
 8008146:	686c      	ldr	r4, [r5, #4]
 8008148:	89a3      	ldrh	r3, [r4, #12]
 800814a:	071b      	lsls	r3, r3, #28
 800814c:	d51d      	bpl.n	800818a <_puts_r+0x66>
 800814e:	6923      	ldr	r3, [r4, #16]
 8008150:	b1db      	cbz	r3, 800818a <_puts_r+0x66>
 8008152:	3e01      	subs	r6, #1
 8008154:	68a3      	ldr	r3, [r4, #8]
 8008156:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800815a:	3b01      	subs	r3, #1
 800815c:	60a3      	str	r3, [r4, #8]
 800815e:	b9e9      	cbnz	r1, 800819c <_puts_r+0x78>
 8008160:	2b00      	cmp	r3, #0
 8008162:	da2e      	bge.n	80081c2 <_puts_r+0x9e>
 8008164:	4622      	mov	r2, r4
 8008166:	210a      	movs	r1, #10
 8008168:	4628      	mov	r0, r5
 800816a:	f000 f83f 	bl	80081ec <__swbuf_r>
 800816e:	3001      	adds	r0, #1
 8008170:	d011      	beq.n	8008196 <_puts_r+0x72>
 8008172:	200a      	movs	r0, #10
 8008174:	e011      	b.n	800819a <_puts_r+0x76>
 8008176:	4b17      	ldr	r3, [pc, #92]	; (80081d4 <_puts_r+0xb0>)
 8008178:	429c      	cmp	r4, r3
 800817a:	d101      	bne.n	8008180 <_puts_r+0x5c>
 800817c:	68ac      	ldr	r4, [r5, #8]
 800817e:	e7e3      	b.n	8008148 <_puts_r+0x24>
 8008180:	4b15      	ldr	r3, [pc, #84]	; (80081d8 <_puts_r+0xb4>)
 8008182:	429c      	cmp	r4, r3
 8008184:	bf08      	it	eq
 8008186:	68ec      	ldreq	r4, [r5, #12]
 8008188:	e7de      	b.n	8008148 <_puts_r+0x24>
 800818a:	4621      	mov	r1, r4
 800818c:	4628      	mov	r0, r5
 800818e:	f000 f87f 	bl	8008290 <__swsetup_r>
 8008192:	2800      	cmp	r0, #0
 8008194:	d0dd      	beq.n	8008152 <_puts_r+0x2e>
 8008196:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800819a:	bd70      	pop	{r4, r5, r6, pc}
 800819c:	2b00      	cmp	r3, #0
 800819e:	da04      	bge.n	80081aa <_puts_r+0x86>
 80081a0:	69a2      	ldr	r2, [r4, #24]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	dc06      	bgt.n	80081b4 <_puts_r+0x90>
 80081a6:	290a      	cmp	r1, #10
 80081a8:	d004      	beq.n	80081b4 <_puts_r+0x90>
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	1c5a      	adds	r2, r3, #1
 80081ae:	6022      	str	r2, [r4, #0]
 80081b0:	7019      	strb	r1, [r3, #0]
 80081b2:	e7cf      	b.n	8008154 <_puts_r+0x30>
 80081b4:	4622      	mov	r2, r4
 80081b6:	4628      	mov	r0, r5
 80081b8:	f000 f818 	bl	80081ec <__swbuf_r>
 80081bc:	3001      	adds	r0, #1
 80081be:	d1c9      	bne.n	8008154 <_puts_r+0x30>
 80081c0:	e7e9      	b.n	8008196 <_puts_r+0x72>
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	200a      	movs	r0, #10
 80081c6:	1c5a      	adds	r2, r3, #1
 80081c8:	6022      	str	r2, [r4, #0]
 80081ca:	7018      	strb	r0, [r3, #0]
 80081cc:	e7e5      	b.n	800819a <_puts_r+0x76>
 80081ce:	bf00      	nop
 80081d0:	08009054 	.word	0x08009054
 80081d4:	08009074 	.word	0x08009074
 80081d8:	08009034 	.word	0x08009034

080081dc <puts>:
 80081dc:	4b02      	ldr	r3, [pc, #8]	; (80081e8 <puts+0xc>)
 80081de:	4601      	mov	r1, r0
 80081e0:	6818      	ldr	r0, [r3, #0]
 80081e2:	f7ff bf9f 	b.w	8008124 <_puts_r>
 80081e6:	bf00      	nop
 80081e8:	200003d4 	.word	0x200003d4

080081ec <__swbuf_r>:
 80081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ee:	460e      	mov	r6, r1
 80081f0:	4614      	mov	r4, r2
 80081f2:	4605      	mov	r5, r0
 80081f4:	b118      	cbz	r0, 80081fe <__swbuf_r+0x12>
 80081f6:	6983      	ldr	r3, [r0, #24]
 80081f8:	b90b      	cbnz	r3, 80081fe <__swbuf_r+0x12>
 80081fa:	f000 f9a7 	bl	800854c <__sinit>
 80081fe:	4b21      	ldr	r3, [pc, #132]	; (8008284 <__swbuf_r+0x98>)
 8008200:	429c      	cmp	r4, r3
 8008202:	d12a      	bne.n	800825a <__swbuf_r+0x6e>
 8008204:	686c      	ldr	r4, [r5, #4]
 8008206:	69a3      	ldr	r3, [r4, #24]
 8008208:	60a3      	str	r3, [r4, #8]
 800820a:	89a3      	ldrh	r3, [r4, #12]
 800820c:	071a      	lsls	r2, r3, #28
 800820e:	d52e      	bpl.n	800826e <__swbuf_r+0x82>
 8008210:	6923      	ldr	r3, [r4, #16]
 8008212:	b363      	cbz	r3, 800826e <__swbuf_r+0x82>
 8008214:	6923      	ldr	r3, [r4, #16]
 8008216:	6820      	ldr	r0, [r4, #0]
 8008218:	1ac0      	subs	r0, r0, r3
 800821a:	6963      	ldr	r3, [r4, #20]
 800821c:	b2f6      	uxtb	r6, r6
 800821e:	4283      	cmp	r3, r0
 8008220:	4637      	mov	r7, r6
 8008222:	dc04      	bgt.n	800822e <__swbuf_r+0x42>
 8008224:	4621      	mov	r1, r4
 8008226:	4628      	mov	r0, r5
 8008228:	f000 f926 	bl	8008478 <_fflush_r>
 800822c:	bb28      	cbnz	r0, 800827a <__swbuf_r+0x8e>
 800822e:	68a3      	ldr	r3, [r4, #8]
 8008230:	3b01      	subs	r3, #1
 8008232:	60a3      	str	r3, [r4, #8]
 8008234:	6823      	ldr	r3, [r4, #0]
 8008236:	1c5a      	adds	r2, r3, #1
 8008238:	6022      	str	r2, [r4, #0]
 800823a:	701e      	strb	r6, [r3, #0]
 800823c:	6963      	ldr	r3, [r4, #20]
 800823e:	3001      	adds	r0, #1
 8008240:	4283      	cmp	r3, r0
 8008242:	d004      	beq.n	800824e <__swbuf_r+0x62>
 8008244:	89a3      	ldrh	r3, [r4, #12]
 8008246:	07db      	lsls	r3, r3, #31
 8008248:	d519      	bpl.n	800827e <__swbuf_r+0x92>
 800824a:	2e0a      	cmp	r6, #10
 800824c:	d117      	bne.n	800827e <__swbuf_r+0x92>
 800824e:	4621      	mov	r1, r4
 8008250:	4628      	mov	r0, r5
 8008252:	f000 f911 	bl	8008478 <_fflush_r>
 8008256:	b190      	cbz	r0, 800827e <__swbuf_r+0x92>
 8008258:	e00f      	b.n	800827a <__swbuf_r+0x8e>
 800825a:	4b0b      	ldr	r3, [pc, #44]	; (8008288 <__swbuf_r+0x9c>)
 800825c:	429c      	cmp	r4, r3
 800825e:	d101      	bne.n	8008264 <__swbuf_r+0x78>
 8008260:	68ac      	ldr	r4, [r5, #8]
 8008262:	e7d0      	b.n	8008206 <__swbuf_r+0x1a>
 8008264:	4b09      	ldr	r3, [pc, #36]	; (800828c <__swbuf_r+0xa0>)
 8008266:	429c      	cmp	r4, r3
 8008268:	bf08      	it	eq
 800826a:	68ec      	ldreq	r4, [r5, #12]
 800826c:	e7cb      	b.n	8008206 <__swbuf_r+0x1a>
 800826e:	4621      	mov	r1, r4
 8008270:	4628      	mov	r0, r5
 8008272:	f000 f80d 	bl	8008290 <__swsetup_r>
 8008276:	2800      	cmp	r0, #0
 8008278:	d0cc      	beq.n	8008214 <__swbuf_r+0x28>
 800827a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800827e:	4638      	mov	r0, r7
 8008280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008282:	bf00      	nop
 8008284:	08009054 	.word	0x08009054
 8008288:	08009074 	.word	0x08009074
 800828c:	08009034 	.word	0x08009034

08008290 <__swsetup_r>:
 8008290:	4b32      	ldr	r3, [pc, #200]	; (800835c <__swsetup_r+0xcc>)
 8008292:	b570      	push	{r4, r5, r6, lr}
 8008294:	681d      	ldr	r5, [r3, #0]
 8008296:	4606      	mov	r6, r0
 8008298:	460c      	mov	r4, r1
 800829a:	b125      	cbz	r5, 80082a6 <__swsetup_r+0x16>
 800829c:	69ab      	ldr	r3, [r5, #24]
 800829e:	b913      	cbnz	r3, 80082a6 <__swsetup_r+0x16>
 80082a0:	4628      	mov	r0, r5
 80082a2:	f000 f953 	bl	800854c <__sinit>
 80082a6:	4b2e      	ldr	r3, [pc, #184]	; (8008360 <__swsetup_r+0xd0>)
 80082a8:	429c      	cmp	r4, r3
 80082aa:	d10f      	bne.n	80082cc <__swsetup_r+0x3c>
 80082ac:	686c      	ldr	r4, [r5, #4]
 80082ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082b2:	b29a      	uxth	r2, r3
 80082b4:	0715      	lsls	r5, r2, #28
 80082b6:	d42c      	bmi.n	8008312 <__swsetup_r+0x82>
 80082b8:	06d0      	lsls	r0, r2, #27
 80082ba:	d411      	bmi.n	80082e0 <__swsetup_r+0x50>
 80082bc:	2209      	movs	r2, #9
 80082be:	6032      	str	r2, [r6, #0]
 80082c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082c4:	81a3      	strh	r3, [r4, #12]
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082ca:	e03e      	b.n	800834a <__swsetup_r+0xba>
 80082cc:	4b25      	ldr	r3, [pc, #148]	; (8008364 <__swsetup_r+0xd4>)
 80082ce:	429c      	cmp	r4, r3
 80082d0:	d101      	bne.n	80082d6 <__swsetup_r+0x46>
 80082d2:	68ac      	ldr	r4, [r5, #8]
 80082d4:	e7eb      	b.n	80082ae <__swsetup_r+0x1e>
 80082d6:	4b24      	ldr	r3, [pc, #144]	; (8008368 <__swsetup_r+0xd8>)
 80082d8:	429c      	cmp	r4, r3
 80082da:	bf08      	it	eq
 80082dc:	68ec      	ldreq	r4, [r5, #12]
 80082de:	e7e6      	b.n	80082ae <__swsetup_r+0x1e>
 80082e0:	0751      	lsls	r1, r2, #29
 80082e2:	d512      	bpl.n	800830a <__swsetup_r+0x7a>
 80082e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082e6:	b141      	cbz	r1, 80082fa <__swsetup_r+0x6a>
 80082e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082ec:	4299      	cmp	r1, r3
 80082ee:	d002      	beq.n	80082f6 <__swsetup_r+0x66>
 80082f0:	4630      	mov	r0, r6
 80082f2:	f000 fa19 	bl	8008728 <_free_r>
 80082f6:	2300      	movs	r3, #0
 80082f8:	6363      	str	r3, [r4, #52]	; 0x34
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	2300      	movs	r3, #0
 8008304:	6063      	str	r3, [r4, #4]
 8008306:	6923      	ldr	r3, [r4, #16]
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	89a3      	ldrh	r3, [r4, #12]
 800830c:	f043 0308 	orr.w	r3, r3, #8
 8008310:	81a3      	strh	r3, [r4, #12]
 8008312:	6923      	ldr	r3, [r4, #16]
 8008314:	b94b      	cbnz	r3, 800832a <__swsetup_r+0x9a>
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800831c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008320:	d003      	beq.n	800832a <__swsetup_r+0x9a>
 8008322:	4621      	mov	r1, r4
 8008324:	4630      	mov	r0, r6
 8008326:	f000 f9bf 	bl	80086a8 <__smakebuf_r>
 800832a:	89a2      	ldrh	r2, [r4, #12]
 800832c:	f012 0301 	ands.w	r3, r2, #1
 8008330:	d00c      	beq.n	800834c <__swsetup_r+0xbc>
 8008332:	2300      	movs	r3, #0
 8008334:	60a3      	str	r3, [r4, #8]
 8008336:	6963      	ldr	r3, [r4, #20]
 8008338:	425b      	negs	r3, r3
 800833a:	61a3      	str	r3, [r4, #24]
 800833c:	6923      	ldr	r3, [r4, #16]
 800833e:	b953      	cbnz	r3, 8008356 <__swsetup_r+0xc6>
 8008340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008344:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008348:	d1ba      	bne.n	80082c0 <__swsetup_r+0x30>
 800834a:	bd70      	pop	{r4, r5, r6, pc}
 800834c:	0792      	lsls	r2, r2, #30
 800834e:	bf58      	it	pl
 8008350:	6963      	ldrpl	r3, [r4, #20]
 8008352:	60a3      	str	r3, [r4, #8]
 8008354:	e7f2      	b.n	800833c <__swsetup_r+0xac>
 8008356:	2000      	movs	r0, #0
 8008358:	e7f7      	b.n	800834a <__swsetup_r+0xba>
 800835a:	bf00      	nop
 800835c:	200003d4 	.word	0x200003d4
 8008360:	08009054 	.word	0x08009054
 8008364:	08009074 	.word	0x08009074
 8008368:	08009034 	.word	0x08009034

0800836c <__sflush_r>:
 800836c:	898a      	ldrh	r2, [r1, #12]
 800836e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008372:	4605      	mov	r5, r0
 8008374:	0710      	lsls	r0, r2, #28
 8008376:	460c      	mov	r4, r1
 8008378:	d458      	bmi.n	800842c <__sflush_r+0xc0>
 800837a:	684b      	ldr	r3, [r1, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	dc05      	bgt.n	800838c <__sflush_r+0x20>
 8008380:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008382:	2b00      	cmp	r3, #0
 8008384:	dc02      	bgt.n	800838c <__sflush_r+0x20>
 8008386:	2000      	movs	r0, #0
 8008388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800838c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800838e:	2e00      	cmp	r6, #0
 8008390:	d0f9      	beq.n	8008386 <__sflush_r+0x1a>
 8008392:	2300      	movs	r3, #0
 8008394:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008398:	682f      	ldr	r7, [r5, #0]
 800839a:	6a21      	ldr	r1, [r4, #32]
 800839c:	602b      	str	r3, [r5, #0]
 800839e:	d032      	beq.n	8008406 <__sflush_r+0x9a>
 80083a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80083a2:	89a3      	ldrh	r3, [r4, #12]
 80083a4:	075a      	lsls	r2, r3, #29
 80083a6:	d505      	bpl.n	80083b4 <__sflush_r+0x48>
 80083a8:	6863      	ldr	r3, [r4, #4]
 80083aa:	1ac0      	subs	r0, r0, r3
 80083ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083ae:	b10b      	cbz	r3, 80083b4 <__sflush_r+0x48>
 80083b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80083b2:	1ac0      	subs	r0, r0, r3
 80083b4:	2300      	movs	r3, #0
 80083b6:	4602      	mov	r2, r0
 80083b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083ba:	6a21      	ldr	r1, [r4, #32]
 80083bc:	4628      	mov	r0, r5
 80083be:	47b0      	blx	r6
 80083c0:	1c43      	adds	r3, r0, #1
 80083c2:	89a3      	ldrh	r3, [r4, #12]
 80083c4:	d106      	bne.n	80083d4 <__sflush_r+0x68>
 80083c6:	6829      	ldr	r1, [r5, #0]
 80083c8:	291d      	cmp	r1, #29
 80083ca:	d848      	bhi.n	800845e <__sflush_r+0xf2>
 80083cc:	4a29      	ldr	r2, [pc, #164]	; (8008474 <__sflush_r+0x108>)
 80083ce:	40ca      	lsrs	r2, r1
 80083d0:	07d6      	lsls	r6, r2, #31
 80083d2:	d544      	bpl.n	800845e <__sflush_r+0xf2>
 80083d4:	2200      	movs	r2, #0
 80083d6:	6062      	str	r2, [r4, #4]
 80083d8:	04d9      	lsls	r1, r3, #19
 80083da:	6922      	ldr	r2, [r4, #16]
 80083dc:	6022      	str	r2, [r4, #0]
 80083de:	d504      	bpl.n	80083ea <__sflush_r+0x7e>
 80083e0:	1c42      	adds	r2, r0, #1
 80083e2:	d101      	bne.n	80083e8 <__sflush_r+0x7c>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	b903      	cbnz	r3, 80083ea <__sflush_r+0x7e>
 80083e8:	6560      	str	r0, [r4, #84]	; 0x54
 80083ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083ec:	602f      	str	r7, [r5, #0]
 80083ee:	2900      	cmp	r1, #0
 80083f0:	d0c9      	beq.n	8008386 <__sflush_r+0x1a>
 80083f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083f6:	4299      	cmp	r1, r3
 80083f8:	d002      	beq.n	8008400 <__sflush_r+0x94>
 80083fa:	4628      	mov	r0, r5
 80083fc:	f000 f994 	bl	8008728 <_free_r>
 8008400:	2000      	movs	r0, #0
 8008402:	6360      	str	r0, [r4, #52]	; 0x34
 8008404:	e7c0      	b.n	8008388 <__sflush_r+0x1c>
 8008406:	2301      	movs	r3, #1
 8008408:	4628      	mov	r0, r5
 800840a:	47b0      	blx	r6
 800840c:	1c41      	adds	r1, r0, #1
 800840e:	d1c8      	bne.n	80083a2 <__sflush_r+0x36>
 8008410:	682b      	ldr	r3, [r5, #0]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d0c5      	beq.n	80083a2 <__sflush_r+0x36>
 8008416:	2b1d      	cmp	r3, #29
 8008418:	d001      	beq.n	800841e <__sflush_r+0xb2>
 800841a:	2b16      	cmp	r3, #22
 800841c:	d101      	bne.n	8008422 <__sflush_r+0xb6>
 800841e:	602f      	str	r7, [r5, #0]
 8008420:	e7b1      	b.n	8008386 <__sflush_r+0x1a>
 8008422:	89a3      	ldrh	r3, [r4, #12]
 8008424:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	e7ad      	b.n	8008388 <__sflush_r+0x1c>
 800842c:	690f      	ldr	r7, [r1, #16]
 800842e:	2f00      	cmp	r7, #0
 8008430:	d0a9      	beq.n	8008386 <__sflush_r+0x1a>
 8008432:	0793      	lsls	r3, r2, #30
 8008434:	680e      	ldr	r6, [r1, #0]
 8008436:	bf08      	it	eq
 8008438:	694b      	ldreq	r3, [r1, #20]
 800843a:	600f      	str	r7, [r1, #0]
 800843c:	bf18      	it	ne
 800843e:	2300      	movne	r3, #0
 8008440:	eba6 0807 	sub.w	r8, r6, r7
 8008444:	608b      	str	r3, [r1, #8]
 8008446:	f1b8 0f00 	cmp.w	r8, #0
 800844a:	dd9c      	ble.n	8008386 <__sflush_r+0x1a>
 800844c:	4643      	mov	r3, r8
 800844e:	463a      	mov	r2, r7
 8008450:	6a21      	ldr	r1, [r4, #32]
 8008452:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008454:	4628      	mov	r0, r5
 8008456:	47b0      	blx	r6
 8008458:	2800      	cmp	r0, #0
 800845a:	dc06      	bgt.n	800846a <__sflush_r+0xfe>
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008462:	81a3      	strh	r3, [r4, #12]
 8008464:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008468:	e78e      	b.n	8008388 <__sflush_r+0x1c>
 800846a:	4407      	add	r7, r0
 800846c:	eba8 0800 	sub.w	r8, r8, r0
 8008470:	e7e9      	b.n	8008446 <__sflush_r+0xda>
 8008472:	bf00      	nop
 8008474:	20400001 	.word	0x20400001

08008478 <_fflush_r>:
 8008478:	b538      	push	{r3, r4, r5, lr}
 800847a:	690b      	ldr	r3, [r1, #16]
 800847c:	4605      	mov	r5, r0
 800847e:	460c      	mov	r4, r1
 8008480:	b1db      	cbz	r3, 80084ba <_fflush_r+0x42>
 8008482:	b118      	cbz	r0, 800848c <_fflush_r+0x14>
 8008484:	6983      	ldr	r3, [r0, #24]
 8008486:	b90b      	cbnz	r3, 800848c <_fflush_r+0x14>
 8008488:	f000 f860 	bl	800854c <__sinit>
 800848c:	4b0c      	ldr	r3, [pc, #48]	; (80084c0 <_fflush_r+0x48>)
 800848e:	429c      	cmp	r4, r3
 8008490:	d109      	bne.n	80084a6 <_fflush_r+0x2e>
 8008492:	686c      	ldr	r4, [r5, #4]
 8008494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008498:	b17b      	cbz	r3, 80084ba <_fflush_r+0x42>
 800849a:	4621      	mov	r1, r4
 800849c:	4628      	mov	r0, r5
 800849e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084a2:	f7ff bf63 	b.w	800836c <__sflush_r>
 80084a6:	4b07      	ldr	r3, [pc, #28]	; (80084c4 <_fflush_r+0x4c>)
 80084a8:	429c      	cmp	r4, r3
 80084aa:	d101      	bne.n	80084b0 <_fflush_r+0x38>
 80084ac:	68ac      	ldr	r4, [r5, #8]
 80084ae:	e7f1      	b.n	8008494 <_fflush_r+0x1c>
 80084b0:	4b05      	ldr	r3, [pc, #20]	; (80084c8 <_fflush_r+0x50>)
 80084b2:	429c      	cmp	r4, r3
 80084b4:	bf08      	it	eq
 80084b6:	68ec      	ldreq	r4, [r5, #12]
 80084b8:	e7ec      	b.n	8008494 <_fflush_r+0x1c>
 80084ba:	2000      	movs	r0, #0
 80084bc:	bd38      	pop	{r3, r4, r5, pc}
 80084be:	bf00      	nop
 80084c0:	08009054 	.word	0x08009054
 80084c4:	08009074 	.word	0x08009074
 80084c8:	08009034 	.word	0x08009034

080084cc <std>:
 80084cc:	2300      	movs	r3, #0
 80084ce:	b510      	push	{r4, lr}
 80084d0:	4604      	mov	r4, r0
 80084d2:	e9c0 3300 	strd	r3, r3, [r0]
 80084d6:	6083      	str	r3, [r0, #8]
 80084d8:	8181      	strh	r1, [r0, #12]
 80084da:	6643      	str	r3, [r0, #100]	; 0x64
 80084dc:	81c2      	strh	r2, [r0, #14]
 80084de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084e2:	6183      	str	r3, [r0, #24]
 80084e4:	4619      	mov	r1, r3
 80084e6:	2208      	movs	r2, #8
 80084e8:	305c      	adds	r0, #92	; 0x5c
 80084ea:	f7ff fdfb 	bl	80080e4 <memset>
 80084ee:	4b05      	ldr	r3, [pc, #20]	; (8008504 <std+0x38>)
 80084f0:	6263      	str	r3, [r4, #36]	; 0x24
 80084f2:	4b05      	ldr	r3, [pc, #20]	; (8008508 <std+0x3c>)
 80084f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80084f6:	4b05      	ldr	r3, [pc, #20]	; (800850c <std+0x40>)
 80084f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084fa:	4b05      	ldr	r3, [pc, #20]	; (8008510 <std+0x44>)
 80084fc:	6224      	str	r4, [r4, #32]
 80084fe:	6323      	str	r3, [r4, #48]	; 0x30
 8008500:	bd10      	pop	{r4, pc}
 8008502:	bf00      	nop
 8008504:	08008e29 	.word	0x08008e29
 8008508:	08008e4b 	.word	0x08008e4b
 800850c:	08008e83 	.word	0x08008e83
 8008510:	08008ea7 	.word	0x08008ea7

08008514 <_cleanup_r>:
 8008514:	4901      	ldr	r1, [pc, #4]	; (800851c <_cleanup_r+0x8>)
 8008516:	f000 b885 	b.w	8008624 <_fwalk_reent>
 800851a:	bf00      	nop
 800851c:	08008479 	.word	0x08008479

08008520 <__sfmoreglue>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	1e4a      	subs	r2, r1, #1
 8008524:	2568      	movs	r5, #104	; 0x68
 8008526:	4355      	muls	r5, r2
 8008528:	460e      	mov	r6, r1
 800852a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800852e:	f000 f949 	bl	80087c4 <_malloc_r>
 8008532:	4604      	mov	r4, r0
 8008534:	b140      	cbz	r0, 8008548 <__sfmoreglue+0x28>
 8008536:	2100      	movs	r1, #0
 8008538:	e9c0 1600 	strd	r1, r6, [r0]
 800853c:	300c      	adds	r0, #12
 800853e:	60a0      	str	r0, [r4, #8]
 8008540:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008544:	f7ff fdce 	bl	80080e4 <memset>
 8008548:	4620      	mov	r0, r4
 800854a:	bd70      	pop	{r4, r5, r6, pc}

0800854c <__sinit>:
 800854c:	6983      	ldr	r3, [r0, #24]
 800854e:	b510      	push	{r4, lr}
 8008550:	4604      	mov	r4, r0
 8008552:	bb33      	cbnz	r3, 80085a2 <__sinit+0x56>
 8008554:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008558:	6503      	str	r3, [r0, #80]	; 0x50
 800855a:	4b12      	ldr	r3, [pc, #72]	; (80085a4 <__sinit+0x58>)
 800855c:	4a12      	ldr	r2, [pc, #72]	; (80085a8 <__sinit+0x5c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	6282      	str	r2, [r0, #40]	; 0x28
 8008562:	4298      	cmp	r0, r3
 8008564:	bf04      	itt	eq
 8008566:	2301      	moveq	r3, #1
 8008568:	6183      	streq	r3, [r0, #24]
 800856a:	f000 f81f 	bl	80085ac <__sfp>
 800856e:	6060      	str	r0, [r4, #4]
 8008570:	4620      	mov	r0, r4
 8008572:	f000 f81b 	bl	80085ac <__sfp>
 8008576:	60a0      	str	r0, [r4, #8]
 8008578:	4620      	mov	r0, r4
 800857a:	f000 f817 	bl	80085ac <__sfp>
 800857e:	2200      	movs	r2, #0
 8008580:	60e0      	str	r0, [r4, #12]
 8008582:	2104      	movs	r1, #4
 8008584:	6860      	ldr	r0, [r4, #4]
 8008586:	f7ff ffa1 	bl	80084cc <std>
 800858a:	2201      	movs	r2, #1
 800858c:	2109      	movs	r1, #9
 800858e:	68a0      	ldr	r0, [r4, #8]
 8008590:	f7ff ff9c 	bl	80084cc <std>
 8008594:	2202      	movs	r2, #2
 8008596:	2112      	movs	r1, #18
 8008598:	68e0      	ldr	r0, [r4, #12]
 800859a:	f7ff ff97 	bl	80084cc <std>
 800859e:	2301      	movs	r3, #1
 80085a0:	61a3      	str	r3, [r4, #24]
 80085a2:	bd10      	pop	{r4, pc}
 80085a4:	08009030 	.word	0x08009030
 80085a8:	08008515 	.word	0x08008515

080085ac <__sfp>:
 80085ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ae:	4b1b      	ldr	r3, [pc, #108]	; (800861c <__sfp+0x70>)
 80085b0:	681e      	ldr	r6, [r3, #0]
 80085b2:	69b3      	ldr	r3, [r6, #24]
 80085b4:	4607      	mov	r7, r0
 80085b6:	b913      	cbnz	r3, 80085be <__sfp+0x12>
 80085b8:	4630      	mov	r0, r6
 80085ba:	f7ff ffc7 	bl	800854c <__sinit>
 80085be:	3648      	adds	r6, #72	; 0x48
 80085c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80085c4:	3b01      	subs	r3, #1
 80085c6:	d503      	bpl.n	80085d0 <__sfp+0x24>
 80085c8:	6833      	ldr	r3, [r6, #0]
 80085ca:	b133      	cbz	r3, 80085da <__sfp+0x2e>
 80085cc:	6836      	ldr	r6, [r6, #0]
 80085ce:	e7f7      	b.n	80085c0 <__sfp+0x14>
 80085d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80085d4:	b16d      	cbz	r5, 80085f2 <__sfp+0x46>
 80085d6:	3468      	adds	r4, #104	; 0x68
 80085d8:	e7f4      	b.n	80085c4 <__sfp+0x18>
 80085da:	2104      	movs	r1, #4
 80085dc:	4638      	mov	r0, r7
 80085de:	f7ff ff9f 	bl	8008520 <__sfmoreglue>
 80085e2:	6030      	str	r0, [r6, #0]
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d1f1      	bne.n	80085cc <__sfp+0x20>
 80085e8:	230c      	movs	r3, #12
 80085ea:	603b      	str	r3, [r7, #0]
 80085ec:	4604      	mov	r4, r0
 80085ee:	4620      	mov	r0, r4
 80085f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085f2:	4b0b      	ldr	r3, [pc, #44]	; (8008620 <__sfp+0x74>)
 80085f4:	6665      	str	r5, [r4, #100]	; 0x64
 80085f6:	e9c4 5500 	strd	r5, r5, [r4]
 80085fa:	60a5      	str	r5, [r4, #8]
 80085fc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008600:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008604:	2208      	movs	r2, #8
 8008606:	4629      	mov	r1, r5
 8008608:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800860c:	f7ff fd6a 	bl	80080e4 <memset>
 8008610:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008614:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008618:	e7e9      	b.n	80085ee <__sfp+0x42>
 800861a:	bf00      	nop
 800861c:	08009030 	.word	0x08009030
 8008620:	ffff0001 	.word	0xffff0001

08008624 <_fwalk_reent>:
 8008624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008628:	4680      	mov	r8, r0
 800862a:	4689      	mov	r9, r1
 800862c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008630:	2600      	movs	r6, #0
 8008632:	b914      	cbnz	r4, 800863a <_fwalk_reent+0x16>
 8008634:	4630      	mov	r0, r6
 8008636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800863a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800863e:	3f01      	subs	r7, #1
 8008640:	d501      	bpl.n	8008646 <_fwalk_reent+0x22>
 8008642:	6824      	ldr	r4, [r4, #0]
 8008644:	e7f5      	b.n	8008632 <_fwalk_reent+0xe>
 8008646:	89ab      	ldrh	r3, [r5, #12]
 8008648:	2b01      	cmp	r3, #1
 800864a:	d907      	bls.n	800865c <_fwalk_reent+0x38>
 800864c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008650:	3301      	adds	r3, #1
 8008652:	d003      	beq.n	800865c <_fwalk_reent+0x38>
 8008654:	4629      	mov	r1, r5
 8008656:	4640      	mov	r0, r8
 8008658:	47c8      	blx	r9
 800865a:	4306      	orrs	r6, r0
 800865c:	3568      	adds	r5, #104	; 0x68
 800865e:	e7ee      	b.n	800863e <_fwalk_reent+0x1a>

08008660 <__swhatbuf_r>:
 8008660:	b570      	push	{r4, r5, r6, lr}
 8008662:	460e      	mov	r6, r1
 8008664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008668:	2900      	cmp	r1, #0
 800866a:	b096      	sub	sp, #88	; 0x58
 800866c:	4614      	mov	r4, r2
 800866e:	461d      	mov	r5, r3
 8008670:	da07      	bge.n	8008682 <__swhatbuf_r+0x22>
 8008672:	2300      	movs	r3, #0
 8008674:	602b      	str	r3, [r5, #0]
 8008676:	89b3      	ldrh	r3, [r6, #12]
 8008678:	061a      	lsls	r2, r3, #24
 800867a:	d410      	bmi.n	800869e <__swhatbuf_r+0x3e>
 800867c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008680:	e00e      	b.n	80086a0 <__swhatbuf_r+0x40>
 8008682:	466a      	mov	r2, sp
 8008684:	f000 fc36 	bl	8008ef4 <_fstat_r>
 8008688:	2800      	cmp	r0, #0
 800868a:	dbf2      	blt.n	8008672 <__swhatbuf_r+0x12>
 800868c:	9a01      	ldr	r2, [sp, #4]
 800868e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008692:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008696:	425a      	negs	r2, r3
 8008698:	415a      	adcs	r2, r3
 800869a:	602a      	str	r2, [r5, #0]
 800869c:	e7ee      	b.n	800867c <__swhatbuf_r+0x1c>
 800869e:	2340      	movs	r3, #64	; 0x40
 80086a0:	2000      	movs	r0, #0
 80086a2:	6023      	str	r3, [r4, #0]
 80086a4:	b016      	add	sp, #88	; 0x58
 80086a6:	bd70      	pop	{r4, r5, r6, pc}

080086a8 <__smakebuf_r>:
 80086a8:	898b      	ldrh	r3, [r1, #12]
 80086aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086ac:	079d      	lsls	r5, r3, #30
 80086ae:	4606      	mov	r6, r0
 80086b0:	460c      	mov	r4, r1
 80086b2:	d507      	bpl.n	80086c4 <__smakebuf_r+0x1c>
 80086b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	6123      	str	r3, [r4, #16]
 80086bc:	2301      	movs	r3, #1
 80086be:	6163      	str	r3, [r4, #20]
 80086c0:	b002      	add	sp, #8
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	ab01      	add	r3, sp, #4
 80086c6:	466a      	mov	r2, sp
 80086c8:	f7ff ffca 	bl	8008660 <__swhatbuf_r>
 80086cc:	9900      	ldr	r1, [sp, #0]
 80086ce:	4605      	mov	r5, r0
 80086d0:	4630      	mov	r0, r6
 80086d2:	f000 f877 	bl	80087c4 <_malloc_r>
 80086d6:	b948      	cbnz	r0, 80086ec <__smakebuf_r+0x44>
 80086d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086dc:	059a      	lsls	r2, r3, #22
 80086de:	d4ef      	bmi.n	80086c0 <__smakebuf_r+0x18>
 80086e0:	f023 0303 	bic.w	r3, r3, #3
 80086e4:	f043 0302 	orr.w	r3, r3, #2
 80086e8:	81a3      	strh	r3, [r4, #12]
 80086ea:	e7e3      	b.n	80086b4 <__smakebuf_r+0xc>
 80086ec:	4b0d      	ldr	r3, [pc, #52]	; (8008724 <__smakebuf_r+0x7c>)
 80086ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80086f0:	89a3      	ldrh	r3, [r4, #12]
 80086f2:	6020      	str	r0, [r4, #0]
 80086f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086f8:	81a3      	strh	r3, [r4, #12]
 80086fa:	9b00      	ldr	r3, [sp, #0]
 80086fc:	6163      	str	r3, [r4, #20]
 80086fe:	9b01      	ldr	r3, [sp, #4]
 8008700:	6120      	str	r0, [r4, #16]
 8008702:	b15b      	cbz	r3, 800871c <__smakebuf_r+0x74>
 8008704:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008708:	4630      	mov	r0, r6
 800870a:	f000 fc05 	bl	8008f18 <_isatty_r>
 800870e:	b128      	cbz	r0, 800871c <__smakebuf_r+0x74>
 8008710:	89a3      	ldrh	r3, [r4, #12]
 8008712:	f023 0303 	bic.w	r3, r3, #3
 8008716:	f043 0301 	orr.w	r3, r3, #1
 800871a:	81a3      	strh	r3, [r4, #12]
 800871c:	89a3      	ldrh	r3, [r4, #12]
 800871e:	431d      	orrs	r5, r3
 8008720:	81a5      	strh	r5, [r4, #12]
 8008722:	e7cd      	b.n	80086c0 <__smakebuf_r+0x18>
 8008724:	08008515 	.word	0x08008515

08008728 <_free_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	4605      	mov	r5, r0
 800872c:	2900      	cmp	r1, #0
 800872e:	d045      	beq.n	80087bc <_free_r+0x94>
 8008730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008734:	1f0c      	subs	r4, r1, #4
 8008736:	2b00      	cmp	r3, #0
 8008738:	bfb8      	it	lt
 800873a:	18e4      	addlt	r4, r4, r3
 800873c:	f000 fc0e 	bl	8008f5c <__malloc_lock>
 8008740:	4a1f      	ldr	r2, [pc, #124]	; (80087c0 <_free_r+0x98>)
 8008742:	6813      	ldr	r3, [r2, #0]
 8008744:	4610      	mov	r0, r2
 8008746:	b933      	cbnz	r3, 8008756 <_free_r+0x2e>
 8008748:	6063      	str	r3, [r4, #4]
 800874a:	6014      	str	r4, [r2, #0]
 800874c:	4628      	mov	r0, r5
 800874e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008752:	f000 bc04 	b.w	8008f5e <__malloc_unlock>
 8008756:	42a3      	cmp	r3, r4
 8008758:	d90c      	bls.n	8008774 <_free_r+0x4c>
 800875a:	6821      	ldr	r1, [r4, #0]
 800875c:	1862      	adds	r2, r4, r1
 800875e:	4293      	cmp	r3, r2
 8008760:	bf04      	itt	eq
 8008762:	681a      	ldreq	r2, [r3, #0]
 8008764:	685b      	ldreq	r3, [r3, #4]
 8008766:	6063      	str	r3, [r4, #4]
 8008768:	bf04      	itt	eq
 800876a:	1852      	addeq	r2, r2, r1
 800876c:	6022      	streq	r2, [r4, #0]
 800876e:	6004      	str	r4, [r0, #0]
 8008770:	e7ec      	b.n	800874c <_free_r+0x24>
 8008772:	4613      	mov	r3, r2
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	b10a      	cbz	r2, 800877c <_free_r+0x54>
 8008778:	42a2      	cmp	r2, r4
 800877a:	d9fa      	bls.n	8008772 <_free_r+0x4a>
 800877c:	6819      	ldr	r1, [r3, #0]
 800877e:	1858      	adds	r0, r3, r1
 8008780:	42a0      	cmp	r0, r4
 8008782:	d10b      	bne.n	800879c <_free_r+0x74>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	4401      	add	r1, r0
 8008788:	1858      	adds	r0, r3, r1
 800878a:	4282      	cmp	r2, r0
 800878c:	6019      	str	r1, [r3, #0]
 800878e:	d1dd      	bne.n	800874c <_free_r+0x24>
 8008790:	6810      	ldr	r0, [r2, #0]
 8008792:	6852      	ldr	r2, [r2, #4]
 8008794:	605a      	str	r2, [r3, #4]
 8008796:	4401      	add	r1, r0
 8008798:	6019      	str	r1, [r3, #0]
 800879a:	e7d7      	b.n	800874c <_free_r+0x24>
 800879c:	d902      	bls.n	80087a4 <_free_r+0x7c>
 800879e:	230c      	movs	r3, #12
 80087a0:	602b      	str	r3, [r5, #0]
 80087a2:	e7d3      	b.n	800874c <_free_r+0x24>
 80087a4:	6820      	ldr	r0, [r4, #0]
 80087a6:	1821      	adds	r1, r4, r0
 80087a8:	428a      	cmp	r2, r1
 80087aa:	bf04      	itt	eq
 80087ac:	6811      	ldreq	r1, [r2, #0]
 80087ae:	6852      	ldreq	r2, [r2, #4]
 80087b0:	6062      	str	r2, [r4, #4]
 80087b2:	bf04      	itt	eq
 80087b4:	1809      	addeq	r1, r1, r0
 80087b6:	6021      	streq	r1, [r4, #0]
 80087b8:	605c      	str	r4, [r3, #4]
 80087ba:	e7c7      	b.n	800874c <_free_r+0x24>
 80087bc:	bd38      	pop	{r3, r4, r5, pc}
 80087be:	bf00      	nop
 80087c0:	20000464 	.word	0x20000464

080087c4 <_malloc_r>:
 80087c4:	b570      	push	{r4, r5, r6, lr}
 80087c6:	1ccd      	adds	r5, r1, #3
 80087c8:	f025 0503 	bic.w	r5, r5, #3
 80087cc:	3508      	adds	r5, #8
 80087ce:	2d0c      	cmp	r5, #12
 80087d0:	bf38      	it	cc
 80087d2:	250c      	movcc	r5, #12
 80087d4:	2d00      	cmp	r5, #0
 80087d6:	4606      	mov	r6, r0
 80087d8:	db01      	blt.n	80087de <_malloc_r+0x1a>
 80087da:	42a9      	cmp	r1, r5
 80087dc:	d903      	bls.n	80087e6 <_malloc_r+0x22>
 80087de:	230c      	movs	r3, #12
 80087e0:	6033      	str	r3, [r6, #0]
 80087e2:	2000      	movs	r0, #0
 80087e4:	bd70      	pop	{r4, r5, r6, pc}
 80087e6:	f000 fbb9 	bl	8008f5c <__malloc_lock>
 80087ea:	4a21      	ldr	r2, [pc, #132]	; (8008870 <_malloc_r+0xac>)
 80087ec:	6814      	ldr	r4, [r2, #0]
 80087ee:	4621      	mov	r1, r4
 80087f0:	b991      	cbnz	r1, 8008818 <_malloc_r+0x54>
 80087f2:	4c20      	ldr	r4, [pc, #128]	; (8008874 <_malloc_r+0xb0>)
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	b91b      	cbnz	r3, 8008800 <_malloc_r+0x3c>
 80087f8:	4630      	mov	r0, r6
 80087fa:	f000 fb05 	bl	8008e08 <_sbrk_r>
 80087fe:	6020      	str	r0, [r4, #0]
 8008800:	4629      	mov	r1, r5
 8008802:	4630      	mov	r0, r6
 8008804:	f000 fb00 	bl	8008e08 <_sbrk_r>
 8008808:	1c43      	adds	r3, r0, #1
 800880a:	d124      	bne.n	8008856 <_malloc_r+0x92>
 800880c:	230c      	movs	r3, #12
 800880e:	6033      	str	r3, [r6, #0]
 8008810:	4630      	mov	r0, r6
 8008812:	f000 fba4 	bl	8008f5e <__malloc_unlock>
 8008816:	e7e4      	b.n	80087e2 <_malloc_r+0x1e>
 8008818:	680b      	ldr	r3, [r1, #0]
 800881a:	1b5b      	subs	r3, r3, r5
 800881c:	d418      	bmi.n	8008850 <_malloc_r+0x8c>
 800881e:	2b0b      	cmp	r3, #11
 8008820:	d90f      	bls.n	8008842 <_malloc_r+0x7e>
 8008822:	600b      	str	r3, [r1, #0]
 8008824:	50cd      	str	r5, [r1, r3]
 8008826:	18cc      	adds	r4, r1, r3
 8008828:	4630      	mov	r0, r6
 800882a:	f000 fb98 	bl	8008f5e <__malloc_unlock>
 800882e:	f104 000b 	add.w	r0, r4, #11
 8008832:	1d23      	adds	r3, r4, #4
 8008834:	f020 0007 	bic.w	r0, r0, #7
 8008838:	1ac3      	subs	r3, r0, r3
 800883a:	d0d3      	beq.n	80087e4 <_malloc_r+0x20>
 800883c:	425a      	negs	r2, r3
 800883e:	50e2      	str	r2, [r4, r3]
 8008840:	e7d0      	b.n	80087e4 <_malloc_r+0x20>
 8008842:	428c      	cmp	r4, r1
 8008844:	684b      	ldr	r3, [r1, #4]
 8008846:	bf16      	itet	ne
 8008848:	6063      	strne	r3, [r4, #4]
 800884a:	6013      	streq	r3, [r2, #0]
 800884c:	460c      	movne	r4, r1
 800884e:	e7eb      	b.n	8008828 <_malloc_r+0x64>
 8008850:	460c      	mov	r4, r1
 8008852:	6849      	ldr	r1, [r1, #4]
 8008854:	e7cc      	b.n	80087f0 <_malloc_r+0x2c>
 8008856:	1cc4      	adds	r4, r0, #3
 8008858:	f024 0403 	bic.w	r4, r4, #3
 800885c:	42a0      	cmp	r0, r4
 800885e:	d005      	beq.n	800886c <_malloc_r+0xa8>
 8008860:	1a21      	subs	r1, r4, r0
 8008862:	4630      	mov	r0, r6
 8008864:	f000 fad0 	bl	8008e08 <_sbrk_r>
 8008868:	3001      	adds	r0, #1
 800886a:	d0cf      	beq.n	800880c <_malloc_r+0x48>
 800886c:	6025      	str	r5, [r4, #0]
 800886e:	e7db      	b.n	8008828 <_malloc_r+0x64>
 8008870:	20000464 	.word	0x20000464
 8008874:	20000468 	.word	0x20000468

08008878 <__sfputc_r>:
 8008878:	6893      	ldr	r3, [r2, #8]
 800887a:	3b01      	subs	r3, #1
 800887c:	2b00      	cmp	r3, #0
 800887e:	b410      	push	{r4}
 8008880:	6093      	str	r3, [r2, #8]
 8008882:	da08      	bge.n	8008896 <__sfputc_r+0x1e>
 8008884:	6994      	ldr	r4, [r2, #24]
 8008886:	42a3      	cmp	r3, r4
 8008888:	db01      	blt.n	800888e <__sfputc_r+0x16>
 800888a:	290a      	cmp	r1, #10
 800888c:	d103      	bne.n	8008896 <__sfputc_r+0x1e>
 800888e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008892:	f7ff bcab 	b.w	80081ec <__swbuf_r>
 8008896:	6813      	ldr	r3, [r2, #0]
 8008898:	1c58      	adds	r0, r3, #1
 800889a:	6010      	str	r0, [r2, #0]
 800889c:	7019      	strb	r1, [r3, #0]
 800889e:	4608      	mov	r0, r1
 80088a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <__sfputs_r>:
 80088a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a8:	4606      	mov	r6, r0
 80088aa:	460f      	mov	r7, r1
 80088ac:	4614      	mov	r4, r2
 80088ae:	18d5      	adds	r5, r2, r3
 80088b0:	42ac      	cmp	r4, r5
 80088b2:	d101      	bne.n	80088b8 <__sfputs_r+0x12>
 80088b4:	2000      	movs	r0, #0
 80088b6:	e007      	b.n	80088c8 <__sfputs_r+0x22>
 80088b8:	463a      	mov	r2, r7
 80088ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088be:	4630      	mov	r0, r6
 80088c0:	f7ff ffda 	bl	8008878 <__sfputc_r>
 80088c4:	1c43      	adds	r3, r0, #1
 80088c6:	d1f3      	bne.n	80088b0 <__sfputs_r+0xa>
 80088c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088cc <_vfiprintf_r>:
 80088cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d0:	460c      	mov	r4, r1
 80088d2:	b09d      	sub	sp, #116	; 0x74
 80088d4:	4617      	mov	r7, r2
 80088d6:	461d      	mov	r5, r3
 80088d8:	4606      	mov	r6, r0
 80088da:	b118      	cbz	r0, 80088e4 <_vfiprintf_r+0x18>
 80088dc:	6983      	ldr	r3, [r0, #24]
 80088de:	b90b      	cbnz	r3, 80088e4 <_vfiprintf_r+0x18>
 80088e0:	f7ff fe34 	bl	800854c <__sinit>
 80088e4:	4b7c      	ldr	r3, [pc, #496]	; (8008ad8 <_vfiprintf_r+0x20c>)
 80088e6:	429c      	cmp	r4, r3
 80088e8:	d158      	bne.n	800899c <_vfiprintf_r+0xd0>
 80088ea:	6874      	ldr	r4, [r6, #4]
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	0718      	lsls	r0, r3, #28
 80088f0:	d55e      	bpl.n	80089b0 <_vfiprintf_r+0xe4>
 80088f2:	6923      	ldr	r3, [r4, #16]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d05b      	beq.n	80089b0 <_vfiprintf_r+0xe4>
 80088f8:	2300      	movs	r3, #0
 80088fa:	9309      	str	r3, [sp, #36]	; 0x24
 80088fc:	2320      	movs	r3, #32
 80088fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008902:	2330      	movs	r3, #48	; 0x30
 8008904:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008908:	9503      	str	r5, [sp, #12]
 800890a:	f04f 0b01 	mov.w	fp, #1
 800890e:	46b8      	mov	r8, r7
 8008910:	4645      	mov	r5, r8
 8008912:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008916:	b10b      	cbz	r3, 800891c <_vfiprintf_r+0x50>
 8008918:	2b25      	cmp	r3, #37	; 0x25
 800891a:	d154      	bne.n	80089c6 <_vfiprintf_r+0xfa>
 800891c:	ebb8 0a07 	subs.w	sl, r8, r7
 8008920:	d00b      	beq.n	800893a <_vfiprintf_r+0x6e>
 8008922:	4653      	mov	r3, sl
 8008924:	463a      	mov	r2, r7
 8008926:	4621      	mov	r1, r4
 8008928:	4630      	mov	r0, r6
 800892a:	f7ff ffbc 	bl	80088a6 <__sfputs_r>
 800892e:	3001      	adds	r0, #1
 8008930:	f000 80c2 	beq.w	8008ab8 <_vfiprintf_r+0x1ec>
 8008934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008936:	4453      	add	r3, sl
 8008938:	9309      	str	r3, [sp, #36]	; 0x24
 800893a:	f898 3000 	ldrb.w	r3, [r8]
 800893e:	2b00      	cmp	r3, #0
 8008940:	f000 80ba 	beq.w	8008ab8 <_vfiprintf_r+0x1ec>
 8008944:	2300      	movs	r3, #0
 8008946:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800894a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800894e:	9304      	str	r3, [sp, #16]
 8008950:	9307      	str	r3, [sp, #28]
 8008952:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008956:	931a      	str	r3, [sp, #104]	; 0x68
 8008958:	46a8      	mov	r8, r5
 800895a:	2205      	movs	r2, #5
 800895c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008960:	485e      	ldr	r0, [pc, #376]	; (8008adc <_vfiprintf_r+0x210>)
 8008962:	f7f7 fc5d 	bl	8000220 <memchr>
 8008966:	9b04      	ldr	r3, [sp, #16]
 8008968:	bb78      	cbnz	r0, 80089ca <_vfiprintf_r+0xfe>
 800896a:	06d9      	lsls	r1, r3, #27
 800896c:	bf44      	itt	mi
 800896e:	2220      	movmi	r2, #32
 8008970:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008974:	071a      	lsls	r2, r3, #28
 8008976:	bf44      	itt	mi
 8008978:	222b      	movmi	r2, #43	; 0x2b
 800897a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800897e:	782a      	ldrb	r2, [r5, #0]
 8008980:	2a2a      	cmp	r2, #42	; 0x2a
 8008982:	d02a      	beq.n	80089da <_vfiprintf_r+0x10e>
 8008984:	9a07      	ldr	r2, [sp, #28]
 8008986:	46a8      	mov	r8, r5
 8008988:	2000      	movs	r0, #0
 800898a:	250a      	movs	r5, #10
 800898c:	4641      	mov	r1, r8
 800898e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008992:	3b30      	subs	r3, #48	; 0x30
 8008994:	2b09      	cmp	r3, #9
 8008996:	d969      	bls.n	8008a6c <_vfiprintf_r+0x1a0>
 8008998:	b360      	cbz	r0, 80089f4 <_vfiprintf_r+0x128>
 800899a:	e024      	b.n	80089e6 <_vfiprintf_r+0x11a>
 800899c:	4b50      	ldr	r3, [pc, #320]	; (8008ae0 <_vfiprintf_r+0x214>)
 800899e:	429c      	cmp	r4, r3
 80089a0:	d101      	bne.n	80089a6 <_vfiprintf_r+0xda>
 80089a2:	68b4      	ldr	r4, [r6, #8]
 80089a4:	e7a2      	b.n	80088ec <_vfiprintf_r+0x20>
 80089a6:	4b4f      	ldr	r3, [pc, #316]	; (8008ae4 <_vfiprintf_r+0x218>)
 80089a8:	429c      	cmp	r4, r3
 80089aa:	bf08      	it	eq
 80089ac:	68f4      	ldreq	r4, [r6, #12]
 80089ae:	e79d      	b.n	80088ec <_vfiprintf_r+0x20>
 80089b0:	4621      	mov	r1, r4
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7ff fc6c 	bl	8008290 <__swsetup_r>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	d09d      	beq.n	80088f8 <_vfiprintf_r+0x2c>
 80089bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089c0:	b01d      	add	sp, #116	; 0x74
 80089c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c6:	46a8      	mov	r8, r5
 80089c8:	e7a2      	b.n	8008910 <_vfiprintf_r+0x44>
 80089ca:	4a44      	ldr	r2, [pc, #272]	; (8008adc <_vfiprintf_r+0x210>)
 80089cc:	1a80      	subs	r0, r0, r2
 80089ce:	fa0b f000 	lsl.w	r0, fp, r0
 80089d2:	4318      	orrs	r0, r3
 80089d4:	9004      	str	r0, [sp, #16]
 80089d6:	4645      	mov	r5, r8
 80089d8:	e7be      	b.n	8008958 <_vfiprintf_r+0x8c>
 80089da:	9a03      	ldr	r2, [sp, #12]
 80089dc:	1d11      	adds	r1, r2, #4
 80089de:	6812      	ldr	r2, [r2, #0]
 80089e0:	9103      	str	r1, [sp, #12]
 80089e2:	2a00      	cmp	r2, #0
 80089e4:	db01      	blt.n	80089ea <_vfiprintf_r+0x11e>
 80089e6:	9207      	str	r2, [sp, #28]
 80089e8:	e004      	b.n	80089f4 <_vfiprintf_r+0x128>
 80089ea:	4252      	negs	r2, r2
 80089ec:	f043 0302 	orr.w	r3, r3, #2
 80089f0:	9207      	str	r2, [sp, #28]
 80089f2:	9304      	str	r3, [sp, #16]
 80089f4:	f898 3000 	ldrb.w	r3, [r8]
 80089f8:	2b2e      	cmp	r3, #46	; 0x2e
 80089fa:	d10e      	bne.n	8008a1a <_vfiprintf_r+0x14e>
 80089fc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008a00:	2b2a      	cmp	r3, #42	; 0x2a
 8008a02:	d138      	bne.n	8008a76 <_vfiprintf_r+0x1aa>
 8008a04:	9b03      	ldr	r3, [sp, #12]
 8008a06:	1d1a      	adds	r2, r3, #4
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	9203      	str	r2, [sp, #12]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	bfb8      	it	lt
 8008a10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008a14:	f108 0802 	add.w	r8, r8, #2
 8008a18:	9305      	str	r3, [sp, #20]
 8008a1a:	4d33      	ldr	r5, [pc, #204]	; (8008ae8 <_vfiprintf_r+0x21c>)
 8008a1c:	f898 1000 	ldrb.w	r1, [r8]
 8008a20:	2203      	movs	r2, #3
 8008a22:	4628      	mov	r0, r5
 8008a24:	f7f7 fbfc 	bl	8000220 <memchr>
 8008a28:	b140      	cbz	r0, 8008a3c <_vfiprintf_r+0x170>
 8008a2a:	2340      	movs	r3, #64	; 0x40
 8008a2c:	1b40      	subs	r0, r0, r5
 8008a2e:	fa03 f000 	lsl.w	r0, r3, r0
 8008a32:	9b04      	ldr	r3, [sp, #16]
 8008a34:	4303      	orrs	r3, r0
 8008a36:	f108 0801 	add.w	r8, r8, #1
 8008a3a:	9304      	str	r3, [sp, #16]
 8008a3c:	f898 1000 	ldrb.w	r1, [r8]
 8008a40:	482a      	ldr	r0, [pc, #168]	; (8008aec <_vfiprintf_r+0x220>)
 8008a42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a46:	2206      	movs	r2, #6
 8008a48:	f108 0701 	add.w	r7, r8, #1
 8008a4c:	f7f7 fbe8 	bl	8000220 <memchr>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d037      	beq.n	8008ac4 <_vfiprintf_r+0x1f8>
 8008a54:	4b26      	ldr	r3, [pc, #152]	; (8008af0 <_vfiprintf_r+0x224>)
 8008a56:	bb1b      	cbnz	r3, 8008aa0 <_vfiprintf_r+0x1d4>
 8008a58:	9b03      	ldr	r3, [sp, #12]
 8008a5a:	3307      	adds	r3, #7
 8008a5c:	f023 0307 	bic.w	r3, r3, #7
 8008a60:	3308      	adds	r3, #8
 8008a62:	9303      	str	r3, [sp, #12]
 8008a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a66:	444b      	add	r3, r9
 8008a68:	9309      	str	r3, [sp, #36]	; 0x24
 8008a6a:	e750      	b.n	800890e <_vfiprintf_r+0x42>
 8008a6c:	fb05 3202 	mla	r2, r5, r2, r3
 8008a70:	2001      	movs	r0, #1
 8008a72:	4688      	mov	r8, r1
 8008a74:	e78a      	b.n	800898c <_vfiprintf_r+0xc0>
 8008a76:	2300      	movs	r3, #0
 8008a78:	f108 0801 	add.w	r8, r8, #1
 8008a7c:	9305      	str	r3, [sp, #20]
 8008a7e:	4619      	mov	r1, r3
 8008a80:	250a      	movs	r5, #10
 8008a82:	4640      	mov	r0, r8
 8008a84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a88:	3a30      	subs	r2, #48	; 0x30
 8008a8a:	2a09      	cmp	r2, #9
 8008a8c:	d903      	bls.n	8008a96 <_vfiprintf_r+0x1ca>
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d0c3      	beq.n	8008a1a <_vfiprintf_r+0x14e>
 8008a92:	9105      	str	r1, [sp, #20]
 8008a94:	e7c1      	b.n	8008a1a <_vfiprintf_r+0x14e>
 8008a96:	fb05 2101 	mla	r1, r5, r1, r2
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	4680      	mov	r8, r0
 8008a9e:	e7f0      	b.n	8008a82 <_vfiprintf_r+0x1b6>
 8008aa0:	ab03      	add	r3, sp, #12
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	4622      	mov	r2, r4
 8008aa6:	4b13      	ldr	r3, [pc, #76]	; (8008af4 <_vfiprintf_r+0x228>)
 8008aa8:	a904      	add	r1, sp, #16
 8008aaa:	4630      	mov	r0, r6
 8008aac:	f3af 8000 	nop.w
 8008ab0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008ab4:	4681      	mov	r9, r0
 8008ab6:	d1d5      	bne.n	8008a64 <_vfiprintf_r+0x198>
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	065b      	lsls	r3, r3, #25
 8008abc:	f53f af7e 	bmi.w	80089bc <_vfiprintf_r+0xf0>
 8008ac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ac2:	e77d      	b.n	80089c0 <_vfiprintf_r+0xf4>
 8008ac4:	ab03      	add	r3, sp, #12
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	4622      	mov	r2, r4
 8008aca:	4b0a      	ldr	r3, [pc, #40]	; (8008af4 <_vfiprintf_r+0x228>)
 8008acc:	a904      	add	r1, sp, #16
 8008ace:	4630      	mov	r0, r6
 8008ad0:	f000 f888 	bl	8008be4 <_printf_i>
 8008ad4:	e7ec      	b.n	8008ab0 <_vfiprintf_r+0x1e4>
 8008ad6:	bf00      	nop
 8008ad8:	08009054 	.word	0x08009054
 8008adc:	08009094 	.word	0x08009094
 8008ae0:	08009074 	.word	0x08009074
 8008ae4:	08009034 	.word	0x08009034
 8008ae8:	0800909a 	.word	0x0800909a
 8008aec:	0800909e 	.word	0x0800909e
 8008af0:	00000000 	.word	0x00000000
 8008af4:	080088a7 	.word	0x080088a7

08008af8 <_printf_common>:
 8008af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008afc:	4691      	mov	r9, r2
 8008afe:	461f      	mov	r7, r3
 8008b00:	688a      	ldr	r2, [r1, #8]
 8008b02:	690b      	ldr	r3, [r1, #16]
 8008b04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	bfb8      	it	lt
 8008b0c:	4613      	movlt	r3, r2
 8008b0e:	f8c9 3000 	str.w	r3, [r9]
 8008b12:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b16:	4606      	mov	r6, r0
 8008b18:	460c      	mov	r4, r1
 8008b1a:	b112      	cbz	r2, 8008b22 <_printf_common+0x2a>
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	f8c9 3000 	str.w	r3, [r9]
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	0699      	lsls	r1, r3, #26
 8008b26:	bf42      	ittt	mi
 8008b28:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008b2c:	3302      	addmi	r3, #2
 8008b2e:	f8c9 3000 	strmi.w	r3, [r9]
 8008b32:	6825      	ldr	r5, [r4, #0]
 8008b34:	f015 0506 	ands.w	r5, r5, #6
 8008b38:	d107      	bne.n	8008b4a <_printf_common+0x52>
 8008b3a:	f104 0a19 	add.w	sl, r4, #25
 8008b3e:	68e3      	ldr	r3, [r4, #12]
 8008b40:	f8d9 2000 	ldr.w	r2, [r9]
 8008b44:	1a9b      	subs	r3, r3, r2
 8008b46:	42ab      	cmp	r3, r5
 8008b48:	dc28      	bgt.n	8008b9c <_printf_common+0xa4>
 8008b4a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008b4e:	6822      	ldr	r2, [r4, #0]
 8008b50:	3300      	adds	r3, #0
 8008b52:	bf18      	it	ne
 8008b54:	2301      	movne	r3, #1
 8008b56:	0692      	lsls	r2, r2, #26
 8008b58:	d42d      	bmi.n	8008bb6 <_printf_common+0xbe>
 8008b5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b5e:	4639      	mov	r1, r7
 8008b60:	4630      	mov	r0, r6
 8008b62:	47c0      	blx	r8
 8008b64:	3001      	adds	r0, #1
 8008b66:	d020      	beq.n	8008baa <_printf_common+0xb2>
 8008b68:	6823      	ldr	r3, [r4, #0]
 8008b6a:	68e5      	ldr	r5, [r4, #12]
 8008b6c:	f8d9 2000 	ldr.w	r2, [r9]
 8008b70:	f003 0306 	and.w	r3, r3, #6
 8008b74:	2b04      	cmp	r3, #4
 8008b76:	bf08      	it	eq
 8008b78:	1aad      	subeq	r5, r5, r2
 8008b7a:	68a3      	ldr	r3, [r4, #8]
 8008b7c:	6922      	ldr	r2, [r4, #16]
 8008b7e:	bf0c      	ite	eq
 8008b80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b84:	2500      	movne	r5, #0
 8008b86:	4293      	cmp	r3, r2
 8008b88:	bfc4      	itt	gt
 8008b8a:	1a9b      	subgt	r3, r3, r2
 8008b8c:	18ed      	addgt	r5, r5, r3
 8008b8e:	f04f 0900 	mov.w	r9, #0
 8008b92:	341a      	adds	r4, #26
 8008b94:	454d      	cmp	r5, r9
 8008b96:	d11a      	bne.n	8008bce <_printf_common+0xd6>
 8008b98:	2000      	movs	r0, #0
 8008b9a:	e008      	b.n	8008bae <_printf_common+0xb6>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	4652      	mov	r2, sl
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	47c0      	blx	r8
 8008ba6:	3001      	adds	r0, #1
 8008ba8:	d103      	bne.n	8008bb2 <_printf_common+0xba>
 8008baa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb2:	3501      	adds	r5, #1
 8008bb4:	e7c3      	b.n	8008b3e <_printf_common+0x46>
 8008bb6:	18e1      	adds	r1, r4, r3
 8008bb8:	1c5a      	adds	r2, r3, #1
 8008bba:	2030      	movs	r0, #48	; 0x30
 8008bbc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008bc0:	4422      	add	r2, r4
 8008bc2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008bc6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008bca:	3302      	adds	r3, #2
 8008bcc:	e7c5      	b.n	8008b5a <_printf_common+0x62>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	4622      	mov	r2, r4
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	47c0      	blx	r8
 8008bd8:	3001      	adds	r0, #1
 8008bda:	d0e6      	beq.n	8008baa <_printf_common+0xb2>
 8008bdc:	f109 0901 	add.w	r9, r9, #1
 8008be0:	e7d8      	b.n	8008b94 <_printf_common+0x9c>
	...

08008be4 <_printf_i>:
 8008be4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008be8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008bec:	460c      	mov	r4, r1
 8008bee:	7e09      	ldrb	r1, [r1, #24]
 8008bf0:	b085      	sub	sp, #20
 8008bf2:	296e      	cmp	r1, #110	; 0x6e
 8008bf4:	4617      	mov	r7, r2
 8008bf6:	4606      	mov	r6, r0
 8008bf8:	4698      	mov	r8, r3
 8008bfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bfc:	f000 80b3 	beq.w	8008d66 <_printf_i+0x182>
 8008c00:	d822      	bhi.n	8008c48 <_printf_i+0x64>
 8008c02:	2963      	cmp	r1, #99	; 0x63
 8008c04:	d036      	beq.n	8008c74 <_printf_i+0x90>
 8008c06:	d80a      	bhi.n	8008c1e <_printf_i+0x3a>
 8008c08:	2900      	cmp	r1, #0
 8008c0a:	f000 80b9 	beq.w	8008d80 <_printf_i+0x19c>
 8008c0e:	2958      	cmp	r1, #88	; 0x58
 8008c10:	f000 8083 	beq.w	8008d1a <_printf_i+0x136>
 8008c14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c18:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008c1c:	e032      	b.n	8008c84 <_printf_i+0xa0>
 8008c1e:	2964      	cmp	r1, #100	; 0x64
 8008c20:	d001      	beq.n	8008c26 <_printf_i+0x42>
 8008c22:	2969      	cmp	r1, #105	; 0x69
 8008c24:	d1f6      	bne.n	8008c14 <_printf_i+0x30>
 8008c26:	6820      	ldr	r0, [r4, #0]
 8008c28:	6813      	ldr	r3, [r2, #0]
 8008c2a:	0605      	lsls	r5, r0, #24
 8008c2c:	f103 0104 	add.w	r1, r3, #4
 8008c30:	d52a      	bpl.n	8008c88 <_printf_i+0xa4>
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	6011      	str	r1, [r2, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	da03      	bge.n	8008c42 <_printf_i+0x5e>
 8008c3a:	222d      	movs	r2, #45	; 0x2d
 8008c3c:	425b      	negs	r3, r3
 8008c3e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008c42:	486f      	ldr	r0, [pc, #444]	; (8008e00 <_printf_i+0x21c>)
 8008c44:	220a      	movs	r2, #10
 8008c46:	e039      	b.n	8008cbc <_printf_i+0xd8>
 8008c48:	2973      	cmp	r1, #115	; 0x73
 8008c4a:	f000 809d 	beq.w	8008d88 <_printf_i+0x1a4>
 8008c4e:	d808      	bhi.n	8008c62 <_printf_i+0x7e>
 8008c50:	296f      	cmp	r1, #111	; 0x6f
 8008c52:	d020      	beq.n	8008c96 <_printf_i+0xb2>
 8008c54:	2970      	cmp	r1, #112	; 0x70
 8008c56:	d1dd      	bne.n	8008c14 <_printf_i+0x30>
 8008c58:	6823      	ldr	r3, [r4, #0]
 8008c5a:	f043 0320 	orr.w	r3, r3, #32
 8008c5e:	6023      	str	r3, [r4, #0]
 8008c60:	e003      	b.n	8008c6a <_printf_i+0x86>
 8008c62:	2975      	cmp	r1, #117	; 0x75
 8008c64:	d017      	beq.n	8008c96 <_printf_i+0xb2>
 8008c66:	2978      	cmp	r1, #120	; 0x78
 8008c68:	d1d4      	bne.n	8008c14 <_printf_i+0x30>
 8008c6a:	2378      	movs	r3, #120	; 0x78
 8008c6c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c70:	4864      	ldr	r0, [pc, #400]	; (8008e04 <_printf_i+0x220>)
 8008c72:	e055      	b.n	8008d20 <_printf_i+0x13c>
 8008c74:	6813      	ldr	r3, [r2, #0]
 8008c76:	1d19      	adds	r1, r3, #4
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	6011      	str	r1, [r2, #0]
 8008c7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c84:	2301      	movs	r3, #1
 8008c86:	e08c      	b.n	8008da2 <_printf_i+0x1be>
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	6011      	str	r1, [r2, #0]
 8008c8c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c90:	bf18      	it	ne
 8008c92:	b21b      	sxthne	r3, r3
 8008c94:	e7cf      	b.n	8008c36 <_printf_i+0x52>
 8008c96:	6813      	ldr	r3, [r2, #0]
 8008c98:	6825      	ldr	r5, [r4, #0]
 8008c9a:	1d18      	adds	r0, r3, #4
 8008c9c:	6010      	str	r0, [r2, #0]
 8008c9e:	0628      	lsls	r0, r5, #24
 8008ca0:	d501      	bpl.n	8008ca6 <_printf_i+0xc2>
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	e002      	b.n	8008cac <_printf_i+0xc8>
 8008ca6:	0668      	lsls	r0, r5, #25
 8008ca8:	d5fb      	bpl.n	8008ca2 <_printf_i+0xbe>
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	4854      	ldr	r0, [pc, #336]	; (8008e00 <_printf_i+0x21c>)
 8008cae:	296f      	cmp	r1, #111	; 0x6f
 8008cb0:	bf14      	ite	ne
 8008cb2:	220a      	movne	r2, #10
 8008cb4:	2208      	moveq	r2, #8
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008cbc:	6865      	ldr	r5, [r4, #4]
 8008cbe:	60a5      	str	r5, [r4, #8]
 8008cc0:	2d00      	cmp	r5, #0
 8008cc2:	f2c0 8095 	blt.w	8008df0 <_printf_i+0x20c>
 8008cc6:	6821      	ldr	r1, [r4, #0]
 8008cc8:	f021 0104 	bic.w	r1, r1, #4
 8008ccc:	6021      	str	r1, [r4, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d13d      	bne.n	8008d4e <_printf_i+0x16a>
 8008cd2:	2d00      	cmp	r5, #0
 8008cd4:	f040 808e 	bne.w	8008df4 <_printf_i+0x210>
 8008cd8:	4665      	mov	r5, ip
 8008cda:	2a08      	cmp	r2, #8
 8008cdc:	d10b      	bne.n	8008cf6 <_printf_i+0x112>
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	07db      	lsls	r3, r3, #31
 8008ce2:	d508      	bpl.n	8008cf6 <_printf_i+0x112>
 8008ce4:	6923      	ldr	r3, [r4, #16]
 8008ce6:	6862      	ldr	r2, [r4, #4]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	bfde      	ittt	le
 8008cec:	2330      	movle	r3, #48	; 0x30
 8008cee:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cf2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008cf6:	ebac 0305 	sub.w	r3, ip, r5
 8008cfa:	6123      	str	r3, [r4, #16]
 8008cfc:	f8cd 8000 	str.w	r8, [sp]
 8008d00:	463b      	mov	r3, r7
 8008d02:	aa03      	add	r2, sp, #12
 8008d04:	4621      	mov	r1, r4
 8008d06:	4630      	mov	r0, r6
 8008d08:	f7ff fef6 	bl	8008af8 <_printf_common>
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d14d      	bne.n	8008dac <_printf_i+0x1c8>
 8008d10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d14:	b005      	add	sp, #20
 8008d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d1a:	4839      	ldr	r0, [pc, #228]	; (8008e00 <_printf_i+0x21c>)
 8008d1c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008d20:	6813      	ldr	r3, [r2, #0]
 8008d22:	6821      	ldr	r1, [r4, #0]
 8008d24:	1d1d      	adds	r5, r3, #4
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	6015      	str	r5, [r2, #0]
 8008d2a:	060a      	lsls	r2, r1, #24
 8008d2c:	d50b      	bpl.n	8008d46 <_printf_i+0x162>
 8008d2e:	07ca      	lsls	r2, r1, #31
 8008d30:	bf44      	itt	mi
 8008d32:	f041 0120 	orrmi.w	r1, r1, #32
 8008d36:	6021      	strmi	r1, [r4, #0]
 8008d38:	b91b      	cbnz	r3, 8008d42 <_printf_i+0x15e>
 8008d3a:	6822      	ldr	r2, [r4, #0]
 8008d3c:	f022 0220 	bic.w	r2, r2, #32
 8008d40:	6022      	str	r2, [r4, #0]
 8008d42:	2210      	movs	r2, #16
 8008d44:	e7b7      	b.n	8008cb6 <_printf_i+0xd2>
 8008d46:	064d      	lsls	r5, r1, #25
 8008d48:	bf48      	it	mi
 8008d4a:	b29b      	uxthmi	r3, r3
 8008d4c:	e7ef      	b.n	8008d2e <_printf_i+0x14a>
 8008d4e:	4665      	mov	r5, ip
 8008d50:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d54:	fb02 3311 	mls	r3, r2, r1, r3
 8008d58:	5cc3      	ldrb	r3, [r0, r3]
 8008d5a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008d5e:	460b      	mov	r3, r1
 8008d60:	2900      	cmp	r1, #0
 8008d62:	d1f5      	bne.n	8008d50 <_printf_i+0x16c>
 8008d64:	e7b9      	b.n	8008cda <_printf_i+0xf6>
 8008d66:	6813      	ldr	r3, [r2, #0]
 8008d68:	6825      	ldr	r5, [r4, #0]
 8008d6a:	6961      	ldr	r1, [r4, #20]
 8008d6c:	1d18      	adds	r0, r3, #4
 8008d6e:	6010      	str	r0, [r2, #0]
 8008d70:	0628      	lsls	r0, r5, #24
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	d501      	bpl.n	8008d7a <_printf_i+0x196>
 8008d76:	6019      	str	r1, [r3, #0]
 8008d78:	e002      	b.n	8008d80 <_printf_i+0x19c>
 8008d7a:	066a      	lsls	r2, r5, #25
 8008d7c:	d5fb      	bpl.n	8008d76 <_printf_i+0x192>
 8008d7e:	8019      	strh	r1, [r3, #0]
 8008d80:	2300      	movs	r3, #0
 8008d82:	6123      	str	r3, [r4, #16]
 8008d84:	4665      	mov	r5, ip
 8008d86:	e7b9      	b.n	8008cfc <_printf_i+0x118>
 8008d88:	6813      	ldr	r3, [r2, #0]
 8008d8a:	1d19      	adds	r1, r3, #4
 8008d8c:	6011      	str	r1, [r2, #0]
 8008d8e:	681d      	ldr	r5, [r3, #0]
 8008d90:	6862      	ldr	r2, [r4, #4]
 8008d92:	2100      	movs	r1, #0
 8008d94:	4628      	mov	r0, r5
 8008d96:	f7f7 fa43 	bl	8000220 <memchr>
 8008d9a:	b108      	cbz	r0, 8008da0 <_printf_i+0x1bc>
 8008d9c:	1b40      	subs	r0, r0, r5
 8008d9e:	6060      	str	r0, [r4, #4]
 8008da0:	6863      	ldr	r3, [r4, #4]
 8008da2:	6123      	str	r3, [r4, #16]
 8008da4:	2300      	movs	r3, #0
 8008da6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008daa:	e7a7      	b.n	8008cfc <_printf_i+0x118>
 8008dac:	6923      	ldr	r3, [r4, #16]
 8008dae:	462a      	mov	r2, r5
 8008db0:	4639      	mov	r1, r7
 8008db2:	4630      	mov	r0, r6
 8008db4:	47c0      	blx	r8
 8008db6:	3001      	adds	r0, #1
 8008db8:	d0aa      	beq.n	8008d10 <_printf_i+0x12c>
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	079b      	lsls	r3, r3, #30
 8008dbe:	d413      	bmi.n	8008de8 <_printf_i+0x204>
 8008dc0:	68e0      	ldr	r0, [r4, #12]
 8008dc2:	9b03      	ldr	r3, [sp, #12]
 8008dc4:	4298      	cmp	r0, r3
 8008dc6:	bfb8      	it	lt
 8008dc8:	4618      	movlt	r0, r3
 8008dca:	e7a3      	b.n	8008d14 <_printf_i+0x130>
 8008dcc:	2301      	movs	r3, #1
 8008dce:	464a      	mov	r2, r9
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	47c0      	blx	r8
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	d09a      	beq.n	8008d10 <_printf_i+0x12c>
 8008dda:	3501      	adds	r5, #1
 8008ddc:	68e3      	ldr	r3, [r4, #12]
 8008dde:	9a03      	ldr	r2, [sp, #12]
 8008de0:	1a9b      	subs	r3, r3, r2
 8008de2:	42ab      	cmp	r3, r5
 8008de4:	dcf2      	bgt.n	8008dcc <_printf_i+0x1e8>
 8008de6:	e7eb      	b.n	8008dc0 <_printf_i+0x1dc>
 8008de8:	2500      	movs	r5, #0
 8008dea:	f104 0919 	add.w	r9, r4, #25
 8008dee:	e7f5      	b.n	8008ddc <_printf_i+0x1f8>
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1ac      	bne.n	8008d4e <_printf_i+0x16a>
 8008df4:	7803      	ldrb	r3, [r0, #0]
 8008df6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008dfa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dfe:	e76c      	b.n	8008cda <_printf_i+0xf6>
 8008e00:	080090a5 	.word	0x080090a5
 8008e04:	080090b6 	.word	0x080090b6

08008e08 <_sbrk_r>:
 8008e08:	b538      	push	{r3, r4, r5, lr}
 8008e0a:	4c06      	ldr	r4, [pc, #24]	; (8008e24 <_sbrk_r+0x1c>)
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	4605      	mov	r5, r0
 8008e10:	4608      	mov	r0, r1
 8008e12:	6023      	str	r3, [r4, #0]
 8008e14:	f7f8 fcd8 	bl	80017c8 <_sbrk>
 8008e18:	1c43      	adds	r3, r0, #1
 8008e1a:	d102      	bne.n	8008e22 <_sbrk_r+0x1a>
 8008e1c:	6823      	ldr	r3, [r4, #0]
 8008e1e:	b103      	cbz	r3, 8008e22 <_sbrk_r+0x1a>
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	bd38      	pop	{r3, r4, r5, pc}
 8008e24:	200008e0 	.word	0x200008e0

08008e28 <__sread>:
 8008e28:	b510      	push	{r4, lr}
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e30:	f000 f896 	bl	8008f60 <_read_r>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	bfab      	itete	ge
 8008e38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e3a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e3c:	181b      	addge	r3, r3, r0
 8008e3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e42:	bfac      	ite	ge
 8008e44:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e46:	81a3      	strhlt	r3, [r4, #12]
 8008e48:	bd10      	pop	{r4, pc}

08008e4a <__swrite>:
 8008e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e4e:	461f      	mov	r7, r3
 8008e50:	898b      	ldrh	r3, [r1, #12]
 8008e52:	05db      	lsls	r3, r3, #23
 8008e54:	4605      	mov	r5, r0
 8008e56:	460c      	mov	r4, r1
 8008e58:	4616      	mov	r6, r2
 8008e5a:	d505      	bpl.n	8008e68 <__swrite+0x1e>
 8008e5c:	2302      	movs	r3, #2
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e64:	f000 f868 	bl	8008f38 <_lseek_r>
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e72:	81a3      	strh	r3, [r4, #12]
 8008e74:	4632      	mov	r2, r6
 8008e76:	463b      	mov	r3, r7
 8008e78:	4628      	mov	r0, r5
 8008e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7e:	f000 b817 	b.w	8008eb0 <_write_r>

08008e82 <__sseek>:
 8008e82:	b510      	push	{r4, lr}
 8008e84:	460c      	mov	r4, r1
 8008e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e8a:	f000 f855 	bl	8008f38 <_lseek_r>
 8008e8e:	1c43      	adds	r3, r0, #1
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	bf15      	itete	ne
 8008e94:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e9e:	81a3      	strheq	r3, [r4, #12]
 8008ea0:	bf18      	it	ne
 8008ea2:	81a3      	strhne	r3, [r4, #12]
 8008ea4:	bd10      	pop	{r4, pc}

08008ea6 <__sclose>:
 8008ea6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eaa:	f000 b813 	b.w	8008ed4 <_close_r>
	...

08008eb0 <_write_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	4c07      	ldr	r4, [pc, #28]	; (8008ed0 <_write_r+0x20>)
 8008eb4:	4605      	mov	r5, r0
 8008eb6:	4608      	mov	r0, r1
 8008eb8:	4611      	mov	r1, r2
 8008eba:	2200      	movs	r2, #0
 8008ebc:	6022      	str	r2, [r4, #0]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f7f8 f869 	bl	8000f96 <_write>
 8008ec4:	1c43      	adds	r3, r0, #1
 8008ec6:	d102      	bne.n	8008ece <_write_r+0x1e>
 8008ec8:	6823      	ldr	r3, [r4, #0]
 8008eca:	b103      	cbz	r3, 8008ece <_write_r+0x1e>
 8008ecc:	602b      	str	r3, [r5, #0]
 8008ece:	bd38      	pop	{r3, r4, r5, pc}
 8008ed0:	200008e0 	.word	0x200008e0

08008ed4 <_close_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4c06      	ldr	r4, [pc, #24]	; (8008ef0 <_close_r+0x1c>)
 8008ed8:	2300      	movs	r3, #0
 8008eda:	4605      	mov	r5, r0
 8008edc:	4608      	mov	r0, r1
 8008ede:	6023      	str	r3, [r4, #0]
 8008ee0:	f7f8 fc3d 	bl	800175e <_close>
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	d102      	bne.n	8008eee <_close_r+0x1a>
 8008ee8:	6823      	ldr	r3, [r4, #0]
 8008eea:	b103      	cbz	r3, 8008eee <_close_r+0x1a>
 8008eec:	602b      	str	r3, [r5, #0]
 8008eee:	bd38      	pop	{r3, r4, r5, pc}
 8008ef0:	200008e0 	.word	0x200008e0

08008ef4 <_fstat_r>:
 8008ef4:	b538      	push	{r3, r4, r5, lr}
 8008ef6:	4c07      	ldr	r4, [pc, #28]	; (8008f14 <_fstat_r+0x20>)
 8008ef8:	2300      	movs	r3, #0
 8008efa:	4605      	mov	r5, r0
 8008efc:	4608      	mov	r0, r1
 8008efe:	4611      	mov	r1, r2
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	f7f8 fc38 	bl	8001776 <_fstat>
 8008f06:	1c43      	adds	r3, r0, #1
 8008f08:	d102      	bne.n	8008f10 <_fstat_r+0x1c>
 8008f0a:	6823      	ldr	r3, [r4, #0]
 8008f0c:	b103      	cbz	r3, 8008f10 <_fstat_r+0x1c>
 8008f0e:	602b      	str	r3, [r5, #0]
 8008f10:	bd38      	pop	{r3, r4, r5, pc}
 8008f12:	bf00      	nop
 8008f14:	200008e0 	.word	0x200008e0

08008f18 <_isatty_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4c06      	ldr	r4, [pc, #24]	; (8008f34 <_isatty_r+0x1c>)
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4605      	mov	r5, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	6023      	str	r3, [r4, #0]
 8008f24:	f7f8 fc37 	bl	8001796 <_isatty>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	d102      	bne.n	8008f32 <_isatty_r+0x1a>
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	b103      	cbz	r3, 8008f32 <_isatty_r+0x1a>
 8008f30:	602b      	str	r3, [r5, #0]
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	200008e0 	.word	0x200008e0

08008f38 <_lseek_r>:
 8008f38:	b538      	push	{r3, r4, r5, lr}
 8008f3a:	4c07      	ldr	r4, [pc, #28]	; (8008f58 <_lseek_r+0x20>)
 8008f3c:	4605      	mov	r5, r0
 8008f3e:	4608      	mov	r0, r1
 8008f40:	4611      	mov	r1, r2
 8008f42:	2200      	movs	r2, #0
 8008f44:	6022      	str	r2, [r4, #0]
 8008f46:	461a      	mov	r2, r3
 8008f48:	f7f8 fc30 	bl	80017ac <_lseek>
 8008f4c:	1c43      	adds	r3, r0, #1
 8008f4e:	d102      	bne.n	8008f56 <_lseek_r+0x1e>
 8008f50:	6823      	ldr	r3, [r4, #0]
 8008f52:	b103      	cbz	r3, 8008f56 <_lseek_r+0x1e>
 8008f54:	602b      	str	r3, [r5, #0]
 8008f56:	bd38      	pop	{r3, r4, r5, pc}
 8008f58:	200008e0 	.word	0x200008e0

08008f5c <__malloc_lock>:
 8008f5c:	4770      	bx	lr

08008f5e <__malloc_unlock>:
 8008f5e:	4770      	bx	lr

08008f60 <_read_r>:
 8008f60:	b538      	push	{r3, r4, r5, lr}
 8008f62:	4c07      	ldr	r4, [pc, #28]	; (8008f80 <_read_r+0x20>)
 8008f64:	4605      	mov	r5, r0
 8008f66:	4608      	mov	r0, r1
 8008f68:	4611      	mov	r1, r2
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	6022      	str	r2, [r4, #0]
 8008f6e:	461a      	mov	r2, r3
 8008f70:	f7f8 fbd8 	bl	8001724 <_read>
 8008f74:	1c43      	adds	r3, r0, #1
 8008f76:	d102      	bne.n	8008f7e <_read_r+0x1e>
 8008f78:	6823      	ldr	r3, [r4, #0]
 8008f7a:	b103      	cbz	r3, 8008f7e <_read_r+0x1e>
 8008f7c:	602b      	str	r3, [r5, #0]
 8008f7e:	bd38      	pop	{r3, r4, r5, pc}
 8008f80:	200008e0 	.word	0x200008e0

08008f84 <_init>:
 8008f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f86:	bf00      	nop
 8008f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f8a:	bc08      	pop	{r3}
 8008f8c:	469e      	mov	lr, r3
 8008f8e:	4770      	bx	lr

08008f90 <_fini>:
 8008f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f92:	bf00      	nop
 8008f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f96:	bc08      	pop	{r3}
 8008f98:	469e      	mov	lr, r3
 8008f9a:	4770      	bx	lr
