

================================================================
== Vitis HLS Report for 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2'
================================================================
* Date:           Thu Sep 28 15:25:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  3.020 us|  3.020 us|  302|  302|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_14_2  |      300|      300|        31|         18|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 18, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvars_iv17 = alloca i32 1"   --->   Operation 34 'alloca' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 35 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv34 = alloca i32 1"   --->   Operation 36 'alloca' 'indvars_iv34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 39 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_V_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %acc_V"   --->   Operation 40 'read' 'acc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_ln186_19_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_19"   --->   Operation 41 'read' 'add_ln186_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln186_18_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_18"   --->   Operation 42 'read' 'add_ln186_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%image_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %image_in"   --->   Operation 43 'read' 'image_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights"   --->   Operation 44 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln186_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_1"   --->   Operation 45 'read' 'add_ln186_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln186_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_3"   --->   Operation 46 'read' 'add_ln186_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln186_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_5"   --->   Operation 47 'read' 'add_ln186_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln186_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_7"   --->   Operation 48 'read' 'add_ln186_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_ln186_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_9"   --->   Operation 49 'read' 'add_ln186_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln186_11_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_11"   --->   Operation 50 'read' 'add_ln186_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add_ln186_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_13"   --->   Operation 51 'read' 'add_ln186_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_ln186_15_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln186_15"   --->   Operation 52 'read' 'add_ln186_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%image_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %image_out"   --->   Operation 53 'read' 'image_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 4, i5 %indvars_iv34"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv17"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_18_3"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten"   --->   Operation 59 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %image_out_read" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 61 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln186_15_read"   --->   Operation 62 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln186_13_read"   --->   Operation 63 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i8 %gmem, i64 %add_ln186_11_read"   --->   Operation 64 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i8 %gmem, i64 %add_ln186_9_read"   --->   Operation 65 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i8 %gmem, i64 %add_ln186_7_read"   --->   Operation 66 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i8 %gmem, i64 %add_ln186_5_read"   --->   Operation 67 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i8 %gmem, i64 %add_ln186_3_read"   --->   Operation 68 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i8 %gmem, i64 %add_ln186_1_read"   --->   Operation 69 'getelementptr' 'gmem_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i8 %gmem, i64 %weights_read"   --->   Operation 70 'getelementptr' 'gmem_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.44ns)   --->   "%icmp_ln1027 = icmp_eq  i5 %indvar_flatten_load, i5 16"   --->   Operation 72 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.86ns)   --->   "%add_ln1027 = add i5 %indvar_flatten_load, i5 1"   --->   Operation 73 'add' 'add_ln1027' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc44, void %for.end46.exitStub"   --->   Operation 74 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvars_iv17_load = load i5 %indvars_iv17"   --->   Operation 75 'load' 'indvars_iv17_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 76 'load' 'indvars_iv_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvars_iv34_load = load i5 %indvars_iv34" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 77 'load' 'indvars_iv34_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.44ns)   --->   "%icmp_ln1027_1 = icmp_eq  i5 %indvars_iv17_load, i5 %indvars_iv34_load"   --->   Operation 78 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.86ns)   --->   "%add_ln13 = add i5 %indvars_iv_load, i5 6" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 79 'add' 'add_ln13' <Predicate = (!icmp_ln1027)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.21ns)   --->   "%indvars_iv17_mid2 = select i1 %icmp_ln1027_1, i5 %add_ln13, i5 %indvars_iv17_load"   --->   Operation 80 'select' 'indvars_iv17_mid2' <Predicate = (!icmp_ln1027)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.61ns)   --->   "%store_ln14 = store i5 %add_ln1027, i5 %indvar_flatten" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 81 'store' 'store_ln14' <Predicate = (!icmp_ln1027)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%indvars_iv17_cast = zext i5 %indvars_iv17_mid2"   --->   Operation 82 'zext' 'indvars_iv17_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 83 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 84 [1/1] (3.56ns)   --->   "%add_ln186 = add i64 %indvars_iv17_cast, i64 %image_in_read"   --->   Operation 84 'add' 'add_ln186' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln186"   --->   Operation 85 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.56ns)   --->   "%add_ln186_2 = add i64 %add_ln186, i64 1"   --->   Operation 86 'add' 'add_ln186_2' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln186_2"   --->   Operation 87 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (3.56ns)   --->   "%add_ln186_4 = add i64 %add_ln186, i64 2"   --->   Operation 88 'add' 'add_ln186_4' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln186_4"   --->   Operation 89 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (3.56ns)   --->   "%add_ln186_6 = add i64 %add_ln186_18_read, i64 %indvars_iv17_cast"   --->   Operation 90 'add' 'add_ln186_6' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i8 %gmem, i64 %add_ln186_6"   --->   Operation 91 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.56ns)   --->   "%add_ln186_8 = add i64 %add_ln186_6, i64 1"   --->   Operation 92 'add' 'add_ln186_8' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i8 %gmem, i64 %add_ln186_8"   --->   Operation 93 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.56ns)   --->   "%add_ln186_10 = add i64 %add_ln186_6, i64 2"   --->   Operation 94 'add' 'add_ln186_10' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i8 %gmem, i64 %add_ln186_10"   --->   Operation 95 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.56ns)   --->   "%add_ln186_12 = add i64 %add_ln186_19_read, i64 %indvars_iv17_cast"   --->   Operation 96 'add' 'add_ln186_12' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i8 %gmem, i64 %add_ln186_12"   --->   Operation 97 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (3.56ns)   --->   "%add_ln186_14 = add i64 %add_ln186_12, i64 1"   --->   Operation 98 'add' 'add_ln186_14' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i8 %gmem, i64 %add_ln186_14"   --->   Operation 99 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (3.56ns)   --->   "%add_ln186_16 = add i64 %add_ln186_12, i64 2"   --->   Operation 100 'add' 'add_ln186_16' <Predicate = (!icmp_ln1027)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i8 %gmem, i64 %add_ln186_16"   --->   Operation 101 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 102 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 103 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 104 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 105 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 105 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 106 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 106 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 107 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 108 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 108 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 109 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 109 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 110 [7/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 110 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 111 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 112 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 112 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 113 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 113 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 114 [6/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 114 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 115 [7/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 115 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 116 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 117 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 118 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [5/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 119 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [6/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 120 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [7/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 121 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1"   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 123 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 124 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 124 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 125 [4/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 125 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [5/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 126 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 127 [6/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 127 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [7/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 128 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 129 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_17"   --->   Operation 129 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 130 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1"   --->   Operation 130 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 131 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 131 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 132 [3/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 132 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 133 [4/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 133 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [5/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 134 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [6/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 135 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [7/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 136 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_2"   --->   Operation 137 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 138 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1"   --->   Operation 138 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [2/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 139 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [3/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 140 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 141 [4/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 141 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 142 [5/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 142 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [6/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 143 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 144 [7/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 144 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %gmem_addr_17_read"   --->   Operation 145 'sext' 'sext_ln186' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %gmem_addr_2_read"   --->   Operation 146 'zext' 'zext_ln186' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (4.37ns)   --->   "%mul_ln1494 = mul i16 %zext_ln186, i16 %sext_ln186"   --->   Operation 147 'mul' 'mul_ln1494' <Predicate = (!icmp_ln1027)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln840 = trunc i16 %mul_ln1494"   --->   Operation 148 'trunc' 'trunc_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_15"   --->   Operation 149 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 150 [1/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1"   --->   Operation 150 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 151 [2/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 151 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 152 [3/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 152 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [4/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 153 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 154 [5/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 154 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [6/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 155 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 156 [7/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 156 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [1/1] (2.11ns)   --->   "%add_ln186_20 = add i8 %trunc_ln840, i8 %trunc_ln_read"   --->   Operation 157 'add' 'add_ln186_20' <Predicate = (!icmp_ln1027)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_4"   --->   Operation 158 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 159 [1/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1"   --->   Operation 159 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 160 [2/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 160 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [3/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 161 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 162 [4/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 162 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 163 [5/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 163 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [6/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 164 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 165 [7/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 165 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i8 %gmem_addr_15_read"   --->   Operation 166 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i8 %gmem_addr_4_read"   --->   Operation 167 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (4.37ns)   --->   "%mul_ln1494_1 = mul i16 %zext_ln186_1, i16 %sext_ln186_1"   --->   Operation 168 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln1027)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln840_1 = trunc i16 %mul_ln1494_1"   --->   Operation 169 'trunc' 'trunc_ln840_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_13"   --->   Operation 170 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 171 [1/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1"   --->   Operation 171 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 172 [2/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 172 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 173 [3/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 173 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 174 [4/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 174 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 175 [5/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 175 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 176 [6/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 176 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 177 [7/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 177 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 333 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 178 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_6"   --->   Operation 178 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 179 [1/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1"   --->   Operation 179 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 180 [2/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 180 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 181 [3/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 181 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 182 [4/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 182 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 183 [5/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 183 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 184 [6/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 184 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 185 [7/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 185 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i8 %gmem_addr_13_read"   --->   Operation 186 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i8 %gmem_addr_6_read"   --->   Operation 187 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (4.37ns)   --->   "%mul_ln1494_2 = mul i16 %zext_ln186_2, i16 %sext_ln186_2"   --->   Operation 188 'mul' 'mul_ln1494_2' <Predicate = (!icmp_ln1027)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln840_2 = trunc i16 %mul_ln1494_2"   --->   Operation 189 'trunc' 'trunc_ln840_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_11"   --->   Operation 190 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 191 [1/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1"   --->   Operation 191 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 192 [2/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 192 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 193 [3/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 193 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 194 [4/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 194 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 195 [5/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 195 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 196 [6/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 196 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 197 [7/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 197 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 198 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_8"   --->   Operation 198 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 199 [1/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1"   --->   Operation 199 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 200 [2/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 200 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 201 [3/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 201 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 202 [4/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 202 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 203 [5/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 203 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 204 [6/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 204 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 205 [7/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 205 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i16 %mul_ln1494"   --->   Operation 206 'sext' 'sext_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i8 %gmem_addr_11_read"   --->   Operation 207 'sext' 'sext_ln186_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i8 %gmem_addr_8_read"   --->   Operation 208 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (4.37ns)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_3, i16 %sext_ln186_3"   --->   Operation 209 'mul' 'mul_ln1494_3' <Predicate = (!icmp_ln1027)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i16 %mul_ln1494_3"   --->   Operation 210 'sext' 'sext_ln840_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln840_3 = trunc i16 %mul_ln1494_3"   --->   Operation 211 'trunc' 'trunc_ln840_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_9"   --->   Operation 212 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 213 [1/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1"   --->   Operation 213 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 214 [2/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 214 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 215 [3/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 215 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 216 [4/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 216 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 217 [5/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 217 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 218 [6/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 218 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 219 [7/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 219 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 220 [1/1] (2.14ns)   --->   "%add_ln840_4 = add i17 %sext_ln840_3, i17 %sext_ln840"   --->   Operation 220 'add' 'add_ln840_4' <Predicate = (!icmp_ln1027)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 221 [1/1] (1.86ns)   --->   "%add_ln13_1 = add i5 %indvars_iv34_load, i5 6" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 221 'add' 'add_ln13_1' <Predicate = (!icmp_ln1027 & icmp_ln1027_1)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (1.21ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i5 %add_ln13_1, i5 %indvars_iv34_load"   --->   Operation 222 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (1.21ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i5 %add_ln13, i5 %indvars_iv_load"   --->   Operation 223 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 224 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_10"   --->   Operation 224 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 225 [1/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1"   --->   Operation 225 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 226 [2/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 226 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 227 [3/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 227 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 228 [4/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 228 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 229 [5/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 229 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 230 [6/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 230 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 231 [7/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 231 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_21 = add i8 %trunc_ln840_2, i8 %trunc_ln840_3"   --->   Operation 232 'add' 'add_ln186_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 233 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_22 = add i8 %add_ln186_21, i8 %trunc_ln840_1"   --->   Operation 233 'add' 'add_ln186_22' <Predicate = (!icmp_ln1027)> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 234 [1/1] (1.86ns)   --->   "%add_ln14 = add i5 %indvars_iv17_mid2, i5 1" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 234 'add' 'add_ln14' <Predicate = (!icmp_ln1027)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (1.61ns)   --->   "%store_ln14 = store i5 %select_ln1027, i5 %indvars_iv34" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 235 'store' 'store_ln14' <Predicate = (!icmp_ln1027)> <Delay = 1.61>
ST_18 : Operation 236 [1/1] (1.61ns)   --->   "%store_ln14 = store i5 %select_ln1027_1, i5 %indvars_iv" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 236 'store' 'store_ln14' <Predicate = (!icmp_ln1027)> <Delay = 1.61>
ST_18 : Operation 237 [1/1] (1.61ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %indvars_iv17" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 237 'store' 'store_ln14' <Predicate = (!icmp_ln1027)> <Delay = 1.61>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i8 %gmem_addr_9_read"   --->   Operation 238 'sext' 'sext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i8 %gmem_addr_10_read"   --->   Operation 239 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (4.37ns)   --->   "%mul_ln1494_4 = mul i16 %zext_ln186_4, i16 %sext_ln186_4"   --->   Operation 240 'mul' 'mul_ln1494_4' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln840_4 = trunc i16 %mul_ln1494_4"   --->   Operation 241 'trunc' 'trunc_ln840_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_7"   --->   Operation 242 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 243 [1/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1"   --->   Operation 243 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 244 [2/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 244 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 245 [3/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 245 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 246 [4/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 246 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 247 [5/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 247 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 248 [6/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 248 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 249 [7/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 249 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 250 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_12"   --->   Operation 250 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 251 [1/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1"   --->   Operation 251 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 252 [2/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 252 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 253 [3/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 253 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 254 [4/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 254 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 255 [5/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 255 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 256 [6/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 256 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i16 %mul_ln1494_4"   --->   Operation 257 'sext' 'sext_ln840_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %gmem_addr_7_read"   --->   Operation 258 'sext' 'sext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i8 %gmem_addr_12_read"   --->   Operation 259 'zext' 'zext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (4.37ns)   --->   "%mul_ln1494_5 = mul i16 %zext_ln186_5, i16 %sext_ln186_5"   --->   Operation 260 'mul' 'mul_ln1494_5' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln840_5 = sext i16 %mul_ln1494_5"   --->   Operation 261 'sext' 'sext_ln840_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln840_5 = trunc i16 %mul_ln1494_5"   --->   Operation 262 'trunc' 'trunc_ln840_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_5"   --->   Operation 263 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 264 [1/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1"   --->   Operation 264 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 265 [2/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 265 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 266 [3/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 266 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 267 [4/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 267 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 268 [5/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 268 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 269 [1/1] (2.14ns)   --->   "%add_ln840_1 = add i17 %sext_ln840_5, i17 %sext_ln840_4"   --->   Operation 269 'add' 'add_ln840_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 270 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_14"   --->   Operation 270 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 271 [1/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_3, i32 1"   --->   Operation 271 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 272 [2/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 272 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 273 [3/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 273 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 274 [4/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 274 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i8 %gmem_addr_5_read"   --->   Operation 275 'sext' 'sext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i8 %gmem_addr_14_read"   --->   Operation 276 'zext' 'zext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (4.37ns)   --->   "%mul_ln1494_6 = mul i16 %zext_ln186_6, i16 %sext_ln186_6"   --->   Operation 277 'mul' 'mul_ln1494_6' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i16 %mul_ln1494_6"   --->   Operation 278 'sext' 'sext_ln840_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln840_6 = trunc i16 %mul_ln1494_6"   --->   Operation 279 'trunc' 'trunc_ln840_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_3"   --->   Operation 280 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 281 [1/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1"   --->   Operation 281 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 282 [2/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 282 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 283 [3/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 283 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 284 [1/1] (2.31ns)   --->   "%add_ln840 = add i21 %acc_V_read, i21 %sext_ln840_6"   --->   Operation 284 'add' 'add_ln840' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 285 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_16"   --->   Operation 285 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 286 [1/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1"   --->   Operation 286 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 287 [2/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 287 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i8 %gmem_addr_3_read"   --->   Operation 288 'sext' 'sext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i8 %gmem_addr_16_read"   --->   Operation 289 'zext' 'zext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (4.37ns)   --->   "%mul_ln1494_7 = mul i16 %zext_ln186_7, i16 %sext_ln186_7"   --->   Operation 290 'mul' 'mul_ln1494_7' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln840_7 = sext i16 %mul_ln1494_7"   --->   Operation 291 'sext' 'sext_ln840_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln840_7 = trunc i16 %mul_ln1494_7"   --->   Operation 292 'trunc' 'trunc_ln840_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_1"   --->   Operation 293 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 294 [1/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1"   --->   Operation 294 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln840_9 = sext i17 %add_ln840_1"   --->   Operation 295 'sext' 'sext_ln840_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (2.18ns)   --->   "%add_ln840_2 = add i18 %sext_ln840_9, i18 %sext_ln840_7"   --->   Operation 296 'add' 'add_ln840_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 297 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_18"   --->   Operation 297 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 6.51>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln840_1 = sext i16 %mul_ln1494_1"   --->   Operation 298 'sext' 'sext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln186_8 = sext i8 %gmem_addr_1_read"   --->   Operation 299 'sext' 'sext_ln186_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln186_8 = zext i8 %gmem_addr_18_read"   --->   Operation 300 'zext' 'zext_ln186_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (4.37ns)   --->   "%mul_ln1494_8 = mul i16 %zext_ln186_8, i16 %sext_ln186_8"   --->   Operation 301 'mul' 'mul_ln1494_8' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln840_8 = sext i16 %mul_ln1494_8"   --->   Operation 302 'sext' 'sext_ln840_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln840_8 = trunc i16 %mul_ln1494_8"   --->   Operation 303 'trunc' 'trunc_ln840_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (2.14ns)   --->   "%add_ln840_5 = add i17 %sext_ln840_1, i17 %sext_ln840_8"   --->   Operation 304 'add' 'add_ln840_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.39>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i16 %mul_ln1494_2"   --->   Operation 305 'sext' 'sext_ln840_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln840_11 = sext i17 %add_ln840_4"   --->   Operation 306 'sext' 'sext_ln840_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln840_12 = sext i17 %add_ln840_5"   --->   Operation 307 'sext' 'sext_ln840_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (2.18ns)   --->   "%add_ln840_6 = add i18 %sext_ln840_12, i18 %sext_ln840_2"   --->   Operation 308 'add' 'add_ln840_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln840_13 = sext i18 %add_ln840_6"   --->   Operation 309 'sext' 'sext_ln840_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (2.21ns)   --->   "%add_ln840_7 = add i19 %sext_ln840_13, i19 %sext_ln840_11"   --->   Operation 310 'add' 'add_ln840_7' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_25 = add i8 %trunc_ln840_7, i8 %trunc_ln840_8"   --->   Operation 311 'add' 'add_ln186_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 312 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_26 = add i8 %add_ln186_25, i8 %trunc_ln840_6"   --->   Operation 312 'add' 'add_ln186_26' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.67>
ST_29 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_24 = add i8 %trunc_ln840_4, i8 %trunc_ln840_5"   --->   Operation 313 'add' 'add_ln186_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 314 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_27 = add i8 %add_ln186_26, i8 %add_ln186_24"   --->   Operation 314 'add' 'add_ln186_27' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.26>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln840_10 = sext i18 %add_ln840_2"   --->   Operation 315 'sext' 'sext_ln840_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_3 = add i21 %sext_ln840_10, i21 %add_ln840"   --->   Operation 316 'add' 'add_ln840_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln840_14 = sext i19 %add_ln840_7"   --->   Operation 317 'sext' 'sext_ln840_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 318 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%add_ln840_8 = add i21 %sext_ln840_14, i21 %add_ln840_3"   --->   Operation 318 'add' 'add_ln840_8' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %add_ln840_8, i32 8, i32 20"   --->   Operation 319 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (2.04ns)   --->   "%icmp_ln1035 = icmp_sgt  i13 %tmp, i13 0"   --->   Operation 320 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln840_8, i32 20"   --->   Operation 321 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_23 = add i8 %add_ln186_22, i8 %add_ln186_20"   --->   Operation 322 'add' 'add_ln186_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 323 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_17 = add i8 %add_ln186_27, i8 %add_ln186_23"   --->   Operation 323 'add' 'add_ln186_17' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%select_ln1035 = select i1 %icmp_ln1035, i8 255, i8 0"   --->   Operation 324 'select' 'select_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%or_ln1035 = or i1 %icmp_ln1035, i1 %tmp_1"   --->   Operation 325 'or' 'or_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 326 [1/1] (1.04ns) (out node of the LUT)   --->   "%acc_sat = select i1 %or_ln1035, i8 %select_ln1035, i8 %add_ln186_17"   --->   Operation 326 'select' 'acc_sat' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_14_2_str"   --->   Operation 327 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 328 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 329 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [axi4_conv2D/axi4_conv2D.cpp:15]   --->   Operation 330 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (7.30ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %acc_sat, i1 1" [axi4_conv2D/axi4_conv2D.cpp:37]   --->   Operation 331 'write' 'write_ln37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_18_3" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 332 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [20]  (0 ns)
	'load' operation ('indvar_flatten_load') on local variable 'indvar_flatten' [43]  (0 ns)
	'add' operation ('add_ln1027') [57]  (1.86 ns)
	'store' operation ('store_ln14', axi4_conv2D/axi4_conv2D.cpp:14) of variable 'add_ln1027' on local variable 'indvar_flatten' [205]  (1.61 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [74]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read') on port 'gmem' [75]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read') on port 'gmem' [80]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read') on port 'gmem' [86]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read') on port 'gmem' [91]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read') on port 'gmem' [97]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read') on port 'gmem' [102]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read') on port 'gmem' [108]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read') on port 'gmem' [113]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read') on port 'gmem' [119]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read') on port 'gmem' [124]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read') on port 'gmem' [130]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read') on port 'gmem' [135]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read') on port 'gmem' [141]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read') on port 'gmem' [146]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read') on port 'gmem' [152]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read') on port 'gmem' [157]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read') on port 'gmem' [163]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read') on port 'gmem' [168]  (7.3 ns)

 <State 27>: 6.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1494_8') [170]  (4.37 ns)
	'add' operation ('add_ln840_5') [181]  (2.15 ns)

 <State 28>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln840_6') [183]  (2.18 ns)
	'add' operation ('add_ln840_7') [185]  (2.22 ns)

 <State 29>: 3.68ns
The critical path consists of the following:
	'add' operation ('add_ln186_24') [195]  (0 ns)
	'add' operation ('add_ln186_27') [198]  (3.68 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'add' operation ('add_ln840_3') [178]  (0 ns)
	'add' operation ('add_ln840_8') [187]  (4.18 ns)
	'icmp' operation ('icmp_ln1035') [189]  (2.04 ns)
	'or' operation ('or_ln1035') [201]  (0 ns)
	'select' operation ('acc_sat') [202]  (1.04 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln37', axi4_conv2D/axi4_conv2D.cpp:37) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:37) [203]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
