---
Author:
  - Xinyang YU
Author Profile:
  - https://linkedin.com/in/xinyang-yu
tags:
  - computer_organisation
Creation Date: 2023-09-04T19:50:49+08:00
Last Date: 2024-01-09T21:12:53+08:00
References: 
---
## Abstract
--- 
![[asynchronous sequential_circuit.png|400]]

- [[Asynchronous Sequential Circuit#Level Sensitive]]



>[!example]
>- [[S-R Latch (Set-Reset)]]

## Terminologies
---
### Level Sensitive

![[level_sensititve.png|400]]

![[level_trigger.png|400]]


- Also known as *Pulse-triggered*
- Output changes immediately with any change in the input as long as the control signal ([[Clock Signal]], Enable in the diagram) is active
- *Active High* when level sensitive is high
- *Active Low* when level sensitive is low