# Description
This project uses Vivado to implement a simple PC module in VHDL, and testbench in Verilog. The detailed information can be found in [www.jianshu.com/p/fe70c57c20f4](www.jianshu.com/p/fe70c57c20f4) ã€‚

# Testbench Results

![Simulation Result Small](/home/zhanghuimeng/Computer_Architecture/TestThinpadProject/ThinpadTestProject_sim1.png  "Simulation Result Small")

![Simulation Result Big](/home/zhanghuimeng/Computer_Architecture/TestThinpadProject/ThinpadTestProject_sim2.png  "Simulation Result Big")

From the simulation results, we can see that the implementation is correct.