# vsim -assertdebug -coverage -c test_dut -l test_dut_implication_novac.log -do "run -all; quit" 
# Start time: 15:32:40 on Feb 06,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_dut(fast)
# ** Warning: (vsim-8492) The -assertdebug option was specified but there are no accessible objects.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# run -all
#         10  clk=1 req=0 gnt=0
#         30  clk=1 req=1 gnt=0
#         50  clk=1 req=0 gnt=1
#         70  clk=1 req=0 gnt=1
#         70  		 test_dut.dut1.dutterutt.cpreqGnt PASS
#         90  clk=1 req=1 gnt=0
#        110  clk=1 req=0 gnt=0
#        130  clk=1 req=0 gnt=0
#        130  		 test_dut.dut1.dutterutt.preqGnt FAIL
#        150  clk=1 req=0 gnt=0
# ** Note: Data structure takes 5126272 bytes of memory
#          Process time 0.01 seconds
#          $finish    : test_dut.sv(61)
#    Time: 150 ns  Iteration: 1  Instance: /test_dut
# End time: 15:33:23 on Feb 06,2017, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
