// Seed: 4272800466
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri   id_5
);
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    id_7,
    output uwire id_1,
    id_8,
    input wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1'b0;
  wire id_4;
  wand id_5 = id_5;
  parameter id_6 = (id_5);
  wire id_7;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_10#(.id_33(id_6));
  xor primCall (
      id_32,
      id_40,
      id_24,
      id_11,
      id_12,
      id_22,
      id_2,
      id_37,
      id_34,
      id_42,
      id_4,
      id_5,
      id_6,
      id_21,
      id_14,
      id_17,
      id_39,
      id_31,
      id_29,
      id_3,
      id_43,
      id_10,
      id_33,
      id_25,
      id_16,
      id_41,
      id_35,
      id_30,
      id_18,
      id_44,
      id_45
  );
  assign id_7 = id_21;
  wire id_34, id_35, id_36;
  uwire id_37, id_38, id_39 = ~1, id_40 = 1, id_41, id_42, id_43;
  wire id_44, id_45;
  module_2 modCall_1 (
      id_41,
      id_9,
      id_36
  );
  assign id_43 = id_43;
endmodule
