vendor_name = ModelSim
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/project.v
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/vga_address_translator.v
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf
source_file = 1, black.mif
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/db/decode_lsa.tdf
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/db/decode_e8a.tdf
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/db/mux_0nb.tdf
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/vga_controller.v
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_nbh.tdf
source_file = 1, /cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_vch.tdf
source_file = 1, /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf
design_name = project
instance = comp, \LEDR[0]~output , LEDR[0]~output, project, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, project, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, project, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, project, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, project, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, project, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, project, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, project, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, project, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, project, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, project, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, project, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, project, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, project, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, project, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, project, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, project, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, project, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, project, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, project, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, project, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, project, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, project, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, project, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, project, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, project, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, project, 1
instance = comp, \VGA_HS~output , VGA_HS~output, project, 1
instance = comp, \VGA_VS~output , VGA_VS~output, project, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, project, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, project, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, project, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, project, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, project, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, project, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, project, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, project, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, project, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, project, 1
instance = comp, \VGA_R[8]~output , VGA_R[8]~output, project, 1
instance = comp, \VGA_R[9]~output , VGA_R[9]~output, project, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, project, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, project, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, project, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, project, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, project, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, project, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, project, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, project, 1
instance = comp, \VGA_G[8]~output , VGA_G[8]~output, project, 1
instance = comp, \VGA_G[9]~output , VGA_G[9]~output, project, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, project, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, project, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, project, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, project, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, project, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, project, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, project, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, project, 1
instance = comp, \VGA_B[8]~output , VGA_B[8]~output, project, 1
instance = comp, \VGA_B[9]~output , VGA_B[9]~output, project, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, project, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, project, 1
instance = comp, \KEY[3]~input , KEY[3]~input, project, 1
instance = comp, \KEY[2]~input , KEY[2]~input, project, 1
instance = comp, \KEY[1]~input , KEY[1]~input, project, 1
instance = comp, \c0|current_state~25 , c0|current_state~25, project, 1
instance = comp, \KEY[0]~input , KEY[0]~input, project, 1
instance = comp, \d0|r3|int_rand[0]~0 , d0|r3|int_rand[0]~0, project, 1
instance = comp, \c0|current_state~32 , c0|current_state~32, project, 1
instance = comp, \c0|current_state.S_CHECK_RAND , c0|current_state.S_CHECK_RAND, project, 1
instance = comp, \c0|Selector1~0 , c0|Selector1~0, project, 1
instance = comp, \c0|current_state.S_RESET_VALS , c0|current_state.S_RESET_VALS, project, 1
instance = comp, \d0|black_counter[0]~13 , d0|black_counter[0]~13, project, 1
instance = comp, \d0|black_counter[12]~39 , d0|black_counter[12]~39, project, 1
instance = comp, \d0|black_counter[0] , d0|black_counter[0], project, 1
instance = comp, \d0|black_counter[1]~15 , d0|black_counter[1]~15, project, 1
instance = comp, \d0|black_counter[1] , d0|black_counter[1], project, 1
instance = comp, \d0|black_counter[2]~17 , d0|black_counter[2]~17, project, 1
instance = comp, \d0|black_counter[2] , d0|black_counter[2], project, 1
instance = comp, \d0|black_counter[3]~19 , d0|black_counter[3]~19, project, 1
instance = comp, \d0|black_counter[3] , d0|black_counter[3], project, 1
instance = comp, \c0|LessThan0~0 , c0|LessThan0~0, project, 1
instance = comp, \d0|black_counter[4]~21 , d0|black_counter[4]~21, project, 1
instance = comp, \d0|black_counter[4] , d0|black_counter[4], project, 1
instance = comp, \d0|black_counter[5]~23 , d0|black_counter[5]~23, project, 1
instance = comp, \d0|black_counter[5] , d0|black_counter[5], project, 1
instance = comp, \d0|black_counter[6]~25 , d0|black_counter[6]~25, project, 1
instance = comp, \d0|black_counter[6] , d0|black_counter[6], project, 1
instance = comp, \d0|black_counter[7]~27 , d0|black_counter[7]~27, project, 1
instance = comp, \d0|black_counter[7] , d0|black_counter[7], project, 1
instance = comp, \c0|LessThan0~1 , c0|LessThan0~1, project, 1
instance = comp, \d0|black_counter[8]~29 , d0|black_counter[8]~29, project, 1
instance = comp, \d0|black_counter[8] , d0|black_counter[8], project, 1
instance = comp, \d0|black_counter[9]~31 , d0|black_counter[9]~31, project, 1
instance = comp, \d0|black_counter[9] , d0|black_counter[9], project, 1
instance = comp, \d0|black_counter[10]~33 , d0|black_counter[10]~33, project, 1
instance = comp, \d0|black_counter[10] , d0|black_counter[10], project, 1
instance = comp, \d0|black_counter[11]~35 , d0|black_counter[11]~35, project, 1
instance = comp, \d0|black_counter[11] , d0|black_counter[11], project, 1
instance = comp, \c0|LessThan0~2 , c0|LessThan0~2, project, 1
instance = comp, \d0|black_counter[12]~37 , d0|black_counter[12]~37, project, 1
instance = comp, \d0|black_counter[12] , d0|black_counter[12], project, 1
instance = comp, \c0|LessThan0~3 , c0|LessThan0~3, project, 1
instance = comp, \c0|Selector0~0 , c0|Selector0~0, project, 1
instance = comp, \c0|current_state.S_BLANK_SCREEN , c0|current_state.S_BLANK_SCREEN, project, 1
instance = comp, \c0|Selector1~1 , c0|Selector1~1, project, 1
instance = comp, \c0|current_state.S_GEN_INSTRUCT , c0|current_state.S_GEN_INSTRUCT, project, 1
instance = comp, \d0|r3|int_rand[0] , d0|r3|int_rand[0], project, 1
instance = comp, \d0|r3|int_rand[1] , d0|r3|int_rand[1], project, 1
instance = comp, \d0|r3|Add0~1 , d0|r3|Add0~1, project, 1
instance = comp, \d0|r3|randOut[1]~feeder , d0|r3|randOut[1]~feeder, project, 1
instance = comp, \d0|r3|randOut[1] , d0|r3|randOut[1], project, 1
instance = comp, \d0|randOut[1] , d0|randOut[1], project, 1
instance = comp, \d0|r3|Add0~0 , d0|r3|Add0~0, project, 1
instance = comp, \d0|r3|randOut[2] , d0|r3|randOut[2], project, 1
instance = comp, \d0|randOut[2] , d0|randOut[2], project, 1
instance = comp, \d0|r3|randOut[0]~0 , d0|r3|randOut[0]~0, project, 1
instance = comp, \d0|r3|randOut[0] , d0|r3|randOut[0], project, 1
instance = comp, \d0|randOut[0]~feeder , d0|randOut[0]~feeder, project, 1
instance = comp, \d0|randOut[0] , d0|randOut[0], project, 1
instance = comp, \c0|next_state~0 , c0|next_state~0, project, 1
instance = comp, \d0|square_counter[0]~5 , d0|square_counter[0]~5, project, 1
instance = comp, \d0|square_counter[4]~13 , d0|square_counter[4]~13, project, 1
instance = comp, \d0|square_counter[0] , d0|square_counter[0], project, 1
instance = comp, \d0|square_counter[1]~7 , d0|square_counter[1]~7, project, 1
instance = comp, \d0|square_counter[1] , d0|square_counter[1], project, 1
instance = comp, \d0|square_counter[2]~9 , d0|square_counter[2]~9, project, 1
instance = comp, \d0|square_counter[2] , d0|square_counter[2], project, 1
instance = comp, \d0|square_counter[3]~11 , d0|square_counter[3]~11, project, 1
instance = comp, \d0|square_counter[3] , d0|square_counter[3], project, 1
instance = comp, \d0|square_counter[4]~14 , d0|square_counter[4]~14, project, 1
instance = comp, \d0|square_counter[4] , d0|square_counter[4], project, 1
instance = comp, \c0|Selector2~0 , c0|Selector2~0, project, 1
instance = comp, \c0|current_state.S_LOAD_INSTRUCT , c0|current_state.S_LOAD_INSTRUCT, project, 1
instance = comp, \c0|current_state~31 , c0|current_state~31, project, 1
instance = comp, \c0|current_state.S_CHECK_INSTRUCT_DONE , c0|current_state.S_CHECK_INSTRUCT_DONE, project, 1
instance = comp, \d0|r18|int_rand[0]~49 , d0|r18|int_rand[0]~49, project, 1
instance = comp, \d0|r18|int_rand[0] , d0|r18|int_rand[0], project, 1
instance = comp, \d0|r18|out[0] , d0|r18|out[0], project, 1
instance = comp, \d0|code~0 , d0|code~0, project, 1
instance = comp, \d0|code[12]~1 , d0|code[12]~1, project, 1
instance = comp, \d0|code[0] , d0|code[0], project, 1
instance = comp, \SW[0]~input , SW[0]~input, project, 1
instance = comp, \d0|r18|int_rand[10]~33 , d0|r18|int_rand[10]~33, project, 1
instance = comp, \d0|r18|int_rand[10] , d0|r18|int_rand[10], project, 1
instance = comp, \d0|r18|int_rand[11]~35 , d0|r18|int_rand[11]~35, project, 1
instance = comp, \d0|r18|int_rand[11] , d0|r18|int_rand[11], project, 1
instance = comp, \d0|r18|int_rand[12]~37 , d0|r18|int_rand[12]~37, project, 1
instance = comp, \d0|r18|int_rand[12] , d0|r18|int_rand[12], project, 1
instance = comp, \d0|r18|int_rand[13]~39 , d0|r18|int_rand[13]~39, project, 1
instance = comp, \d0|r18|int_rand[13] , d0|r18|int_rand[13], project, 1
instance = comp, \d0|r18|int_rand[14]~41 , d0|r18|int_rand[14]~41, project, 1
instance = comp, \d0|r18|int_rand[14] , d0|r18|int_rand[14], project, 1
instance = comp, \d0|r18|int_rand[15]~43 , d0|r18|int_rand[15]~43, project, 1
instance = comp, \d0|r18|int_rand[15] , d0|r18|int_rand[15], project, 1
instance = comp, \d0|r18|int_rand[16]~45 , d0|r18|int_rand[16]~45, project, 1
instance = comp, \d0|r18|int_rand[16] , d0|r18|int_rand[16], project, 1
instance = comp, \d0|r18|out[16] , d0|r18|out[16], project, 1
instance = comp, \d0|r18|int_rand[17]~47 , d0|r18|int_rand[17]~47, project, 1
instance = comp, \d0|r18|int_rand[17] , d0|r18|int_rand[17], project, 1
instance = comp, \d0|r18|out[17]~feeder , d0|r18|out[17]~feeder, project, 1
instance = comp, \d0|r18|out[17] , d0|r18|out[17], project, 1
instance = comp, \d0|r18|int_rand[1]~16 , d0|r18|int_rand[1]~16, project, 1
instance = comp, \d0|r18|int_rand[1] , d0|r18|int_rand[1], project, 1
instance = comp, \d0|r18|out[1] , d0|r18|out[1], project, 1
instance = comp, \d0|r18|int_rand[2]~18 , d0|r18|int_rand[2]~18, project, 1
instance = comp, \d0|r18|int_rand[2] , d0|r18|int_rand[2], project, 1
instance = comp, \d0|r18|out[2]~feeder , d0|r18|out[2]~feeder, project, 1
instance = comp, \d0|r18|out[2] , d0|r18|out[2], project, 1
instance = comp, \d0|r18|int_rand[3]~20 , d0|r18|int_rand[3]~20, project, 1
instance = comp, \d0|r18|int_rand[3] , d0|r18|int_rand[3], project, 1
instance = comp, \d0|r18|out[3] , d0|r18|out[3], project, 1
instance = comp, \d0|r18|WideNor0~0 , d0|r18|WideNor0~0, project, 1
instance = comp, \d0|r18|out[13] , d0|r18|out[13], project, 1
instance = comp, \d0|r18|out[12]~feeder , d0|r18|out[12]~feeder, project, 1
instance = comp, \d0|r18|out[12] , d0|r18|out[12], project, 1
instance = comp, \d0|r18|out[15] , d0|r18|out[15], project, 1
instance = comp, \d0|r18|out[14] , d0|r18|out[14], project, 1
instance = comp, \d0|r18|WideNor0~3 , d0|r18|WideNor0~3, project, 1
instance = comp, \d0|r18|int_rand[4]~22 , d0|r18|int_rand[4]~22, project, 1
instance = comp, \d0|r18|int_rand[4] , d0|r18|int_rand[4], project, 1
instance = comp, \d0|r18|int_rand[5]~24 , d0|r18|int_rand[5]~24, project, 1
instance = comp, \d0|r18|int_rand[5] , d0|r18|int_rand[5], project, 1
instance = comp, \d0|r18|int_rand[6]~26 , d0|r18|int_rand[6]~26, project, 1
instance = comp, \d0|r18|int_rand[6] , d0|r18|int_rand[6], project, 1
instance = comp, \d0|r18|out[6] , d0|r18|out[6], project, 1
instance = comp, \d0|r18|out[4] , d0|r18|out[4], project, 1
instance = comp, \d0|r18|int_rand[7]~28 , d0|r18|int_rand[7]~28, project, 1
instance = comp, \d0|r18|int_rand[7] , d0|r18|int_rand[7], project, 1
instance = comp, \d0|r18|out[7] , d0|r18|out[7], project, 1
instance = comp, \d0|r18|out[5] , d0|r18|out[5], project, 1
instance = comp, \d0|r18|WideNor0~1 , d0|r18|WideNor0~1, project, 1
instance = comp, \d0|r18|out[10]~feeder , d0|r18|out[10]~feeder, project, 1
instance = comp, \d0|r18|out[10] , d0|r18|out[10], project, 1
instance = comp, \d0|r18|out[11] , d0|r18|out[11], project, 1
instance = comp, \d0|r18|int_rand[8]~30 , d0|r18|int_rand[8]~30, project, 1
instance = comp, \d0|r18|int_rand[8] , d0|r18|int_rand[8], project, 1
instance = comp, \d0|r18|out[8]~feeder , d0|r18|out[8]~feeder, project, 1
instance = comp, \d0|r18|out[8] , d0|r18|out[8], project, 1
instance = comp, \d0|r18|WideNor0~2 , d0|r18|WideNor0~2, project, 1
instance = comp, \d0|r18|WideNor0~4 , d0|r18|WideNor0~4, project, 1
instance = comp, \d0|r18|int_rand~32 , d0|r18|int_rand~32, project, 1
instance = comp, \d0|r18|int_rand[9] , d0|r18|int_rand[9], project, 1
instance = comp, \d0|r18|out[9] , d0|r18|out[9], project, 1
instance = comp, \d0|code~10 , d0|code~10, project, 1
instance = comp, \d0|code[9] , d0|code[9], project, 1
instance = comp, \d0|mod5|Finished~0 , d0|mod5|Finished~0, project, 1
instance = comp, \d0|mod5|Finished~0clkctrl , d0|mod5|Finished~0clkctrl, project, 1
instance = comp, \d0|mod5|Xord[0] , d0|mod5|Xord[0], project, 1
instance = comp, \SW[9]~input , SW[9]~input, project, 1
instance = comp, \d0|mod5|always0~1 , d0|mod5|always0~1, project, 1
instance = comp, \d0|code~13 , d0|code~13, project, 1
instance = comp, \d0|code[12] , d0|code[12], project, 1
instance = comp, \d0|mod5|Xord[3] , d0|mod5|Xord[3], project, 1
instance = comp, \SW[12]~input , SW[12]~input, project, 1
instance = comp, \d0|code~14 , d0|code~14, project, 1
instance = comp, \d0|code[13] , d0|code[13], project, 1
instance = comp, \d0|mod5|Xord[4] , d0|mod5|Xord[4], project, 1
instance = comp, \SW[13]~input , SW[13]~input, project, 1
instance = comp, \d0|mod5|always0~3 , d0|mod5|always0~3, project, 1
instance = comp, \SW[14]~input , SW[14]~input, project, 1
instance = comp, \d0|code~15 , d0|code~15, project, 1
instance = comp, \d0|code[14] , d0|code[14], project, 1
instance = comp, \d0|mod5|Xord[5] , d0|mod5|Xord[5], project, 1
instance = comp, \d0|code~16 , d0|code~16, project, 1
instance = comp, \d0|code[15] , d0|code[15], project, 1
instance = comp, \d0|mod5|Xord[6] , d0|mod5|Xord[6], project, 1
instance = comp, \SW[15]~input , SW[15]~input, project, 1
instance = comp, \d0|mod5|always0~4 , d0|mod5|always0~4, project, 1
instance = comp, \SW[10]~input , SW[10]~input, project, 1
instance = comp, \SW[11]~input , SW[11]~input, project, 1
instance = comp, \d0|code~12 , d0|code~12, project, 1
instance = comp, \d0|code[11] , d0|code[11], project, 1
instance = comp, \d0|mod5|Xord[2] , d0|mod5|Xord[2], project, 1
instance = comp, \d0|code~11 , d0|code~11, project, 1
instance = comp, \d0|code[10]~feeder , d0|code[10]~feeder, project, 1
instance = comp, \d0|code[10] , d0|code[10], project, 1
instance = comp, \d0|mod5|Xord[1] , d0|mod5|Xord[1], project, 1
instance = comp, \d0|mod5|always0~2 , d0|mod5|always0~2, project, 1
instance = comp, \d0|mod5|always0~5 , d0|mod5|always0~5, project, 1
instance = comp, \SW[5]~input , SW[5]~input, project, 1
instance = comp, \d0|code~6 , d0|code~6, project, 1
instance = comp, \d0|code[5] , d0|code[5], project, 1
instance = comp, \d0|code~7 , d0|code~7, project, 1
instance = comp, \d0|code[6] , d0|code[6], project, 1
instance = comp, \SW[6]~input , SW[6]~input, project, 1
instance = comp, \d0|mod4|Equal0~2 , d0|mod4|Equal0~2, project, 1
instance = comp, \SW[2]~input , SW[2]~input, project, 1
instance = comp, \SW[1]~input , SW[1]~input, project, 1
instance = comp, \d0|code~2 , d0|code~2, project, 1
instance = comp, \d0|code[1]~feeder , d0|code[1]~feeder, project, 1
instance = comp, \d0|code[1] , d0|code[1], project, 1
instance = comp, \d0|code~3 , d0|code~3, project, 1
instance = comp, \d0|code[2] , d0|code[2], project, 1
instance = comp, \d0|mod4|Equal0~0 , d0|mod4|Equal0~0, project, 1
instance = comp, \SW[7]~input , SW[7]~input, project, 1
instance = comp, \SW[8]~input , SW[8]~input, project, 1
instance = comp, \d0|code~8 , d0|code~8, project, 1
instance = comp, \d0|code[7] , d0|code[7], project, 1
instance = comp, \d0|code~9 , d0|code~9, project, 1
instance = comp, \d0|code[8] , d0|code[8], project, 1
instance = comp, \d0|mod4|Equal0~3 , d0|mod4|Equal0~3, project, 1
instance = comp, \SW[3]~input , SW[3]~input, project, 1
instance = comp, \SW[4]~input , SW[4]~input, project, 1
instance = comp, \d0|code~4 , d0|code~4, project, 1
instance = comp, \d0|code[3] , d0|code[3], project, 1
instance = comp, \d0|code~5 , d0|code~5, project, 1
instance = comp, \d0|code[4] , d0|code[4], project, 1
instance = comp, \d0|mod4|Equal0~1 , d0|mod4|Equal0~1, project, 1
instance = comp, \d0|mod4|Equal0~4 , d0|mod4|Equal0~4, project, 1
instance = comp, \d0|Add0~0 , d0|Add0~0, project, 1
instance = comp, \c0|instr_next , c0|instr_next, project, 1
instance = comp, \d0|instr_counter~8 , d0|instr_counter~8, project, 1
instance = comp, \d0|instr_counter[2]~5 , d0|instr_counter[2]~5, project, 1
instance = comp, \d0|instr_counter[2] , d0|instr_counter[2], project, 1
instance = comp, \d0|instr_counter~7 , d0|instr_counter~7, project, 1
instance = comp, \d0|instr_counter[3] , d0|instr_counter[3], project, 1
instance = comp, \d0|instr_0~0 , d0|instr_0~0, project, 1
instance = comp, \d0|Decoder0~1 , d0|Decoder0~1, project, 1
instance = comp, \d0|instr_1[2]~0 , d0|instr_1[2]~0, project, 1
instance = comp, \d0|instr_1[0] , d0|instr_1[0], project, 1
instance = comp, \d0|instr_0[2]~1 , d0|instr_0[2]~1, project, 1
instance = comp, \d0|instr_0[0] , d0|instr_0[0], project, 1
instance = comp, \d0|Mux2~1 , d0|Mux2~1, project, 1
instance = comp, \d0|instr_2[2]~0 , d0|instr_2[2]~0, project, 1
instance = comp, \d0|instr_2[0] , d0|instr_2[0], project, 1
instance = comp, \d0|instr_3[0]~2 , d0|instr_3[0]~2, project, 1
instance = comp, \d0|instr_3[0] , d0|instr_3[0], project, 1
instance = comp, \d0|Mux2~2 , d0|Mux2~2, project, 1
instance = comp, \d0|Decoder0~0 , d0|Decoder0~0, project, 1
instance = comp, \d0|instr_4[0]~0 , d0|instr_4[0]~0, project, 1
instance = comp, \d0|instr_4[0] , d0|instr_4[0], project, 1
instance = comp, \d0|Mux2~0 , d0|Mux2~0, project, 1
instance = comp, \d0|Mux2~3 , d0|Mux2~3, project, 1
instance = comp, \d0|check_done~0 , d0|check_done~0, project, 1
instance = comp, \d0|challenge_module[0] , d0|challenge_module[0], project, 1
instance = comp, \d0|instr_0~3 , d0|instr_0~3, project, 1
instance = comp, \d0|instr_4[1]~feeder , d0|instr_4[1]~feeder, project, 1
instance = comp, \d0|instr_4[1] , d0|instr_4[1], project, 1
instance = comp, \d0|Mux1~0 , d0|Mux1~0, project, 1
instance = comp, \d0|instr_0[1] , d0|instr_0[1], project, 1
instance = comp, \d0|instr_1[1] , d0|instr_1[1], project, 1
instance = comp, \d0|Mux1~1 , d0|Mux1~1, project, 1
instance = comp, \d0|instr_2[1] , d0|instr_2[1], project, 1
instance = comp, \d0|instr_3[1] , d0|instr_3[1], project, 1
instance = comp, \d0|Mux1~2 , d0|Mux1~2, project, 1
instance = comp, \d0|Mux1~3 , d0|Mux1~3, project, 1
instance = comp, \d0|challenge_module[1] , d0|challenge_module[1], project, 1
instance = comp, \d0|instr_0~2 , d0|instr_0~2, project, 1
instance = comp, \d0|instr_1[2]~feeder , d0|instr_1[2]~feeder, project, 1
instance = comp, \d0|instr_1[2] , d0|instr_1[2], project, 1
instance = comp, \d0|instr_3[2] , d0|instr_3[2], project, 1
instance = comp, \d0|instr_2[2] , d0|instr_2[2], project, 1
instance = comp, \d0|instr_0[2]~feeder , d0|instr_0[2]~feeder, project, 1
instance = comp, \d0|instr_0[2] , d0|instr_0[2], project, 1
instance = comp, \d0|Mux0~0 , d0|Mux0~0, project, 1
instance = comp, \d0|Mux0~1 , d0|Mux0~1, project, 1
instance = comp, \d0|instr_4[2]~feeder , d0|instr_4[2]~feeder, project, 1
instance = comp, \d0|instr_4[2] , d0|instr_4[2], project, 1
instance = comp, \d0|Mux0~2 , d0|Mux0~2, project, 1
instance = comp, \d0|challenge_module[2] , d0|challenge_module[2], project, 1
instance = comp, \d0|Mux4~11 , d0|Mux4~11, project, 1
instance = comp, \SW[16]~input , SW[16]~input, project, 1
instance = comp, \SW[17]~input , SW[17]~input, project, 1
instance = comp, \d0|code~18 , d0|code~18, project, 1
instance = comp, \d0|code[17] , d0|code[17], project, 1
instance = comp, \d0|mod5|Xord[8] , d0|mod5|Xord[8], project, 1
instance = comp, \d0|code~17 , d0|code~17, project, 1
instance = comp, \d0|code[16] , d0|code[16], project, 1
instance = comp, \d0|mod5|Xord[7] , d0|mod5|Xord[7], project, 1
instance = comp, \d0|mod5|always0~0 , d0|mod5|always0~0, project, 1
instance = comp, \d0|Mux4~5 , d0|Mux4~5, project, 1
instance = comp, \d0|mod2|Finished , d0|mod2|Finished, project, 1
instance = comp, \d0|mod2|Finished~clkctrl , d0|mod2|Finished~clkctrl, project, 1
instance = comp, \d0|mod2|num1[7] , d0|mod2|num1[7], project, 1
instance = comp, \d0|mod2|num2[1] , d0|mod2|num2[1], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][7] , d0|mod2|Mult0|mult_core|decoder_node[1][7], project, 1
instance = comp, \d0|mod2|num2[0] , d0|mod2|num2[0], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][7] , d0|mod2|Mult0|mult_core|decoder_node[0][7], project, 1
instance = comp, \d0|mod2|num1[6] , d0|mod2|num1[6], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][6] , d0|mod2|Mult0|mult_core|decoder_node[1][6], project, 1
instance = comp, \d0|mod2|num1[5] , d0|mod2|num1[5], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][5] , d0|mod2|Mult0|mult_core|decoder_node[1][5], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][6] , d0|mod2|Mult0|mult_core|decoder_node[0][6], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][5] , d0|mod2|Mult0|mult_core|decoder_node[0][5], project, 1
instance = comp, \d0|mod2|num1[4] , d0|mod2|num1[4], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][4] , d0|mod2|Mult0|mult_core|decoder_node[1][4], project, 1
instance = comp, \d0|mod2|num1[3] , d0|mod2|num1[3], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][3] , d0|mod2|Mult0|mult_core|decoder_node[1][3], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][4] , d0|mod2|Mult0|mult_core|decoder_node[0][4], project, 1
instance = comp, \d0|mod2|num1[2] , d0|mod2|num1[2], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][2] , d0|mod2|Mult0|mult_core|decoder_node[1][2], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][3] , d0|mod2|Mult0|mult_core|decoder_node[0][3], project, 1
instance = comp, \d0|mod2|num1[1] , d0|mod2|num1[1], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][1] , d0|mod2|Mult0|mult_core|decoder_node[1][1], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][2] , d0|mod2|Mult0|mult_core|decoder_node[0][2], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][1] , d0|mod2|Mult0|mult_core|decoder_node[0][1], project, 1
instance = comp, \d0|mod2|num1[0] , d0|mod2|num1[0], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[1][0] , d0|mod2|Mult0|mult_core|decoder_node[1][0], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , d0|mod2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, project, 1
instance = comp, \d0|mod2|num2[2] , d0|mod2|num2[2], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][7] , d0|mod2|Mult0|mult_core|decoder_node[2][7], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][6] , d0|mod2|Mult0|mult_core|decoder_node[2][6], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][5] , d0|mod2|Mult0|mult_core|decoder_node[2][5], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][4] , d0|mod2|Mult0|mult_core|decoder_node[2][4], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][3] , d0|mod2|Mult0|mult_core|decoder_node[2][3], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][2] , d0|mod2|Mult0|mult_core|decoder_node[2][2], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][1] , d0|mod2|Mult0|mult_core|decoder_node[2][1], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[2][0] , d0|mod2|Mult0|mult_core|decoder_node[2][0], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \d0|mod2|prod[9] , d0|mod2|prod[9], project, 1
instance = comp, \d0|mod2|prod[8] , d0|mod2|prod[8], project, 1
instance = comp, \d0|mod2|Equal0~0 , d0|mod2|Equal0~0, project, 1
instance = comp, \d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 , d0|mod2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, project, 1
instance = comp, \d0|mod2|prod[10] , d0|mod2|prod[10], project, 1
instance = comp, \d0|mod2|Equal0~1 , d0|mod2|Equal0~1, project, 1
instance = comp, \d0|mod2|prod[2] , d0|mod2|prod[2], project, 1
instance = comp, \d0|mod2|prod[3] , d0|mod2|prod[3], project, 1
instance = comp, \d0|mod2|Equal0~3 , d0|mod2|Equal0~3, project, 1
instance = comp, \d0|mod2|prod[7] , d0|mod2|prod[7], project, 1
instance = comp, \d0|mod2|prod[6] , d0|mod2|prod[6], project, 1
instance = comp, \d0|mod2|Equal0~5 , d0|mod2|Equal0~5, project, 1
instance = comp, \d0|mod2|prod[4] , d0|mod2|prod[4], project, 1
instance = comp, \d0|mod2|prod[5] , d0|mod2|prod[5], project, 1
instance = comp, \d0|mod2|Equal0~4 , d0|mod2|Equal0~4, project, 1
instance = comp, \d0|mod2|prod[1] , d0|mod2|prod[1], project, 1
instance = comp, \d0|mod2|Mult0|mult_core|decoder_node[0][0] , d0|mod2|Mult0|mult_core|decoder_node[0][0], project, 1
instance = comp, \d0|mod2|prod[0] , d0|mod2|prod[0], project, 1
instance = comp, \d0|mod2|Equal0~2 , d0|mod2|Equal0~2, project, 1
instance = comp, \d0|Mux4~6 , d0|Mux4~6, project, 1
instance = comp, \d0|Mux4~7 , d0|Mux4~7, project, 1
instance = comp, \d0|mod4|always0~0 , d0|mod4|always0~0, project, 1
instance = comp, \d0|mod4|Equal0~7 , d0|mod4|Equal0~7, project, 1
instance = comp, \d0|mod4|Equal0~6 , d0|mod4|Equal0~6, project, 1
instance = comp, \d0|mod4|Equal0~5 , d0|mod4|Equal0~5, project, 1
instance = comp, \d0|mod4|Equal0~8 , d0|mod4|Equal0~8, project, 1
instance = comp, \d0|mod4|Equal0~9 , d0|mod4|Equal0~9, project, 1
instance = comp, \d0|mod4|Equal0~10 , d0|mod4|Equal0~10, project, 1
instance = comp, \d0|mod4|failed , d0|mod4|failed, project, 1
instance = comp, \d0|Mux4~8 , d0|Mux4~8, project, 1
instance = comp, \d0|mod1|Finished~0 , d0|mod1|Finished~0, project, 1
instance = comp, \d0|mod1|Finished~0clkctrl , d0|mod1|Finished~0clkctrl, project, 1
instance = comp, \d0|mod1|num1[0] , d0|mod1|num1[0], project, 1
instance = comp, \d0|mod1|num2[0] , d0|mod1|num2[0], project, 1
instance = comp, \d0|mod1|Add0~0 , d0|mod1|Add0~0, project, 1
instance = comp, \d0|mod1|sum[0] , d0|mod1|sum[0], project, 1
instance = comp, \d0|mod1|num2[1] , d0|mod1|num2[1], project, 1
instance = comp, \d0|mod1|num1[1] , d0|mod1|num1[1], project, 1
instance = comp, \d0|mod1|Add0~2 , d0|mod1|Add0~2, project, 1
instance = comp, \d0|mod1|sum[1] , d0|mod1|sum[1], project, 1
instance = comp, \d0|mod1|Equal0~0 , d0|mod1|Equal0~0, project, 1
instance = comp, \d0|mod1|num1[6] , d0|mod1|num1[6], project, 1
instance = comp, \d0|mod1|num2[6] , d0|mod1|num2[6], project, 1
instance = comp, \d0|mod1|num1[5] , d0|mod1|num1[5], project, 1
instance = comp, \d0|mod1|num2[5] , d0|mod1|num2[5], project, 1
instance = comp, \d0|mod1|num1[4] , d0|mod1|num1[4], project, 1
instance = comp, \d0|mod1|num2[4] , d0|mod1|num2[4], project, 1
instance = comp, \d0|mod1|num2[3] , d0|mod1|num2[3], project, 1
instance = comp, \d0|mod1|num1[3] , d0|mod1|num1[3], project, 1
instance = comp, \d0|mod1|num1[2] , d0|mod1|num1[2], project, 1
instance = comp, \d0|mod1|num2[2] , d0|mod1|num2[2], project, 1
instance = comp, \d0|mod1|Add0~4 , d0|mod1|Add0~4, project, 1
instance = comp, \d0|mod1|Add0~6 , d0|mod1|Add0~6, project, 1
instance = comp, \d0|mod1|Add0~8 , d0|mod1|Add0~8, project, 1
instance = comp, \d0|mod1|Add0~10 , d0|mod1|Add0~10, project, 1
instance = comp, \d0|mod1|Add0~12 , d0|mod1|Add0~12, project, 1
instance = comp, \d0|mod1|sum[6] , d0|mod1|sum[6], project, 1
instance = comp, \d0|mod1|num2[7] , d0|mod1|num2[7], project, 1
instance = comp, \d0|mod1|num1[7] , d0|mod1|num1[7], project, 1
instance = comp, \d0|mod1|Add0~14 , d0|mod1|Add0~14, project, 1
instance = comp, \d0|mod1|sum[7] , d0|mod1|sum[7], project, 1
instance = comp, \d0|mod1|Equal0~3 , d0|mod1|Equal0~3, project, 1
instance = comp, \d0|mod1|sum[4] , d0|mod1|sum[4], project, 1
instance = comp, \d0|mod1|sum[5] , d0|mod1|sum[5], project, 1
instance = comp, \d0|mod1|Equal0~2 , d0|mod1|Equal0~2, project, 1
instance = comp, \d0|mod1|sum[2] , d0|mod1|sum[2], project, 1
instance = comp, \d0|mod1|sum[3] , d0|mod1|sum[3], project, 1
instance = comp, \d0|mod1|Equal0~1 , d0|mod1|Equal0~1, project, 1
instance = comp, \d0|mod1|Equal0~4 , d0|mod1|Equal0~4, project, 1
instance = comp, \d0|Mux4~10 , d0|Mux4~10, project, 1
instance = comp, \d0|mod1|Add0~16 , d0|mod1|Add0~16, project, 1
instance = comp, \d0|mod1|sum[8] , d0|mod1|sum[8], project, 1
instance = comp, \d0|Mux4~4 , d0|Mux4~4, project, 1
instance = comp, \d0|Mux4~9 , d0|Mux4~9, project, 1
instance = comp, \d0|fail_out , d0|fail_out, project, 1
instance = comp, \c0|current_state~27 , c0|current_state~27, project, 1
instance = comp, \c0|current_state.S_CHECK_WIN , c0|current_state.S_CHECK_WIN, project, 1
instance = comp, \c0|current_state~30 , c0|current_state~30, project, 1
instance = comp, \c0|current_state.S_NEXT_INSTR , c0|current_state.S_NEXT_INSTR, project, 1
instance = comp, \d0|instr_counter~4 , d0|instr_counter~4, project, 1
instance = comp, \d0|instr_counter[0] , d0|instr_counter[0], project, 1
instance = comp, \d0|instr_counter~6 , d0|instr_counter~6, project, 1
instance = comp, \d0|instr_counter[1] , d0|instr_counter[1], project, 1
instance = comp, \c0|LessThan2~0 , c0|LessThan2~0, project, 1
instance = comp, \c0|current_state~29 , c0|current_state~29, project, 1
instance = comp, \c0|current_state.S_PREP_GAME , c0|current_state.S_PREP_GAME, project, 1
instance = comp, \c0|Selector3~0 , c0|Selector3~0, project, 1
instance = comp, \c0|current_state.S_GEN_CODE , c0|current_state.S_GEN_CODE, project, 1
instance = comp, \d0|gen_done~0 , d0|gen_done~0, project, 1
instance = comp, \d0|gen_done , d0|gen_done, project, 1
instance = comp, \c0|current_state~28 , c0|current_state~28, project, 1
instance = comp, \c0|current_state.S_LOAD_CODE , c0|current_state.S_LOAD_CODE, project, 1
instance = comp, \d0|LEDR_mod[4]~14 , d0|LEDR_mod[4]~14, project, 1
instance = comp, \d0|Mux3~1 , d0|Mux3~1, project, 1
instance = comp, \d0|mod4|Finished , d0|mod4|Finished, project, 1
instance = comp, \d0|mod6|Finished , d0|mod6|Finished, project, 1
instance = comp, \d0|Mux3~2 , d0|Mux3~2, project, 1
instance = comp, \d0|mod3|always0~0 , d0|mod3|always0~0, project, 1
instance = comp, \d0|mod3|Finished , d0|mod3|Finished, project, 1
instance = comp, \d0|Mux3~0 , d0|Mux3~0, project, 1
instance = comp, \d0|Mux3~3 , d0|Mux3~3, project, 1
instance = comp, \d0|check_done , d0|check_done, project, 1
instance = comp, \c0|Selector4~0 , c0|Selector4~0, project, 1
instance = comp, \c0|current_state.S_CHECK , c0|current_state.S_CHECK, project, 1
instance = comp, \c0|Selector5~0 , c0|Selector5~0, project, 1
instance = comp, \c0|current_state.S_CHECK_WAIT , c0|current_state.S_CHECK_WAIT, project, 1
instance = comp, \c0|current_state~26 , c0|current_state~26, project, 1
instance = comp, \c0|current_state.S_CHECK_FAIL~feeder , c0|current_state.S_CHECK_FAIL~feeder, project, 1
instance = comp, \c0|current_state.S_CHECK_FAIL , c0|current_state.S_CHECK_FAIL, project, 1
instance = comp, \c0|Selector6~0 , c0|Selector6~0, project, 1
instance = comp, \c0|current_state.S_FAIL , c0|current_state.S_FAIL, project, 1
instance = comp, \c0|Selector7~0 , c0|Selector7~0, project, 1
instance = comp, \c0|current_state.S_WIN , c0|current_state.S_WIN, project, 1
instance = comp, \d0|Mux30~3 , d0|Mux30~3, project, 1
instance = comp, \d0|Mux30~1 , d0|Mux30~1, project, 1
instance = comp, \d0|mod2|LEDR[0] , d0|mod2|LEDR[0], project, 1
instance = comp, \d0|Mux30~2 , d0|Mux30~2, project, 1
instance = comp, \d0|mod6|Finished~clkctrl , d0|mod6|Finished~clkctrl, project, 1
instance = comp, \d0|mod6|num1[0] , d0|mod6|num1[0], project, 1
instance = comp, \d0|mod6|LEDR[0] , d0|mod6|LEDR[0], project, 1
instance = comp, \d0|mod1|LEDR[0] , d0|mod1|LEDR[0], project, 1
instance = comp, \d0|Mux30~0 , d0|Mux30~0, project, 1
instance = comp, \d0|Mux30~4 , d0|Mux30~4, project, 1
instance = comp, \d0|LEDR_mod[0] , d0|LEDR_mod[0], project, 1
instance = comp, \d0|LEDR_out~0 , d0|LEDR_out~0, project, 1
instance = comp, \d0|LEDR_out[0] , d0|LEDR_out[0], project, 1
instance = comp, \d0|LEDR_mod[4]~18 , d0|LEDR_mod[4]~18, project, 1
instance = comp, \d0|LEDR_mod[4]~17 , d0|LEDR_mod[4]~17, project, 1
instance = comp, \d0|mod6|num1[1] , d0|mod6|num1[1], project, 1
instance = comp, \d0|mod6|LEDR[1] , d0|mod6|LEDR[1], project, 1
instance = comp, \d0|Mux29~0 , d0|Mux29~0, project, 1
instance = comp, \d0|mod2|LEDR[1] , d0|mod2|LEDR[1], project, 1
instance = comp, \d0|LEDR_mod[4]~15 , d0|LEDR_mod[4]~15, project, 1
instance = comp, \d0|LEDR_mod[4]~16 , d0|LEDR_mod[4]~16, project, 1
instance = comp, \d0|LEDR_mod[4]~24 , d0|LEDR_mod[4]~24, project, 1
instance = comp, \d0|LEDR_mod[4]~13 , d0|LEDR_mod[4]~13, project, 1
instance = comp, \d0|mod1|LEDR[1] , d0|mod1|LEDR[1], project, 1
instance = comp, \d0|Mux29~1 , d0|Mux29~1, project, 1
instance = comp, \d0|Mux29~2 , d0|Mux29~2, project, 1
instance = comp, \d0|LEDR_mod[1] , d0|LEDR_mod[1], project, 1
instance = comp, \d0|LEDR_out~1 , d0|LEDR_out~1, project, 1
instance = comp, \d0|LEDR_out[1] , d0|LEDR_out[1], project, 1
instance = comp, \d0|mod6|num1[2] , d0|mod6|num1[2], project, 1
instance = comp, \d0|mod6|LEDR[2] , d0|mod6|LEDR[2], project, 1
instance = comp, \d0|Mux28~0 , d0|Mux28~0, project, 1
instance = comp, \d0|mod1|LEDR[2] , d0|mod1|LEDR[2], project, 1
instance = comp, \d0|mod2|LEDR[2] , d0|mod2|LEDR[2], project, 1
instance = comp, \d0|Mux28~1 , d0|Mux28~1, project, 1
instance = comp, \d0|Mux28~2 , d0|Mux28~2, project, 1
instance = comp, \d0|LEDR_mod[2] , d0|LEDR_mod[2], project, 1
instance = comp, \d0|LEDR_out~2 , d0|LEDR_out~2, project, 1
instance = comp, \d0|LEDR_out[2] , d0|LEDR_out[2], project, 1
instance = comp, \d0|mod6|num1[3] , d0|mod6|num1[3], project, 1
instance = comp, \d0|mod6|LEDR[3] , d0|mod6|LEDR[3], project, 1
instance = comp, \d0|Mux27~0 , d0|Mux27~0, project, 1
instance = comp, \d0|mod2|LEDR[3] , d0|mod2|LEDR[3], project, 1
instance = comp, \d0|Mux27~1 , d0|Mux27~1, project, 1
instance = comp, \d0|mod1|LEDR[3] , d0|mod1|LEDR[3], project, 1
instance = comp, \d0|Mux27~2 , d0|Mux27~2, project, 1
instance = comp, \d0|LEDR_mod[3] , d0|LEDR_mod[3], project, 1
instance = comp, \d0|LEDR_out~3 , d0|LEDR_out~3, project, 1
instance = comp, \d0|LEDR_out[3] , d0|LEDR_out[3], project, 1
instance = comp, \d0|mod6|num1[4] , d0|mod6|num1[4], project, 1
instance = comp, \d0|mod6|LEDR[4] , d0|mod6|LEDR[4], project, 1
instance = comp, \d0|Mux26~0 , d0|Mux26~0, project, 1
instance = comp, \d0|mod1|LEDR[4] , d0|mod1|LEDR[4], project, 1
instance = comp, \d0|mod2|LEDR[4] , d0|mod2|LEDR[4], project, 1
instance = comp, \d0|Mux26~1 , d0|Mux26~1, project, 1
instance = comp, \d0|Mux26~2 , d0|Mux26~2, project, 1
instance = comp, \d0|LEDR_mod[4] , d0|LEDR_mod[4], project, 1
instance = comp, \d0|LEDR_out~4 , d0|LEDR_out~4, project, 1
instance = comp, \d0|LEDR_out[4] , d0|LEDR_out[4], project, 1
instance = comp, \d0|mod6|num1[5] , d0|mod6|num1[5], project, 1
instance = comp, \d0|mod6|LEDR[5] , d0|mod6|LEDR[5], project, 1
instance = comp, \d0|Mux25~0 , d0|Mux25~0, project, 1
instance = comp, \d0|mod2|LEDR[5] , d0|mod2|LEDR[5], project, 1
instance = comp, \d0|mod1|LEDR[5] , d0|mod1|LEDR[5], project, 1
instance = comp, \d0|Mux25~1 , d0|Mux25~1, project, 1
instance = comp, \d0|Mux25~2 , d0|Mux25~2, project, 1
instance = comp, \d0|LEDR_mod[5] , d0|LEDR_mod[5], project, 1
instance = comp, \d0|LEDR_out~5 , d0|LEDR_out~5, project, 1
instance = comp, \d0|LEDR_out[5] , d0|LEDR_out[5], project, 1
instance = comp, \d0|Mux24~4 , d0|Mux24~4, project, 1
instance = comp, \d0|Mux24~5 , d0|Mux24~5, project, 1
instance = comp, \d0|Mux24~1 , d0|Mux24~1, project, 1
instance = comp, \d0|Mux24~2 , d0|Mux24~2, project, 1
instance = comp, \d0|mod1|LEDR[6] , d0|mod1|LEDR[6], project, 1
instance = comp, \d0|Mux24~3 , d0|Mux24~3, project, 1
instance = comp, \d0|mod2|LEDR[6] , d0|mod2|LEDR[6], project, 1
instance = comp, \d0|Mux24~0 , d0|Mux24~0, project, 1
instance = comp, \d0|Mux24~6 , d0|Mux24~6, project, 1
instance = comp, \d0|LEDR_mod[6] , d0|LEDR_mod[6], project, 1
instance = comp, \d0|LEDR_out~6 , d0|LEDR_out~6, project, 1
instance = comp, \d0|LEDR_out[6] , d0|LEDR_out[6], project, 1
instance = comp, \d0|mod2|LEDR[7] , d0|mod2|LEDR[7], project, 1
instance = comp, \d0|mod6|num2[0] , d0|mod6|num2[0], project, 1
instance = comp, \d0|mod6|LEDR[7] , d0|mod6|LEDR[7], project, 1
instance = comp, \d0|Mux23~0 , d0|Mux23~0, project, 1
instance = comp, \d0|mod1|LEDR[7] , d0|mod1|LEDR[7], project, 1
instance = comp, \d0|Mux23~1 , d0|Mux23~1, project, 1
instance = comp, \d0|Mux23~2 , d0|Mux23~2, project, 1
instance = comp, \d0|LEDR_mod[7] , d0|LEDR_mod[7], project, 1
instance = comp, \d0|LEDR_out~7 , d0|LEDR_out~7, project, 1
instance = comp, \d0|LEDR_out[7] , d0|LEDR_out[7], project, 1
instance = comp, \d0|mod6|num2[1] , d0|mod6|num2[1], project, 1
instance = comp, \d0|mod6|LEDR[8] , d0|mod6|LEDR[8], project, 1
instance = comp, \d0|LEDR_mod[8]~0 , d0|LEDR_mod[8]~0, project, 1
instance = comp, \d0|LEDR_mod[8]~feeder , d0|LEDR_mod[8]~feeder, project, 1
instance = comp, \d0|Mux22~0 , d0|Mux22~0, project, 1
instance = comp, \d0|LEDR_mod[8]~19 , d0|LEDR_mod[8]~19, project, 1
instance = comp, \d0|LEDR_mod[8] , d0|LEDR_mod[8], project, 1
instance = comp, \d0|LEDR_out~8 , d0|LEDR_out~8, project, 1
instance = comp, \d0|LEDR_out[8] , d0|LEDR_out[8], project, 1
instance = comp, \d0|mod6|num2[2] , d0|mod6|num2[2], project, 1
instance = comp, \d0|mod6|LEDR[9] , d0|mod6|LEDR[9], project, 1
instance = comp, \d0|LEDR_mod[9]~1 , d0|LEDR_mod[9]~1, project, 1
instance = comp, \d0|LEDR_mod[9]~feeder , d0|LEDR_mod[9]~feeder, project, 1
instance = comp, \d0|Mux21~0 , d0|Mux21~0, project, 1
instance = comp, \d0|LEDR_mod[9] , d0|LEDR_mod[9], project, 1
instance = comp, \d0|LEDR_out~9 , d0|LEDR_out~9, project, 1
instance = comp, \d0|LEDR_out[9] , d0|LEDR_out[9], project, 1
instance = comp, \d0|mod1|LEDR[10] , d0|mod1|LEDR[10], project, 1
instance = comp, \d0|LEDR_mod[10]~20 , d0|LEDR_mod[10]~20, project, 1
instance = comp, \d0|mod6|num2[3] , d0|mod6|num2[3], project, 1
instance = comp, \d0|mod6|LEDR[10] , d0|mod6|LEDR[10], project, 1
instance = comp, \d0|LEDR_mod[10]~2 , d0|LEDR_mod[10]~2, project, 1
instance = comp, \d0|LEDR_mod[10]~feeder , d0|LEDR_mod[10]~feeder, project, 1
instance = comp, \d0|Mux20~0 , d0|Mux20~0, project, 1
instance = comp, \d0|LEDR_mod[10] , d0|LEDR_mod[10], project, 1
instance = comp, \d0|LEDR_out~10 , d0|LEDR_out~10, project, 1
instance = comp, \d0|LEDR_out[10] , d0|LEDR_out[10], project, 1
instance = comp, \d0|mod1|LEDR[11] , d0|mod1|LEDR[11], project, 1
instance = comp, \d0|LEDR_mod[11]~21 , d0|LEDR_mod[11]~21, project, 1
instance = comp, \d0|mod6|num2[4] , d0|mod6|num2[4], project, 1
instance = comp, \d0|mod6|LEDR[11] , d0|mod6|LEDR[11], project, 1
instance = comp, \d0|LEDR_mod[11]~3 , d0|LEDR_mod[11]~3, project, 1
instance = comp, \d0|LEDR_mod[11]~feeder , d0|LEDR_mod[11]~feeder, project, 1
instance = comp, \d0|Mux19~0 , d0|Mux19~0, project, 1
instance = comp, \d0|LEDR_mod[11] , d0|LEDR_mod[11], project, 1
instance = comp, \d0|LEDR_out~11 , d0|LEDR_out~11, project, 1
instance = comp, \d0|LEDR_out[11] , d0|LEDR_out[11], project, 1
instance = comp, \d0|mod1|LEDR[12] , d0|mod1|LEDR[12], project, 1
instance = comp, \d0|LEDR_mod[12]~22 , d0|LEDR_mod[12]~22, project, 1
instance = comp, \d0|mod6|num2[5] , d0|mod6|num2[5], project, 1
instance = comp, \d0|mod6|LEDR[12] , d0|mod6|LEDR[12], project, 1
instance = comp, \d0|LEDR_mod[12]~4 , d0|LEDR_mod[12]~4, project, 1
instance = comp, \d0|LEDR_mod[12]~feeder , d0|LEDR_mod[12]~feeder, project, 1
instance = comp, \d0|Mux18~0 , d0|Mux18~0, project, 1
instance = comp, \d0|LEDR_mod[12] , d0|LEDR_mod[12], project, 1
instance = comp, \d0|LEDR_out~12 , d0|LEDR_out~12, project, 1
instance = comp, \d0|LEDR_out[12] , d0|LEDR_out[12], project, 1
instance = comp, \d0|mod1|LEDR[13] , d0|mod1|LEDR[13], project, 1
instance = comp, \d0|LEDR_mod[13]~5 , d0|LEDR_mod[13]~5, project, 1
instance = comp, \d0|LEDR_mod[13]~feeder , d0|LEDR_mod[13]~feeder, project, 1
instance = comp, \d0|Mux17~0 , d0|Mux17~0, project, 1
instance = comp, \d0|LEDR_mod[16]~23 , d0|LEDR_mod[16]~23, project, 1
instance = comp, \d0|LEDR_mod[13] , d0|LEDR_mod[13], project, 1
instance = comp, \d0|LEDR_out~13 , d0|LEDR_out~13, project, 1
instance = comp, \d0|LEDR_out[13] , d0|LEDR_out[13], project, 1
instance = comp, \d0|mod1|LEDR[14] , d0|mod1|LEDR[14], project, 1
instance = comp, \d0|LEDR_mod[14]~6 , d0|LEDR_mod[14]~6, project, 1
instance = comp, \d0|LEDR_mod[14]~feeder , d0|LEDR_mod[14]~feeder, project, 1
instance = comp, \d0|Mux16~0 , d0|Mux16~0, project, 1
instance = comp, \d0|LEDR_mod[14] , d0|LEDR_mod[14], project, 1
instance = comp, \d0|LEDR_out~14 , d0|LEDR_out~14, project, 1
instance = comp, \d0|LEDR_out[14] , d0|LEDR_out[14], project, 1
instance = comp, \d0|mod1|LEDR[15] , d0|mod1|LEDR[15], project, 1
instance = comp, \d0|LEDR_mod[15]~7 , d0|LEDR_mod[15]~7, project, 1
instance = comp, \d0|LEDR_mod[15]~feeder , d0|LEDR_mod[15]~feeder, project, 1
instance = comp, \d0|Mux15~0 , d0|Mux15~0, project, 1
instance = comp, \d0|LEDR_mod[15] , d0|LEDR_mod[15], project, 1
instance = comp, \d0|LEDR_out~15 , d0|LEDR_out~15, project, 1
instance = comp, \d0|LEDR_out[15] , d0|LEDR_out[15], project, 1
instance = comp, \d0|mod1|LEDR[16] , d0|mod1|LEDR[16], project, 1
instance = comp, \d0|LEDR_mod[16]~8 , d0|LEDR_mod[16]~8, project, 1
instance = comp, \d0|LEDR_mod[16]~feeder , d0|LEDR_mod[16]~feeder, project, 1
instance = comp, \d0|Mux14~0 , d0|Mux14~0, project, 1
instance = comp, \d0|LEDR_mod[16] , d0|LEDR_mod[16], project, 1
instance = comp, \d0|LEDR_out~16 , d0|LEDR_out~16, project, 1
instance = comp, \d0|LEDR_out[16] , d0|LEDR_out[16], project, 1
instance = comp, \d0|Mux13~2 , d0|Mux13~2, project, 1
instance = comp, \d0|Mux13~0 , d0|Mux13~0, project, 1
instance = comp, \d0|mod1|LEDR[17] , d0|mod1|LEDR[17], project, 1
instance = comp, \d0|Mux13~1 , d0|Mux13~1, project, 1
instance = comp, \d0|Mux13~3 , d0|Mux13~3, project, 1
instance = comp, \d0|LEDR_mod[17] , d0|LEDR_mod[17], project, 1
instance = comp, \d0|LEDR_out~17 , d0|LEDR_out~17, project, 1
instance = comp, \d0|LEDR_out[17] , d0|LEDR_out[17], project, 1
instance = comp, \d0|mod2|LEDG[0] , d0|mod2|LEDG[0], project, 1
instance = comp, \d0|Mux12~0 , d0|Mux12~0, project, 1
instance = comp, \d0|LEDG_mod[0] , d0|LEDG_mod[0], project, 1
instance = comp, \d0|LEDG_out~0 , d0|LEDG_out~0, project, 1
instance = comp, \d0|LEDG_out[0] , d0|LEDG_out[0], project, 1
instance = comp, \d0|mod2|LEDG[1] , d0|mod2|LEDG[1], project, 1
instance = comp, \d0|Mux11~0 , d0|Mux11~0, project, 1
instance = comp, \d0|LEDG_mod[1] , d0|LEDG_mod[1], project, 1
instance = comp, \d0|LEDG_out~1 , d0|LEDG_out~1, project, 1
instance = comp, \d0|LEDG_out[1] , d0|LEDG_out[1], project, 1
instance = comp, \d0|mod2|LEDG[2] , d0|mod2|LEDG[2], project, 1
instance = comp, \d0|Mux10~0 , d0|Mux10~0, project, 1
instance = comp, \d0|LEDG_mod[2] , d0|LEDG_mod[2], project, 1
instance = comp, \d0|LEDG_out~2 , d0|LEDG_out~2, project, 1
instance = comp, \d0|LEDG_out[2] , d0|LEDG_out[2], project, 1
instance = comp, \d0|Mux12~1 , d0|Mux12~1, project, 1
instance = comp, \d0|LEDG_mod[3] , d0|LEDG_mod[3], project, 1
instance = comp, \d0|LEDG_out~3 , d0|LEDG_out~3, project, 1
instance = comp, \d0|LEDG_out[3] , d0|LEDG_out[3], project, 1
instance = comp, \d0|LEDG_out[4] , d0|LEDG_out[4], project, 1
instance = comp, \d0|LEDG_out[5] , d0|LEDG_out[5], project, 1
instance = comp, \d0|LEDG_out[6] , d0|LEDG_out[6], project, 1
instance = comp, \d0|LEDG_out[7] , d0|LEDG_out[7], project, 1
instance = comp, \VGA|mypll|altpll_component|pll , VGA|mypll|altpll_component|pll, project, 1
instance = comp, \VGA|mypll|altpll_component|_clk0~clkctrl , VGA|mypll|altpll_component|_clk0~clkctrl, project, 1
instance = comp, \VGA|controller|Add0~0 , VGA|controller|Add0~0, project, 1
instance = comp, \VGA|controller|xCounter[0] , VGA|controller|xCounter[0], project, 1
instance = comp, \VGA|controller|Add0~2 , VGA|controller|Add0~2, project, 1
instance = comp, \VGA|controller|xCounter[1] , VGA|controller|xCounter[1], project, 1
instance = comp, \VGA|controller|Add0~4 , VGA|controller|Add0~4, project, 1
instance = comp, \VGA|controller|xCounter[2] , VGA|controller|xCounter[2], project, 1
instance = comp, \VGA|controller|Add0~6 , VGA|controller|Add0~6, project, 1
instance = comp, \VGA|controller|xCounter[3] , VGA|controller|xCounter[3], project, 1
instance = comp, \VGA|controller|Add0~8 , VGA|controller|Add0~8, project, 1
instance = comp, \VGA|controller|xCounter[4] , VGA|controller|xCounter[4], project, 1
instance = comp, \VGA|controller|Add0~10 , VGA|controller|Add0~10, project, 1
instance = comp, \VGA|controller|Add0~16 , VGA|controller|Add0~16, project, 1
instance = comp, \VGA|controller|Add0~18 , VGA|controller|Add0~18, project, 1
instance = comp, \VGA|controller|xCounter~0 , VGA|controller|xCounter~0, project, 1
instance = comp, \VGA|controller|xCounter[9] , VGA|controller|xCounter[9], project, 1
instance = comp, \VGA|controller|Equal0~1 , VGA|controller|Equal0~1, project, 1
instance = comp, \VGA|controller|Equal0~0 , VGA|controller|Equal0~0, project, 1
instance = comp, \VGA|controller|Equal0~2 , VGA|controller|Equal0~2, project, 1
instance = comp, \VGA|controller|xCounter~2 , VGA|controller|xCounter~2, project, 1
instance = comp, \VGA|controller|xCounter[5] , VGA|controller|xCounter[5], project, 1
instance = comp, \VGA|controller|Add0~12 , VGA|controller|Add0~12, project, 1
instance = comp, \VGA|controller|xCounter[6] , VGA|controller|xCounter[6], project, 1
instance = comp, \VGA|controller|Add0~14 , VGA|controller|Add0~14, project, 1
instance = comp, \VGA|controller|xCounter[7] , VGA|controller|xCounter[7], project, 1
instance = comp, \VGA|controller|xCounter~1 , VGA|controller|xCounter~1, project, 1
instance = comp, \VGA|controller|xCounter[8] , VGA|controller|xCounter[8], project, 1
instance = comp, \VGA|controller|VGA_HS1~0 , VGA|controller|VGA_HS1~0, project, 1
instance = comp, \VGA|controller|VGA_HS1~1 , VGA|controller|VGA_HS1~1, project, 1
instance = comp, \VGA|controller|VGA_HS1~2 , VGA|controller|VGA_HS1~2, project, 1
instance = comp, \VGA|controller|VGA_HS1 , VGA|controller|VGA_HS1, project, 1
instance = comp, \VGA|controller|VGA_HS , VGA|controller|VGA_HS, project, 1
instance = comp, \VGA|controller|Add1~0 , VGA|controller|Add1~0, project, 1
instance = comp, \VGA|controller|Add1~2 , VGA|controller|Add1~2, project, 1
instance = comp, \VGA|controller|yCounter[1]~9 , VGA|controller|yCounter[1]~9, project, 1
instance = comp, \VGA|controller|yCounter[1] , VGA|controller|yCounter[1], project, 1
instance = comp, \VGA|controller|Add1~4 , VGA|controller|Add1~4, project, 1
instance = comp, \VGA|controller|yCounter[2]~7 , VGA|controller|yCounter[2]~7, project, 1
instance = comp, \VGA|controller|yCounter[2] , VGA|controller|yCounter[2], project, 1
instance = comp, \VGA|controller|Add1~6 , VGA|controller|Add1~6, project, 1
instance = comp, \VGA|controller|yCounter[3]~6 , VGA|controller|yCounter[3]~6, project, 1
instance = comp, \VGA|controller|yCounter[3] , VGA|controller|yCounter[3], project, 1
instance = comp, \VGA|controller|Add1~8 , VGA|controller|Add1~8, project, 1
instance = comp, \VGA|controller|yCounter[4]~5 , VGA|controller|yCounter[4]~5, project, 1
instance = comp, \VGA|controller|yCounter[4] , VGA|controller|yCounter[4], project, 1
instance = comp, \VGA|controller|Add1~10 , VGA|controller|Add1~10, project, 1
instance = comp, \VGA|controller|yCounter[5]~4 , VGA|controller|yCounter[5]~4, project, 1
instance = comp, \VGA|controller|yCounter[5] , VGA|controller|yCounter[5], project, 1
instance = comp, \VGA|controller|Add1~12 , VGA|controller|Add1~12, project, 1
instance = comp, \VGA|controller|yCounter[6]~3 , VGA|controller|yCounter[6]~3, project, 1
instance = comp, \VGA|controller|yCounter[6] , VGA|controller|yCounter[6], project, 1
instance = comp, \VGA|controller|Add1~14 , VGA|controller|Add1~14, project, 1
instance = comp, \VGA|controller|yCounter[7]~2 , VGA|controller|yCounter[7]~2, project, 1
instance = comp, \VGA|controller|yCounter[7] , VGA|controller|yCounter[7], project, 1
instance = comp, \VGA|controller|Add1~16 , VGA|controller|Add1~16, project, 1
instance = comp, \VGA|controller|yCounter[8]~1 , VGA|controller|yCounter[8]~1, project, 1
instance = comp, \VGA|controller|yCounter[8] , VGA|controller|yCounter[8], project, 1
instance = comp, \VGA|controller|Add1~18 , VGA|controller|Add1~18, project, 1
instance = comp, \VGA|controller|yCounter[9]~8 , VGA|controller|yCounter[9]~8, project, 1
instance = comp, \VGA|controller|yCounter[9] , VGA|controller|yCounter[9], project, 1
instance = comp, \VGA|controller|always1~0 , VGA|controller|always1~0, project, 1
instance = comp, \VGA|controller|always1~2 , VGA|controller|always1~2, project, 1
instance = comp, \VGA|controller|always1~1 , VGA|controller|always1~1, project, 1
instance = comp, \VGA|controller|yCounter[8]~0 , VGA|controller|yCounter[8]~0, project, 1
instance = comp, \VGA|controller|yCounter[0]~10 , VGA|controller|yCounter[0]~10, project, 1
instance = comp, \VGA|controller|yCounter[0] , VGA|controller|yCounter[0], project, 1
instance = comp, \VGA|controller|VGA_VS1~1 , VGA|controller|VGA_VS1~1, project, 1
instance = comp, \VGA|controller|VGA_VS1~0 , VGA|controller|VGA_VS1~0, project, 1
instance = comp, \VGA|controller|VGA_VS1~2 , VGA|controller|VGA_VS1~2, project, 1
instance = comp, \VGA|controller|VGA_VS1 , VGA|controller|VGA_VS1, project, 1
instance = comp, \VGA|controller|VGA_VS , VGA|controller|VGA_VS, project, 1
instance = comp, \VGA|controller|VGA_BLANK1~0 , VGA|controller|VGA_BLANK1~0, project, 1
instance = comp, \VGA|controller|VGA_BLANK1~1 , VGA|controller|VGA_BLANK1~1, project, 1
instance = comp, \VGA|controller|VGA_BLANK1 , VGA|controller|VGA_BLANK1, project, 1
instance = comp, \VGA|controller|VGA_BLANK , VGA|controller|VGA_BLANK, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~0 , VGA|controller|controller_translator|Add0~0, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~2 , VGA|controller|controller_translator|Add0~2, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~4 , VGA|controller|controller_translator|Add0~4, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~6 , VGA|controller|controller_translator|Add0~6, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~8 , VGA|controller|controller_translator|Add0~8, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~10 , VGA|controller|controller_translator|Add0~10, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~12 , VGA|controller|controller_translator|Add0~12, project, 1
instance = comp, \VGA|controller|controller_translator|Add0~14 , VGA|controller|controller_translator|Add0~14, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[5]~0 , VGA|controller|controller_translator|mem_address[5]~0, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[6]~2 , VGA|controller|controller_translator|mem_address[6]~2, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[7]~4 , VGA|controller|controller_translator|mem_address[7]~4, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[8]~6 , VGA|controller|controller_translator|mem_address[8]~6, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[9]~8 , VGA|controller|controller_translator|mem_address[9]~8, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[10]~10 , VGA|controller|controller_translator|mem_address[10]~10, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[11]~12 , VGA|controller|controller_translator|mem_address[11]~12, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[12]~14 , VGA|controller|controller_translator|mem_address[12]~14, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[13]~16 , VGA|controller|controller_translator|mem_address[13]~16, project, 1
instance = comp, \VGA|controller|controller_translator|mem_address[14]~18 , VGA|controller|controller_translator|mem_address[14]~18, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[1] , VGA|VideoMemory|auto_generated|address_reg_b[1], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[1] , VGA|VideoMemory|auto_generated|out_address_reg_b[1], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2], project, 1
instance = comp, \d0|colorOut~1 , d0|colorOut~1, project, 1
instance = comp, \d0|x_out[5]~7 , d0|x_out[5]~7, project, 1
instance = comp, \d0|colorOut[1] , d0|colorOut[1], project, 1
instance = comp, \d0|instr_screen_counter[0]~7 , d0|instr_screen_counter[0]~7, project, 1
instance = comp, \d0|instr_screen_counter[0] , d0|instr_screen_counter[0], project, 1
instance = comp, \d0|x_out[0]~8 , d0|x_out[0]~8, project, 1
instance = comp, \d0|x_out[0] , d0|x_out[0], project, 1
instance = comp, \d0|instr_screen_counter[1]~9 , d0|instr_screen_counter[1]~9, project, 1
instance = comp, \d0|instr_screen_counter[1] , d0|instr_screen_counter[1], project, 1
instance = comp, \d0|x_out[1]~10 , d0|x_out[1]~10, project, 1
instance = comp, \d0|x_out[1] , d0|x_out[1], project, 1
instance = comp, \d0|instr_screen_counter[2]~11 , d0|instr_screen_counter[2]~11, project, 1
instance = comp, \d0|instr_screen_counter[2] , d0|instr_screen_counter[2], project, 1
instance = comp, \d0|x_out[2]~12 , d0|x_out[2]~12, project, 1
instance = comp, \d0|x_out[2] , d0|x_out[2], project, 1
instance = comp, \d0|instr_screen_counter[3]~13 , d0|instr_screen_counter[3]~13, project, 1
instance = comp, \d0|instr_screen_counter[3] , d0|instr_screen_counter[3], project, 1
instance = comp, \d0|x_out[3]~14 , d0|x_out[3]~14, project, 1
instance = comp, \d0|x_out[3] , d0|x_out[3], project, 1
instance = comp, \d0|instr_screen_counter[4]~15 , d0|instr_screen_counter[4]~15, project, 1
instance = comp, \d0|instr_screen_counter[4] , d0|instr_screen_counter[4], project, 1
instance = comp, \d0|x_out[4]~16 , d0|x_out[4]~16, project, 1
instance = comp, \d0|x_out[4] , d0|x_out[4], project, 1
instance = comp, \d0|instr_screen_counter[5]~17 , d0|instr_screen_counter[5]~17, project, 1
instance = comp, \d0|instr_screen_counter[5] , d0|instr_screen_counter[5], project, 1
instance = comp, \d0|x_out[5]~18 , d0|x_out[5]~18, project, 1
instance = comp, \d0|x_out[5] , d0|x_out[5], project, 1
instance = comp, \d0|y_out~6 , d0|y_out~6, project, 1
instance = comp, \d0|y_out[0] , d0|y_out[0], project, 1
instance = comp, \VGA|user_input_translator|Add1~0 , VGA|user_input_translator|Add1~0, project, 1
instance = comp, \d0|instr_screen_counter[6]~19 , d0|instr_screen_counter[6]~19, project, 1
instance = comp, \d0|instr_screen_counter[6] , d0|instr_screen_counter[6], project, 1
instance = comp, \d0|x_out[6]~20 , d0|x_out[6]~20, project, 1
instance = comp, \d0|x_out[6] , d0|x_out[6], project, 1
instance = comp, \d0|y_out~5 , d0|y_out~5, project, 1
instance = comp, \d0|y_out[1] , d0|y_out[1], project, 1
instance = comp, \VGA|user_input_translator|Add1~2 , VGA|user_input_translator|Add1~2, project, 1
instance = comp, \d0|y_out~4 , d0|y_out~4, project, 1
instance = comp, \d0|y_out[2] , d0|y_out[2], project, 1
instance = comp, \VGA|user_input_translator|Add0~0 , VGA|user_input_translator|Add0~0, project, 1
instance = comp, \VGA|user_input_translator|Add1~4 , VGA|user_input_translator|Add1~4, project, 1
instance = comp, \d0|y_out~3 , d0|y_out~3, project, 1
instance = comp, \d0|y_out[3] , d0|y_out[3], project, 1
instance = comp, \VGA|user_input_translator|Add0~2 , VGA|user_input_translator|Add0~2, project, 1
instance = comp, \VGA|user_input_translator|Add1~6 , VGA|user_input_translator|Add1~6, project, 1
instance = comp, \d0|y_out~2 , d0|y_out~2, project, 1
instance = comp, \d0|y_out[4] , d0|y_out[4], project, 1
instance = comp, \VGA|user_input_translator|Add0~4 , VGA|user_input_translator|Add0~4, project, 1
instance = comp, \VGA|user_input_translator|Add1~8 , VGA|user_input_translator|Add1~8, project, 1
instance = comp, \d0|y_out~1 , d0|y_out~1, project, 1
instance = comp, \d0|y_out[5] , d0|y_out[5], project, 1
instance = comp, \VGA|user_input_translator|Add0~6 , VGA|user_input_translator|Add0~6, project, 1
instance = comp, \VGA|user_input_translator|Add1~10 , VGA|user_input_translator|Add1~10, project, 1
instance = comp, \VGA|user_input_translator|Add0~8 , VGA|user_input_translator|Add0~8, project, 1
instance = comp, \VGA|user_input_translator|Add1~12 , VGA|user_input_translator|Add1~12, project, 1
instance = comp, \d0|colorOut~0 , d0|colorOut~0, project, 1
instance = comp, \d0|colorOut[2] , d0|colorOut[2], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a7 , VGA|VideoMemory|auto_generated|ram_block1a7, project, 1
instance = comp, \d0|y_out[1]~0 , d0|y_out[1]~0, project, 1
instance = comp, \d0|plot , d0|plot, project, 1
instance = comp, \VGA|user_input_translator|Add0~10 , VGA|user_input_translator|Add0~10, project, 1
instance = comp, \VGA|user_input_translator|Add0~12 , VGA|user_input_translator|Add0~12, project, 1
instance = comp, \VGA|user_input_translator|Add1~14 , VGA|user_input_translator|Add1~14, project, 1
instance = comp, \VGA|user_input_translator|Add1~16 , VGA|user_input_translator|Add1~16, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode105w[1] , VGA|VideoMemory|auto_generated|decode2|w_anode105w[1], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a2 , VGA|VideoMemory|auto_generated|ram_block1a2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[0] , VGA|VideoMemory|auto_generated|address_reg_b[0], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0] , VGA|VideoMemory|auto_generated|out_address_reg_b[0], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode118w[1] , VGA|VideoMemory|auto_generated|decode2|w_anode118w[1], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a5 , VGA|VideoMemory|auto_generated|ram_block1a5, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 , VGA|VideoMemory|auto_generated|mux3|result_node[2]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 , VGA|VideoMemory|auto_generated|mux3|result_node[2]~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a1 , VGA|VideoMemory|auto_generated|ram_block1a1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a4 , VGA|VideoMemory|auto_generated|ram_block1a4, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 , VGA|VideoMemory|auto_generated|mux3|result_node[1]~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 , VGA|VideoMemory|auto_generated|mux3|result_node[1]~3, project, 1
instance = comp, \d0|colorOut~2 , d0|colorOut~2, project, 1
instance = comp, \d0|colorOut[0] , d0|colorOut[0], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a0 , VGA|VideoMemory|auto_generated|ram_block1a0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a3 , VGA|VideoMemory|auto_generated|ram_block1a3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 , VGA|VideoMemory|auto_generated|mux3|result_node[0]~4, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a6 , VGA|VideoMemory|auto_generated|ram_block1a6, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 , VGA|VideoMemory|auto_generated|mux3|result_node[0]~5, project, 1
