
D:\Plocha\VRS_zadanie\Debug\matusJeBlb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e14  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  08002f50  08002f50  00012f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080035dc  080035dc  000135dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080035e0  080035e0  000135e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000528  20000000  080035e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000008c0  20000528  08003b0c  00020528  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000de8  08003b0c  00020de8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020528  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006f83  00000000  00000000  00020551  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000173d  00000000  00000000  000274d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009f0  00000000  00000000  00028c18  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008e8  00000000  00000000  00029608  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000372c  00000000  00000000  00029ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002872  00000000  00000000  0002d61c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002fe8e  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002b38  00000000  00000000  0002ff0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000528 	.word	0x20000528
 8000158:	00000000 	.word	0x00000000
 800015c:	08002f38 	.word	0x08002f38

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000052c 	.word	0x2000052c
 8000178:	08002f38 	.word	0x08002f38

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 800018c:	b480      	push	{r7}
 800018e:	b085      	sub	sp, #20
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
 8000194:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000196:	2300      	movs	r3, #0
 8000198:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800019a:	2300      	movs	r3, #0
 800019c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	685b      	ldr	r3, [r3, #4]
 80001a2:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 80001a4:	68fb      	ldr	r3, [r7, #12]
 80001a6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ae:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 80001b0:	683b      	ldr	r3, [r7, #0]
 80001b2:	791b      	ldrb	r3, [r3, #4]
 80001b4:	021a      	lsls	r2, r3, #8
 80001b6:	683b      	ldr	r3, [r7, #0]
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	4313      	orrs	r3, r2
 80001bc:	68fa      	ldr	r2, [r7, #12]
 80001be:	4313      	orrs	r3, r2
 80001c0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	68fa      	ldr	r2, [r7, #12]
 80001c6:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80001ce:	68fa      	ldr	r2, [r7, #12]
 80001d0:	4b17      	ldr	r3, [pc, #92]	; (8000230 <ADC_Init+0xa4>)
 80001d2:	4013      	ands	r3, r2
 80001d4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80001d6:	683b      	ldr	r3, [r7, #0]
 80001d8:	691a      	ldr	r2, [r3, #16]
 80001da:	683b      	ldr	r3, [r7, #0]
 80001dc:	68db      	ldr	r3, [r3, #12]
 80001de:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80001e0:	683b      	ldr	r3, [r7, #0]
 80001e2:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80001e4:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80001e6:	683b      	ldr	r3, [r7, #0]
 80001e8:	795b      	ldrb	r3, [r3, #5]
 80001ea:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80001ec:	4313      	orrs	r3, r2
 80001ee:	68fa      	ldr	r2, [r7, #12]
 80001f0:	4313      	orrs	r3, r2
 80001f2:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	68fa      	ldr	r2, [r7, #12]
 80001f8:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001fe:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000200:	68fb      	ldr	r3, [r7, #12]
 8000202:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 8000206:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000208:	683b      	ldr	r3, [r7, #0]
 800020a:	7d1b      	ldrb	r3, [r3, #20]
 800020c:	3b01      	subs	r3, #1
 800020e:	b2da      	uxtb	r2, r3
 8000210:	7afb      	ldrb	r3, [r7, #11]
 8000212:	4313      	orrs	r3, r2
 8000214:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000216:	7afb      	ldrb	r3, [r7, #11]
 8000218:	051b      	lsls	r3, r3, #20
 800021a:	68fa      	ldr	r2, [r7, #12]
 800021c:	4313      	orrs	r3, r2
 800021e:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	68fa      	ldr	r2, [r7, #12]
 8000224:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000226:	bf00      	nop
 8000228:	3714      	adds	r7, #20
 800022a:	46bd      	mov	sp, r7
 800022c:	bc80      	pop	{r7}
 800022e:	4770      	bx	lr
 8000230:	c0fff7fd 	.word	0xc0fff7fd

08000234 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2200      	movs	r2, #0
 8000246:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2200      	movs	r2, #0
 800024c:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800025a:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2200      	movs	r2, #0
 8000260:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2201      	movs	r2, #1
 8000266:	751a      	strb	r2, [r3, #20]
}
 8000268:	bf00      	nop
 800026a:	370c      	adds	r7, #12
 800026c:	46bd      	mov	sp, r7
 800026e:	bc80      	pop	{r7}
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop

08000274 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	460b      	mov	r3, r1
 800027e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000280:	78fb      	ldrb	r3, [r7, #3]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d006      	beq.n	8000294 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	689b      	ldr	r3, [r3, #8]
 800028a:	f043 0201 	orr.w	r2, r3, #1
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000292:	e005      	b.n	80002a0 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	f023 0201 	bic.w	r2, r3, #1
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	609a      	str	r2, [r3, #8]
  }
}
 80002a0:	bf00      	nop
 80002a2:	370c      	adds	r7, #12
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bc80      	pop	{r7}
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop

080002ac <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	4608      	mov	r0, r1
 80002b6:	4611      	mov	r1, r2
 80002b8:	461a      	mov	r2, r3
 80002ba:	4603      	mov	r3, r0
 80002bc:	70fb      	strb	r3, [r7, #3]
 80002be:	460b      	mov	r3, r1
 80002c0:	70bb      	strb	r3, [r7, #2]
 80002c2:	4613      	mov	r3, r2
 80002c4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80002ce:	78fb      	ldrb	r3, [r7, #3]
 80002d0:	2b1d      	cmp	r3, #29
 80002d2:	d923      	bls.n	800031c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80002d8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80002da:	78fb      	ldrb	r3, [r7, #3]
 80002dc:	f1a3 021e 	sub.w	r2, r3, #30
 80002e0:	4613      	mov	r3, r2
 80002e2:	005b      	lsls	r3, r3, #1
 80002e4:	4413      	add	r3, r2
 80002e6:	2207      	movs	r2, #7
 80002e8:	fa02 f303 	lsl.w	r3, r2, r3
 80002ec:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80002ee:	68bb      	ldr	r3, [r7, #8]
 80002f0:	43db      	mvns	r3, r3
 80002f2:	68fa      	ldr	r2, [r7, #12]
 80002f4:	4013      	ands	r3, r2
 80002f6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 80002f8:	7879      	ldrb	r1, [r7, #1]
 80002fa:	78fb      	ldrb	r3, [r7, #3]
 80002fc:	f1a3 021e 	sub.w	r2, r3, #30
 8000300:	4613      	mov	r3, r2
 8000302:	005b      	lsls	r3, r3, #1
 8000304:	4413      	add	r3, r2
 8000306:	fa01 f303 	lsl.w	r3, r1, r3
 800030a:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800030c:	68fa      	ldr	r2, [r7, #12]
 800030e:	68bb      	ldr	r3, [r7, #8]
 8000310:	4313      	orrs	r3, r2
 8000312:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	68fa      	ldr	r2, [r7, #12]
 8000318:	65da      	str	r2, [r3, #92]	; 0x5c
 800031a:	e06c      	b.n	80003f6 <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	2b13      	cmp	r3, #19
 8000320:	d923      	bls.n	800036a <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	68db      	ldr	r3, [r3, #12]
 8000326:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 8000328:	78fb      	ldrb	r3, [r7, #3]
 800032a:	f1a3 0214 	sub.w	r2, r3, #20
 800032e:	4613      	mov	r3, r2
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	4413      	add	r3, r2
 8000334:	2207      	movs	r2, #7
 8000336:	fa02 f303 	lsl.w	r3, r2, r3
 800033a:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033c:	68bb      	ldr	r3, [r7, #8]
 800033e:	43db      	mvns	r3, r3
 8000340:	68fa      	ldr	r2, [r7, #12]
 8000342:	4013      	ands	r3, r2
 8000344:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 8000346:	7879      	ldrb	r1, [r7, #1]
 8000348:	78fb      	ldrb	r3, [r7, #3]
 800034a:	f1a3 0214 	sub.w	r2, r3, #20
 800034e:	4613      	mov	r3, r2
 8000350:	005b      	lsls	r3, r3, #1
 8000352:	4413      	add	r3, r2
 8000354:	fa01 f303 	lsl.w	r3, r1, r3
 8000358:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035a:	68fa      	ldr	r2, [r7, #12]
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	4313      	orrs	r3, r2
 8000360:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	68fa      	ldr	r2, [r7, #12]
 8000366:	60da      	str	r2, [r3, #12]
 8000368:	e045      	b.n	80003f6 <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 800036a:	78fb      	ldrb	r3, [r7, #3]
 800036c:	2b09      	cmp	r3, #9
 800036e:	d923      	bls.n	80003b8 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	691b      	ldr	r3, [r3, #16]
 8000374:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 8000376:	78fb      	ldrb	r3, [r7, #3]
 8000378:	f1a3 020a 	sub.w	r2, r3, #10
 800037c:	4613      	mov	r3, r2
 800037e:	005b      	lsls	r3, r3, #1
 8000380:	4413      	add	r3, r2
 8000382:	2207      	movs	r2, #7
 8000384:	fa02 f303 	lsl.w	r3, r2, r3
 8000388:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800038a:	68bb      	ldr	r3, [r7, #8]
 800038c:	43db      	mvns	r3, r3
 800038e:	68fa      	ldr	r2, [r7, #12]
 8000390:	4013      	ands	r3, r2
 8000392:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000394:	7879      	ldrb	r1, [r7, #1]
 8000396:	78fb      	ldrb	r3, [r7, #3]
 8000398:	f1a3 020a 	sub.w	r2, r3, #10
 800039c:	4613      	mov	r3, r2
 800039e:	005b      	lsls	r3, r3, #1
 80003a0:	4413      	add	r3, r2
 80003a2:	fa01 f303 	lsl.w	r3, r1, r3
 80003a6:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80003a8:	68fa      	ldr	r2, [r7, #12]
 80003aa:	68bb      	ldr	r3, [r7, #8]
 80003ac:	4313      	orrs	r3, r2
 80003ae:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	68fa      	ldr	r2, [r7, #12]
 80003b4:	611a      	str	r2, [r3, #16]
 80003b6:	e01e      	b.n	80003f6 <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	695b      	ldr	r3, [r3, #20]
 80003bc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 80003be:	78fa      	ldrb	r2, [r7, #3]
 80003c0:	4613      	mov	r3, r2
 80003c2:	005b      	lsls	r3, r3, #1
 80003c4:	4413      	add	r3, r2
 80003c6:	2207      	movs	r2, #7
 80003c8:	fa02 f303 	lsl.w	r3, r2, r3
 80003cc:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	43db      	mvns	r3, r3
 80003d2:	68fa      	ldr	r2, [r7, #12]
 80003d4:	4013      	ands	r3, r2
 80003d6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80003d8:	7879      	ldrb	r1, [r7, #1]
 80003da:	78fa      	ldrb	r2, [r7, #3]
 80003dc:	4613      	mov	r3, r2
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	4413      	add	r3, r2
 80003e2:	fa01 f303 	lsl.w	r3, r1, r3
 80003e6:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80003e8:	68fa      	ldr	r2, [r7, #12]
 80003ea:	68bb      	ldr	r3, [r7, #8]
 80003ec:	4313      	orrs	r3, r2
 80003ee:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	68fa      	ldr	r2, [r7, #12]
 80003f4:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003f6:	78bb      	ldrb	r3, [r7, #2]
 80003f8:	2b06      	cmp	r3, #6
 80003fa:	d821      	bhi.n	8000440 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000400:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000402:	78bb      	ldrb	r3, [r7, #2]
 8000404:	1e5a      	subs	r2, r3, #1
 8000406:	4613      	mov	r3, r2
 8000408:	009b      	lsls	r3, r3, #2
 800040a:	4413      	add	r3, r2
 800040c:	221f      	movs	r2, #31
 800040e:	fa02 f303 	lsl.w	r3, r2, r3
 8000412:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	43db      	mvns	r3, r3
 8000418:	68fa      	ldr	r2, [r7, #12]
 800041a:	4013      	ands	r3, r2
 800041c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800041e:	78f9      	ldrb	r1, [r7, #3]
 8000420:	78bb      	ldrb	r3, [r7, #2]
 8000422:	1e5a      	subs	r2, r3, #1
 8000424:	4613      	mov	r3, r2
 8000426:	009b      	lsls	r3, r3, #2
 8000428:	4413      	add	r3, r2
 800042a:	fa01 f303 	lsl.w	r3, r1, r3
 800042e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	68bb      	ldr	r3, [r7, #8]
 8000434:	4313      	orrs	r3, r2
 8000436:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	68fa      	ldr	r2, [r7, #12]
 800043c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800043e:	e095      	b.n	800056c <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000440:	78bb      	ldrb	r3, [r7, #2]
 8000442:	2b0c      	cmp	r3, #12
 8000444:	d821      	bhi.n	800048a <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800044a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 800044c:	78bb      	ldrb	r3, [r7, #2]
 800044e:	1fda      	subs	r2, r3, #7
 8000450:	4613      	mov	r3, r2
 8000452:	009b      	lsls	r3, r3, #2
 8000454:	4413      	add	r3, r2
 8000456:	221f      	movs	r2, #31
 8000458:	fa02 f303 	lsl.w	r3, r2, r3
 800045c:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	43db      	mvns	r3, r3
 8000462:	68fa      	ldr	r2, [r7, #12]
 8000464:	4013      	ands	r3, r2
 8000466:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000468:	78f9      	ldrb	r1, [r7, #3]
 800046a:	78bb      	ldrb	r3, [r7, #2]
 800046c:	1fda      	subs	r2, r3, #7
 800046e:	4613      	mov	r3, r2
 8000470:	009b      	lsls	r3, r3, #2
 8000472:	4413      	add	r3, r2
 8000474:	fa01 f303 	lsl.w	r3, r1, r3
 8000478:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800047a:	68fa      	ldr	r2, [r7, #12]
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	4313      	orrs	r3, r2
 8000480:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000488:	e070      	b.n	800056c <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 800048a:	78bb      	ldrb	r3, [r7, #2]
 800048c:	2b12      	cmp	r3, #18
 800048e:	d823      	bhi.n	80004d8 <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000494:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 8000496:	78bb      	ldrb	r3, [r7, #2]
 8000498:	f1a3 020d 	sub.w	r2, r3, #13
 800049c:	4613      	mov	r3, r2
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	4413      	add	r3, r2
 80004a2:	221f      	movs	r2, #31
 80004a4:	fa02 f303 	lsl.w	r3, r2, r3
 80004a8:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	43db      	mvns	r3, r3
 80004ae:	68fa      	ldr	r2, [r7, #12]
 80004b0:	4013      	ands	r3, r2
 80004b2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80004b4:	78f9      	ldrb	r1, [r7, #3]
 80004b6:	78bb      	ldrb	r3, [r7, #2]
 80004b8:	f1a3 020d 	sub.w	r2, r3, #13
 80004bc:	4613      	mov	r3, r2
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	4413      	add	r3, r2
 80004c2:	fa01 f303 	lsl.w	r3, r1, r3
 80004c6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80004c8:	68fa      	ldr	r2, [r7, #12]
 80004ca:	68bb      	ldr	r3, [r7, #8]
 80004cc:	4313      	orrs	r3, r2
 80004ce:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	68fa      	ldr	r2, [r7, #12]
 80004d4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80004d6:	e049      	b.n	800056c <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 80004d8:	78bb      	ldrb	r3, [r7, #2]
 80004da:	2b18      	cmp	r3, #24
 80004dc:	d823      	bhi.n	8000526 <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004e2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80004e4:	78bb      	ldrb	r3, [r7, #2]
 80004e6:	f1a3 0213 	sub.w	r2, r3, #19
 80004ea:	4613      	mov	r3, r2
 80004ec:	009b      	lsls	r3, r3, #2
 80004ee:	4413      	add	r3, r2
 80004f0:	221f      	movs	r2, #31
 80004f2:	fa02 f303 	lsl.w	r3, r2, r3
 80004f6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	43db      	mvns	r3, r3
 80004fc:	68fa      	ldr	r2, [r7, #12]
 80004fe:	4013      	ands	r3, r2
 8000500:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000502:	78f9      	ldrb	r1, [r7, #3]
 8000504:	78bb      	ldrb	r3, [r7, #2]
 8000506:	f1a3 0213 	sub.w	r2, r3, #19
 800050a:	4613      	mov	r3, r2
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	4413      	add	r3, r2
 8000510:	fa01 f303 	lsl.w	r3, r1, r3
 8000514:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000516:	68fa      	ldr	r2, [r7, #12]
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	4313      	orrs	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000524:	e022      	b.n	800056c <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 800052c:	78bb      	ldrb	r3, [r7, #2]
 800052e:	f1a3 0219 	sub.w	r2, r3, #25
 8000532:	4613      	mov	r3, r2
 8000534:	009b      	lsls	r3, r3, #2
 8000536:	4413      	add	r3, r2
 8000538:	221f      	movs	r2, #31
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	43db      	mvns	r3, r3
 8000544:	68fa      	ldr	r2, [r7, #12]
 8000546:	4013      	ands	r3, r2
 8000548:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 800054a:	78f9      	ldrb	r1, [r7, #3]
 800054c:	78bb      	ldrb	r3, [r7, #2]
 800054e:	f1a3 0219 	sub.w	r2, r3, #25
 8000552:	4613      	mov	r3, r2
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	4413      	add	r3, r2
 8000558:	fa01 f303 	lsl.w	r3, r1, r3
 800055c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800055e:	68fa      	ldr	r2, [r7, #12]
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	4313      	orrs	r3, r2
 8000564:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	68fa      	ldr	r2, [r7, #12]
 800056a:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800056c:	bf00      	nop
 800056e:	3714      	adds	r7, #20
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	609a      	str	r2, [r3, #8]
}
 800058c:	bf00      	nop
 800058e:	370c      	adds	r7, #12
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005a4:	b29b      	uxth	r3, r3
}
 80005a6:	4618      	mov	r0, r3
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr

080005b0 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	460b      	mov	r3, r1
 80005ba:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80005bc:	2300      	movs	r3, #0
 80005be:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	887b      	ldrh	r3, [r7, #2]
 80005c6:	4013      	ands	r3, r2
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d002      	beq.n	80005d2 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80005cc:	2301      	movs	r3, #1
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	e001      	b.n	80005d6 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80005d2:	2300      	movs	r3, #0
 80005d4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <DATA_EEPROM_Unlock>:
  * @brief  Unlocks the data memory and FLASH_PECR register access.
  * @param  None
  * @retval None
  */
void DATA_EEPROM_Unlock(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 80005e8:	4b07      	ldr	r3, [pc, #28]	; (8000608 <DATA_EEPROM_Unlock+0x24>)
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	f003 0301 	and.w	r3, r3, #1
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d005      	beq.n	8000600 <DATA_EEPROM_Unlock+0x1c>
  {  
    /* Unlocking the Data memory and FLASH_PECR register access*/
    FLASH->PEKEYR = FLASH_PEKEY1;
 80005f4:	4b04      	ldr	r3, [pc, #16]	; (8000608 <DATA_EEPROM_Unlock+0x24>)
 80005f6:	4a05      	ldr	r2, [pc, #20]	; (800060c <DATA_EEPROM_Unlock+0x28>)
 80005f8:	60da      	str	r2, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 80005fa:	4b03      	ldr	r3, [pc, #12]	; (8000608 <DATA_EEPROM_Unlock+0x24>)
 80005fc:	4a04      	ldr	r2, [pc, #16]	; (8000610 <DATA_EEPROM_Unlock+0x2c>)
 80005fe:	60da      	str	r2, [r3, #12]
  }
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40023c00 	.word	0x40023c00
 800060c:	89abcdef 	.word	0x89abcdef
 8000610:	02030405 	.word	0x02030405

08000614 <DATA_EEPROM_Lock>:
  * @brief  Locks the Data memory and FLASH_PECR register access.
  * @param  None
  * @retval None
  */
void DATA_EEPROM_Lock(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  FLASH->PECR |= FLASH_PECR_PELOCK;
 8000618:	4a04      	ldr	r2, [pc, #16]	; (800062c <DATA_EEPROM_Lock+0x18>)
 800061a:	4b04      	ldr	r3, [pc, #16]	; (800062c <DATA_EEPROM_Lock+0x18>)
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6053      	str	r3, [r2, #4]
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	40023c00 	.word	0x40023c00

08000630 <DATA_EEPROM_ProgramByte>:
  * @param  Data: specifies the data to be written.
  * @retval FLASH Status: The returned value can be: 
  *   FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status DATA_EEPROM_ProgramByte(uint32_t Address, uint8_t Data)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
  FLASH_Status status = FLASH_COMPLETE;
 800063c:	2304      	movs	r3, #4
 800063e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address)); 

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8000640:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000644:	f000 f83e 	bl	80006c4 <FLASH_WaitForLastOperation>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	2b04      	cmp	r3, #4
 8000650:	d108      	bne.n	8000664 <DATA_EEPROM_ProgramByte+0x34>
      tmp &= ~tmpaddr;        
      status = DATA_EEPROM_EraseWord(Address & 0xFFFFFFFC);
      status = DATA_EEPROM_FastProgramWord((Address & 0xFFFFFFFC), tmp);
    }
#elif defined (STM32L1XX_HD) || defined (STM32L1XX_MDP)
    *(__IO uint8_t *)Address = Data;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	78fa      	ldrb	r2, [r7, #3]
 8000656:	701a      	strb	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8000658:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800065c:	f000 f832 	bl	80006c4 <FLASH_WaitForLastOperation>
 8000660:	4603      	mov	r3, r0
 8000662:	73fb      	strb	r3, [r7, #15]
#endif
  }
  /* Return the Write Status */
  return status;
 8000664:	7bfb      	ldrb	r3, [r7, #15]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop

08000670 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: 
  *   FLASH_BUSY, FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP or FLASH_COMPLETE.
  */
FLASH_Status FLASH_GetStatus(void)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
  FLASH_Status FLASHstatus = FLASH_COMPLETE;
 8000676:	2304      	movs	r3, #4
 8000678:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800067a:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <FLASH_GetStatus+0x50>)
 800067c:	699b      	ldr	r3, [r3, #24]
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <FLASH_GetStatus+0x1c>
  {
    FLASHstatus = FLASH_BUSY;
 8000686:	2301      	movs	r3, #1
 8000688:	71fb      	strb	r3, [r7, #7]
 800068a:	e013      	b.n	80006b4 <FLASH_GetStatus+0x44>
  }
  else 
  {  
    if((FLASH->SR & (uint32_t)FLASH_FLAG_WRPERR)!= (uint32_t)0x00)
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <FLASH_GetStatus+0x50>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000694:	2b00      	cmp	r3, #0
 8000696:	d002      	beq.n	800069e <FLASH_GetStatus+0x2e>
    { 
      FLASHstatus = FLASH_ERROR_WRP;
 8000698:	2302      	movs	r3, #2
 800069a:	71fb      	strb	r3, [r7, #7]
 800069c:	e00a      	b.n	80006b4 <FLASH_GetStatus+0x44>
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0x1E00) != (uint32_t)0x00)
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <FLASH_GetStatus+0x50>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d002      	beq.n	80006b0 <FLASH_GetStatus+0x40>
      {
        FLASHstatus = FLASH_ERROR_PROGRAM; 
 80006aa:	2303      	movs	r3, #3
 80006ac:	71fb      	strb	r3, [r7, #7]
 80006ae:	e001      	b.n	80006b4 <FLASH_GetStatus+0x44>
      }
      else
      {
        FLASHstatus = FLASH_COMPLETE;
 80006b0:	2304      	movs	r3, #4
 80006b2:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the FLASH Status */
  return FLASHstatus;
 80006b4:	79fb      	ldrb	r3, [r7, #7]
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	40023c00 	.word	0x40023c00

080006c4 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  __IO FLASH_Status status = FLASH_COMPLETE;
 80006cc:	2304      	movs	r3, #4
 80006ce:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 80006d0:	f7ff ffce 	bl	8000670 <FLASH_GetStatus>
 80006d4:	4603      	mov	r3, r0
 80006d6:	73fb      	strb	r3, [r7, #15]
  
  /* Wait for a FLASH operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80006d8:	e006      	b.n	80006e8 <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetStatus();
 80006da:	f7ff ffc9 	bl	8000670 <FLASH_GetStatus>
 80006de:	4603      	mov	r3, r0
 80006e0:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	3b01      	subs	r3, #1
 80006e6:	607b      	str	r3, [r7, #4]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
  
  /* Wait for a FLASH operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80006e8:	7bfb      	ldrb	r3, [r7, #15]
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d102      	bne.n	80006f6 <FLASH_WaitForLastOperation+0x32>
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d1f1      	bne.n	80006da <FLASH_WaitForLastOperation+0x16>
  {
    status = FLASH_GetStatus();
    Timeout--;
  }
  
  if(Timeout == 0x00 )
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d101      	bne.n	8000700 <FLASH_WaitForLastOperation+0x3c>
  {
    status = FLASH_TIMEOUT;
 80006fc:	2305      	movs	r3, #5
 80006fe:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	b2db      	uxtb	r3, r3
}
 8000704:	4618      	mov	r0, r3
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800070c:	b480      	push	{r7}
 800070e:	b087      	sub	sp, #28
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000716:	2300      	movs	r3, #0
 8000718:	617b      	str	r3, [r7, #20]
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000722:	2300      	movs	r3, #0
 8000724:	617b      	str	r3, [r7, #20]
 8000726:	e07e      	b.n	8000826 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000728:	2201      	movs	r2, #1
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	4013      	ands	r3, r2
 800073a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800073c:	68fa      	ldr	r2, [r7, #12]
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	429a      	cmp	r2, r3
 8000742:	d16d      	bne.n	8000820 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681a      	ldr	r2, [r3, #0]
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	2103      	movs	r1, #3
 800074e:	fa01 f303 	lsl.w	r3, r1, r3
 8000752:	43db      	mvns	r3, r3
 8000754:	401a      	ands	r2, r3
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	791b      	ldrb	r3, [r3, #4]
 8000762:	4619      	mov	r1, r3
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	005b      	lsls	r3, r3, #1
 8000768:	fa01 f303 	lsl.w	r3, r1, r3
 800076c:	431a      	orrs	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	2b01      	cmp	r3, #1
 8000778:	d003      	beq.n	8000782 <GPIO_Init+0x76>
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	2b02      	cmp	r3, #2
 8000780:	d136      	bne.n	80007f0 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	689a      	ldr	r2, [r3, #8]
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	2103      	movs	r1, #3
 800078c:	fa01 f303 	lsl.w	r3, r1, r3
 8000790:	43db      	mvns	r3, r3
 8000792:	401a      	ands	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	689a      	ldr	r2, [r3, #8]
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	795b      	ldrb	r3, [r3, #5]
 80007a0:	4619      	mov	r1, r3
 80007a2:	697b      	ldr	r3, [r7, #20]
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	431a      	orrs	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	889b      	ldrh	r3, [r3, #4]
 80007b4:	b29a      	uxth	r2, r3
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	2101      	movs	r1, #1
 80007bc:	fa01 f303 	lsl.w	r3, r1, r3
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	43db      	mvns	r3, r3
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4013      	ands	r3, r2
 80007c8:	b29a      	uxth	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	889b      	ldrh	r3, [r3, #4]
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	b21a      	sxth	r2, r3
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	799b      	ldrb	r3, [r3, #6]
 80007da:	4619      	mov	r1, r3
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	fa01 f303 	lsl.w	r3, r1, r3
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	4313      	orrs	r3, r2
 80007e8:	b21b      	sxth	r3, r3
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	68da      	ldr	r2, [r3, #12]
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	2103      	movs	r1, #3
 80007fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000800:	43db      	mvns	r3, r3
 8000802:	401a      	ands	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	79db      	ldrb	r3, [r3, #7]
 8000810:	4619      	mov	r1, r3
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	fa01 f303 	lsl.w	r3, r1, r3
 800081a:	431a      	orrs	r2, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	3301      	adds	r3, #1
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	2b0f      	cmp	r3, #15
 800082a:	f67f af7d 	bls.w	8000728 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800082e:	bf00      	nop
 8000830:	371c      	adds	r7, #28
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	807b      	strh	r3, [r7, #2]
 8000844:	4613      	mov	r3, r2
 8000846:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800084c:	2300      	movs	r3, #0
 800084e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000850:	787a      	ldrb	r2, [r7, #1]
 8000852:	887b      	ldrh	r3, [r7, #2]
 8000854:	f003 0307 	and.w	r3, r3, #7
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000860:	887b      	ldrh	r3, [r7, #2]
 8000862:	08db      	lsrs	r3, r3, #3
 8000864:	b29b      	uxth	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	887b      	ldrh	r3, [r7, #2]
 800086a:	08db      	lsrs	r3, r3, #3
 800086c:	b29b      	uxth	r3, r3
 800086e:	461a      	mov	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3208      	adds	r2, #8
 8000874:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000878:	887b      	ldrh	r3, [r7, #2]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	210f      	movs	r1, #15
 8000882:	fa01 f303 	lsl.w	r3, r1, r3
 8000886:	43db      	mvns	r3, r3
 8000888:	ea02 0103 	and.w	r1, r2, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	f100 0208 	add.w	r2, r0, #8
 8000892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000896:	887b      	ldrh	r3, [r7, #2]
 8000898:	08db      	lsrs	r3, r3, #3
 800089a:	b29b      	uxth	r3, r3
 800089c:	461a      	mov	r2, r3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	3208      	adds	r2, #8
 80008a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	08db      	lsrs	r3, r3, #3
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3208      	adds	r2, #8
 80008b8:	68b9      	ldr	r1, [r7, #8]
 80008ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80008be:	bf00      	nop
 80008c0:	3714      	adds	r7, #20
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80008d2:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <RCC_HSICmd+0x1c>)
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	6013      	str	r3, [r2, #0]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	42470000 	.word	0x42470000

080008e8 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b089      	sub	sp, #36	; 0x24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61fb      	str	r3, [r7, #28]
 80008f4:	2300      	movs	r3, #0
 80008f6:	61bb      	str	r3, [r7, #24]
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	2300      	movs	r3, #0
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	2300      	movs	r3, #0
 8000906:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000908:	4b5f      	ldr	r3, [pc, #380]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	f003 030c 	and.w	r3, r3, #12
 8000910:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	2b0c      	cmp	r3, #12
 8000916:	d865      	bhi.n	80009e4 <RCC_GetClocksFreq+0xfc>
 8000918:	a201      	add	r2, pc, #4	; (adr r2, 8000920 <RCC_GetClocksFreq+0x38>)
 800091a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800091e:	bf00      	nop
 8000920:	08000955 	.word	0x08000955
 8000924:	080009e5 	.word	0x080009e5
 8000928:	080009e5 	.word	0x080009e5
 800092c:	080009e5 	.word	0x080009e5
 8000930:	08000975 	.word	0x08000975
 8000934:	080009e5 	.word	0x080009e5
 8000938:	080009e5 	.word	0x080009e5
 800093c:	080009e5 	.word	0x080009e5
 8000940:	0800097d 	.word	0x0800097d
 8000944:	080009e5 	.word	0x080009e5
 8000948:	080009e5 	.word	0x080009e5
 800094c:	080009e5 	.word	0x080009e5
 8000950:	08000985 	.word	0x08000985
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000954:	4b4c      	ldr	r3, [pc, #304]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800095c:	0b5b      	lsrs	r3, r3, #13
 800095e:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	3301      	adds	r3, #1
 8000964:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	461a      	mov	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	601a      	str	r2, [r3, #0]
      break;
 8000972:	e047      	b.n	8000a04 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a45      	ldr	r2, [pc, #276]	; (8000a8c <RCC_GetClocksFreq+0x1a4>)
 8000978:	601a      	str	r2, [r3, #0]
      break;
 800097a:	e043      	b.n	8000a04 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4a44      	ldr	r2, [pc, #272]	; (8000a90 <RCC_GetClocksFreq+0x1a8>)
 8000980:	601a      	str	r2, [r3, #0]
      break;
 8000982:	e03f      	b.n	8000a04 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000984:	4b40      	ldr	r3, [pc, #256]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800098c:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 800098e:	4b3e      	ldr	r3, [pc, #248]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000996:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	0c9b      	lsrs	r3, r3, #18
 800099c:	4a3d      	ldr	r2, [pc, #244]	; (8000a94 <RCC_GetClocksFreq+0x1ac>)
 800099e:	5cd3      	ldrb	r3, [r2, r3]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	0d9b      	lsrs	r3, r3, #22
 80009a8:	3301      	adds	r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80009ac:	4b36      	ldr	r3, [pc, #216]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009b4:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 80009b6:	693b      	ldr	r3, [r7, #16]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d109      	bne.n	80009d0 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 80009bc:	69bb      	ldr	r3, [r7, #24]
 80009be:	4a33      	ldr	r2, [pc, #204]	; (8000a8c <RCC_GetClocksFreq+0x1a4>)
 80009c0:	fb02 f203 	mul.w	r2, r2, r3
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80009ce:	e019      	b.n	8000a04 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	4a2f      	ldr	r2, [pc, #188]	; (8000a90 <RCC_GetClocksFreq+0x1a8>)
 80009d4:	fb02 f203 	mul.w	r2, r2, r3
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	fbb2 f2f3 	udiv	r2, r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	601a      	str	r2, [r3, #0]
      }
      break;
 80009e2:	e00f      	b.n	8000a04 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80009e4:	4b28      	ldr	r3, [pc, #160]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80009ec:	0b5b      	lsrs	r3, r3, #13
 80009ee:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	3301      	adds	r3, #1
 80009f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	461a      	mov	r2, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	601a      	str	r2, [r3, #0]
      break;
 8000a02:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000a04:	4b20      	ldr	r3, [pc, #128]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a0c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	091b      	lsrs	r3, r3, #4
 8000a12:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000a14:	4a20      	ldr	r2, [pc, #128]	; (8000a98 <RCC_GetClocksFreq+0x1b0>)
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	4413      	add	r3, r2
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	40da      	lsrs	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000a2c:	4b16      	ldr	r3, [pc, #88]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000a34:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	0a1b      	lsrs	r3, r3, #8
 8000a3a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000a3c:	4a16      	ldr	r2, [pc, #88]	; (8000a98 <RCC_GetClocksFreq+0x1b0>)
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	4413      	add	r3, r2
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685a      	ldr	r2, [r3, #4]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	40da      	lsrs	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000a54:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <RCC_GetClocksFreq+0x1a0>)
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000a5c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	0adb      	lsrs	r3, r3, #11
 8000a62:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000a64:	4a0c      	ldr	r2, [pc, #48]	; (8000a98 <RCC_GetClocksFreq+0x1b0>)
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	4413      	add	r3, r2
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685a      	ldr	r2, [r3, #4]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	40da      	lsrs	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	60da      	str	r2, [r3, #12]
}
 8000a7c:	bf00      	nop
 8000a7e:	3724      	adds	r7, #36	; 0x24
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	00f42400 	.word	0x00f42400
 8000a90:	007a1200 	.word	0x007a1200
 8000a94:	20000000 	.word	0x20000000
 8000a98:	2000000c 	.word	0x2000000c

08000a9c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	460b      	mov	r3, r1
 8000aa6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000aa8:	78fb      	ldrb	r3, [r7, #3]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d006      	beq.n	8000abc <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000aae:	4909      	ldr	r1, [pc, #36]	; (8000ad4 <RCC_AHBPeriphClockCmd+0x38>)
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <RCC_AHBPeriphClockCmd+0x38>)
 8000ab2:	69da      	ldr	r2, [r3, #28]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000aba:	e006      	b.n	8000aca <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000abc:	4905      	ldr	r1, [pc, #20]	; (8000ad4 <RCC_AHBPeriphClockCmd+0x38>)
 8000abe:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <RCC_AHBPeriphClockCmd+0x38>)
 8000ac0:	69da      	ldr	r2, [r3, #28]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	61cb      	str	r3, [r1, #28]
  }
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ae4:	78fb      	ldrb	r3, [r7, #3]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d006      	beq.n	8000af8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000aea:	4909      	ldr	r1, [pc, #36]	; (8000b10 <RCC_APB2PeriphClockCmd+0x38>)
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <RCC_APB2PeriphClockCmd+0x38>)
 8000aee:	6a1a      	ldr	r2, [r3, #32]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000af6:	e006      	b.n	8000b06 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000af8:	4905      	ldr	r1, [pc, #20]	; (8000b10 <RCC_APB2PeriphClockCmd+0x38>)
 8000afa:	4b05      	ldr	r3, [pc, #20]	; (8000b10 <RCC_APB2PeriphClockCmd+0x38>)
 8000afc:	6a1a      	ldr	r2, [r3, #32]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	43db      	mvns	r3, r3
 8000b02:	4013      	ands	r3, r2
 8000b04:	620b      	str	r3, [r1, #32]
  }
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr
 8000b10:	40023800 	.word	0x40023800

08000b14 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b20:	78fb      	ldrb	r3, [r7, #3]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d006      	beq.n	8000b34 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b26:	4909      	ldr	r1, [pc, #36]	; (8000b4c <RCC_APB1PeriphClockCmd+0x38>)
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <RCC_APB1PeriphClockCmd+0x38>)
 8000b2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b32:	e006      	b.n	8000b42 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b34:	4905      	ldr	r1, [pc, #20]	; (8000b4c <RCC_APB1PeriphClockCmd+0x38>)
 8000b36:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <RCC_APB1PeriphClockCmd+0x38>)
 8000b38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	4013      	ands	r3, r2
 8000b40:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	40023800 	.word	0x40023800

08000b50 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b087      	sub	sp, #28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000b62:	2300      	movs	r3, #0
 8000b64:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	095b      	lsrs	r3, r3, #5
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d103      	bne.n	8000b7c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000b74:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <RCC_GetFlagStatus+0x60>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	617b      	str	r3, [r7, #20]
 8000b7a:	e002      	b.n	8000b82 <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <RCC_GetFlagStatus+0x60>)
 8000b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b80:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	f003 031f 	and.w	r3, r3, #31
 8000b88:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000b8a:	697a      	ldr	r2, [r7, #20]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d002      	beq.n	8000ba0 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	74fb      	strb	r3, [r7, #19]
 8000b9e:	e001      	b.n	8000ba4 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000ba4:	7cfb      	ldrb	r3, [r7, #19]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	371c      	adds	r7, #28
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	881b      	ldrh	r3, [r3, #0]
 8000bc6:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000bc8:	89fb      	ldrh	r3, [r7, #14]
 8000bca:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000bce:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	881a      	ldrh	r2, [r3, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	885b      	ldrh	r3, [r3, #2]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000be0:	4313      	orrs	r3, r2
 8000be2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000be8:	4313      	orrs	r3, r2
 8000bea:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	89fb      	ldrh	r3, [r7, #14]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	89fa      	ldrh	r2, [r7, #14]
 8000c16:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	8b9b      	ldrh	r3, [r3, #28]
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	8a1a      	ldrh	r2, [r3, #16]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	821a      	strh	r2, [r3, #16]
}
 8000c30:	bf00      	nop
 8000c32:	3714      	adds	r7, #20
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c48:	78fb      	ldrb	r3, [r7, #3]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d008      	beq.n	8000c60 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000c5e:	e007      	b.n	8000c70 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	801a      	strh	r2, [r3, #0]
  }
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	891b      	ldrh	r3, [r3, #8]
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	887b      	ldrh	r3, [r7, #2]
 8000c94:	4013      	ands	r3, r2
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	73fb      	strb	r3, [r7, #15]
 8000ca0:	e001      	b.n	8000ca6 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop

08000cb4 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08a      	sub	sp, #40	; 0x28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	8a1b      	ldrh	r3, [r3, #16]
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	88db      	ldrh	r3, [r3, #6]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cec:	b29a      	uxth	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	899b      	ldrh	r3, [r3, #12]
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000d00:	f023 030c 	bic.w	r3, r3, #12
 8000d04:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	889a      	ldrh	r2, [r3, #4]
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	891b      	ldrh	r3, [r3, #8]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d16:	4313      	orrs	r3, r2
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	8a9b      	ldrh	r3, [r3, #20]
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	899b      	ldrh	r3, [r3, #12]
 8000d3e:	461a      	mov	r2, r3
 8000d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d42:	4313      	orrs	r3, r2
 8000d44:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff fdc8 	bl	80008e8 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a2e      	ldr	r2, [pc, #184]	; (8000e14 <USART_Init+0x160>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d102      	bne.n	8000d66 <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	623b      	str	r3, [r7, #32]
 8000d64:	e001      	b.n	8000d6a <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	899b      	ldrh	r3, [r3, #12]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	b21b      	sxth	r3, r3
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	da0c      	bge.n	8000d90 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000d76:	6a3a      	ldr	r2, [r7, #32]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	009a      	lsls	r2, r3, #2
 8000d80:	441a      	add	r2, r3
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8c:	61fb      	str	r3, [r7, #28]
 8000d8e:	e00b      	b.n	8000da8 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000d90:	6a3a      	ldr	r2, [r7, #32]
 8000d92:	4613      	mov	r3, r2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	4413      	add	r3, r2
 8000d98:	009a      	lsls	r2, r3, #2
 8000d9a:	441a      	add	r2, r3
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000da6:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000da8:	69fb      	ldr	r3, [r7, #28]
 8000daa:	4a1b      	ldr	r2, [pc, #108]	; (8000e18 <USART_Init+0x164>)
 8000dac:	fba2 2303 	umull	r2, r3, r2, r3
 8000db0:	095b      	lsrs	r3, r3, #5
 8000db2:	011b      	lsls	r3, r3, #4
 8000db4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db8:	091b      	lsrs	r3, r3, #4
 8000dba:	2264      	movs	r2, #100	; 0x64
 8000dbc:	fb02 f303 	mul.w	r3, r2, r3
 8000dc0:	69fa      	ldr	r2, [r7, #28]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	899b      	ldrh	r3, [r3, #12]
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b21b      	sxth	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	da0c      	bge.n	8000dec <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	3332      	adds	r3, #50	; 0x32
 8000dd8:	4a0f      	ldr	r2, [pc, #60]	; (8000e18 <USART_Init+0x164>)
 8000dda:	fba2 2303 	umull	r2, r3, r2, r3
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	f003 0307 	and.w	r3, r3, #7
 8000de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000de6:	4313      	orrs	r3, r2
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
 8000dea:	e00b      	b.n	8000e04 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000dec:	69bb      	ldr	r3, [r7, #24]
 8000dee:	011b      	lsls	r3, r3, #4
 8000df0:	3332      	adds	r3, #50	; 0x32
 8000df2:	4a09      	ldr	r2, [pc, #36]	; (8000e18 <USART_Init+0x164>)
 8000df4:	fba2 2303 	umull	r2, r3, r2, r3
 8000df8:	095b      	lsrs	r3, r3, #5
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e00:	4313      	orrs	r3, r2
 8000e02:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	811a      	strh	r2, [r3, #8]
}
 8000e0c:	bf00      	nop
 8000e0e:	3728      	adds	r7, #40	; 0x28
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40013800 	.word	0x40013800
 8000e18:	51eb851f 	.word	0x51eb851f

08000e1c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	460b      	mov	r3, r1
 8000e26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e28:	78fb      	ldrb	r3, [r7, #3]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d008      	beq.n	8000e40 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	899b      	ldrh	r3, [r3, #12]
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000e3e:	e007      	b.n	8000e50 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	899b      	ldrh	r3, [r3, #12]
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	819a      	strh	r2, [r3, #12]
  }
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bc80      	pop	{r7}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	460b      	mov	r3, r1
 8000e66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000e68:	887b      	ldrh	r3, [r7, #2]
 8000e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	809a      	strh	r2, [r3, #4]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <set_color>:

// map the entire screen into 128x128 bit field aligned to 32 bits
uint32_t frame_buffer[128*4];

void set_color(int i, uint16_t col)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]
	color[i] = col;
 8000e8c:	4904      	ldr	r1, [pc, #16]	; (8000ea0 <set_color+0x20>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	887a      	ldrh	r2, [r7, #2]
 8000e92:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr
 8000ea0:	2000001c 	.word	0x2000001c

08000ea4 <get_color>:

uint16_t get_color(int i)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	return color[i];
 8000eac:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <get_color+0x1c>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	2000001c 	.word	0x2000001c

08000ec4 <clear_fb>:

void clear_fb(int pattern)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	// vycisti frame bufer na hodnotu pattern
	memset(&frame_buffer[0], pattern, sizeof(frame_buffer));
 8000ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed0:	6879      	ldr	r1, [r7, #4]
 8000ed2:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <clear_fb+0x1c>)
 8000ed4:	f001 fc31 	bl	800273a <memset>
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20000588 	.word	0x20000588

08000ee4 <push_fb>:

// push the local framebuffer into display
void push_fb()
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0

	// reset the internal (display) memory pointer
	// copy paste kniznica, neoplati sa to volat po kazde (presne 6.5 krat rychlejsie, ak je to tu)
	lcdWriteCommand(SET_PAGE_ADDRESS);
 8000eea:	202b      	movs	r0, #43	; 0x2b
 8000eec:	f000 fade 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f000 faeb 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0);		// Y pos
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	f000 fae8 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000efc:	2000      	movs	r0, #0
 8000efe:	f000 fae5 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x7f);//7f
 8000f02:	207f      	movs	r0, #127	; 0x7f
 8000f04:	f000 fae2 	bl	80014cc <lcdWriteParameter>
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 8000f08:	202a      	movs	r0, #42	; 0x2a
 8000f0a:	f000 facf 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f000 fadc 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0);		// X pos
 8000f14:	2000      	movs	r0, #0
 8000f16:	f000 fad9 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f000 fad6 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8000f20:	207f      	movs	r0, #127	; 0x7f
 8000f22:	f000 fad3 	bl	80014cc <lcdWriteParameter>
	lcdWriteCommand(WRITE_MEMORY_START);
 8000f26:	202c      	movs	r0, #44	; 0x2c
 8000f28:	f000 fac0 	bl	80014ac <lcdWriteCommand>

	// fast copy the framebuffer with color mappings
	uint32_t *p = &frame_buffer[0];
 8000f2c:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <push_fb+0xac>)
 8000f2e:	60fb      	str	r3, [r7, #12]

	// pre vsetky slova vo videopameti
	for (int i = 128*4; i; i--)
 8000f30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	e024      	b.n	8000f82 <push_fb+0x9e>
	{
		uint32_t chunk = *p++; // vyber slovo z pamate a nasledne posun pointer
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	1d1a      	adds	r2, r3, #4
 8000f3c:	60fa      	str	r2, [r7, #12]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	607b      	str	r3, [r7, #4]
		for (char j = 32; j; j--) // pre jednotlive pixely (bity) zo slova
 8000f42:	2320      	movs	r3, #32
 8000f44:	70fb      	strb	r3, [r7, #3]
 8000f46:	e016      	b.n	8000f76 <push_fb+0x92>
		{
			uint16_t pixel = color[chunk & 1]; // preloz pixel (najnizsi bit v slove) v RAM na farbu
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	4a11      	ldr	r2, [pc, #68]	; (8000f94 <push_fb+0xb0>)
 8000f50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f54:	803b      	strh	r3, [r7, #0]
			lcdWriteData(pixel >> 8, pixel);   // a odosli do displeja hornu a spodnu polku displejoveho pixelu
 8000f56:	883b      	ldrh	r3, [r7, #0]
 8000f58:	0a1b      	lsrs	r3, r3, #8
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	883a      	ldrh	r2, [r7, #0]
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	4611      	mov	r1, r2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 fac1 	bl	80014ec <lcdWriteData>
			chunk >>= 1;	// posun bity slova doprava
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	085b      	lsrs	r3, r3, #1
 8000f6e:	607b      	str	r3, [r7, #4]

	// pre vsetky slova vo videopameti
	for (int i = 128*4; i; i--)
	{
		uint32_t chunk = *p++; // vyber slovo z pamate a nasledne posun pointer
		for (char j = 32; j; j--) // pre jednotlive pixely (bity) zo slova
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	70fb      	strb	r3, [r7, #3]
 8000f76:	78fb      	ldrb	r3, [r7, #3]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d1e5      	bne.n	8000f48 <push_fb+0x64>

	// fast copy the framebuffer with color mappings
	uint32_t *p = &frame_buffer[0];

	// pre vsetky slova vo videopameti
	for (int i = 128*4; i; i--)
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d1d7      	bne.n	8000f38 <push_fb+0x54>
			uint16_t pixel = color[chunk & 1]; // preloz pixel (najnizsi bit v slove) v RAM na farbu
			lcdWriteData(pixel >> 8, pixel);   // a odosli do displeja hornu a spodnu polku displejoveho pixelu
			chunk >>= 1;	// posun bity slova doprava
		}
	}
}
 8000f88:	bf00      	nop
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000588 	.word	0x20000588
 8000f94:	2000001c 	.word	0x2000001c

08000f98 <draw_pixel>:

// put pixel into local framebuffer
void draw_pixel(int x, int y, char p)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b087      	sub	sp, #28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if (x > 127 || y > 127 || x < 0 || y < 0) return; // aby som neprepisal pamet mimo frame_buffer
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2b7f      	cmp	r3, #127	; 0x7f
 8000faa:	dc3f      	bgt.n	800102c <draw_pixel+0x94>
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	2b7f      	cmp	r3, #127	; 0x7f
 8000fb0:	dc3c      	bgt.n	800102c <draw_pixel+0x94>
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	db39      	blt.n	800102c <draw_pixel+0x94>
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	db36      	blt.n	800102c <draw_pixel+0x94>
	unsigned int index = (y << 2) + (x >> 5);	// vypocitaj index slova, kde sa nachadza bit pixelu
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	009a      	lsls	r2, r3, #2
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	115b      	asrs	r3, r3, #5
 8000fc6:	4413      	add	r3, r2
 8000fc8:	617b      	str	r3, [r7, #20]
	unsigned int bit = (1 << (x & 31));		// vytvor bitovu masku kde je nastaveny pozadovany pixel v slove
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f003 031f 	and.w	r3, r3, #31
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	613b      	str	r3, [r7, #16]
	switch(p)
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d00f      	beq.n	8000ffe <draw_pixel+0x66>
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d018      	beq.n	8001014 <draw_pixel+0x7c>
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d123      	bne.n	800102e <draw_pixel+0x96>
	{
		case 0:	// resetni bit vo videopamati
			frame_buffer[index] &= ~bit;
 8000fe6:	4a14      	ldr	r2, [pc, #80]	; (8001038 <draw_pixel+0xa0>)
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	4910      	ldr	r1, [pc, #64]	; (8001038 <draw_pixel+0xa0>)
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			break;
 8000ffc:	e017      	b.n	800102e <draw_pixel+0x96>

		case 1: // setni bit
			frame_buffer[index] |= bit;
 8000ffe:	4a0e      	ldr	r2, [pc, #56]	; (8001038 <draw_pixel+0xa0>)
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	431a      	orrs	r2, r3
 800100a:	490b      	ldr	r1, [pc, #44]	; (8001038 <draw_pixel+0xa0>)
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			break;
 8001012:	e00c      	b.n	800102e <draw_pixel+0x96>

		case 2: // XORni bit (zneguj pvodny stav)
			frame_buffer[index] ^= bit;
 8001014:	4a08      	ldr	r2, [pc, #32]	; (8001038 <draw_pixel+0xa0>)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	405a      	eors	r2, r3
 8001020:	4905      	ldr	r1, [pc, #20]	; (8001038 <draw_pixel+0xa0>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			break;
 8001028:	bf00      	nop
 800102a:	e000      	b.n	800102e <draw_pixel+0x96>
}

// put pixel into local framebuffer
void draw_pixel(int x, int y, char p)
{
	if (x > 127 || y > 127 || x < 0 || y < 0) return; // aby som neprepisal pamet mimo frame_buffer
 800102c:	bf00      	nop

		case 2: // XORni bit (zneguj pvodny stav)
			frame_buffer[index] ^= bit;
			break;
	}
}
 800102e:	371c      	adds	r7, #28
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000588 	.word	0x20000588

0800103c <draw_line>:

// copy paste z kniznice
void draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t colour)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b087      	sub	sp, #28
 8001040:	af00      	add	r7, sp, #0
 8001042:	4604      	mov	r4, r0
 8001044:	4608      	mov	r0, r1
 8001046:	4611      	mov	r1, r2
 8001048:	461a      	mov	r2, r3
 800104a:	4623      	mov	r3, r4
 800104c:	80fb      	strh	r3, [r7, #6]
 800104e:	4603      	mov	r3, r0
 8001050:	80bb      	strh	r3, [r7, #4]
 8001052:	460b      	mov	r3, r1
 8001054:	807b      	strh	r3, [r7, #2]
 8001056:	4613      	mov	r3, r2
 8001058:	803b      	strh	r3, [r7, #0]
	int16_t dy = y1 - y0;
 800105a:	883a      	ldrh	r2, [r7, #0]
 800105c:	88bb      	ldrh	r3, [r7, #4]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	b29b      	uxth	r3, r3
 8001062:	82fb      	strh	r3, [r7, #22]
	int16_t dx = x1 - x0;
 8001064:	887a      	ldrh	r2, [r7, #2]
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	b29b      	uxth	r3, r3
 800106c:	82bb      	strh	r3, [r7, #20]
	int16_t stepx, stepy;

	if (dy < 0) {
 800106e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001072:	2b00      	cmp	r3, #0
 8001074:	da07      	bge.n	8001086 <draw_line+0x4a>
		dy = -dy;
 8001076:	8afb      	ldrh	r3, [r7, #22]
 8001078:	425b      	negs	r3, r3
 800107a:	b29b      	uxth	r3, r3
 800107c:	82fb      	strh	r3, [r7, #22]
		stepy = -1;
 800107e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001082:	823b      	strh	r3, [r7, #16]
 8001084:	e001      	b.n	800108a <draw_line+0x4e>
	} else {
		stepy = 1;
 8001086:	2301      	movs	r3, #1
 8001088:	823b      	strh	r3, [r7, #16]
	}

 	if (dx < 0)  {
 800108a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800108e:	2b00      	cmp	r3, #0
 8001090:	da07      	bge.n	80010a2 <draw_line+0x66>
 		dx = -dx;
 8001092:	8abb      	ldrh	r3, [r7, #20]
 8001094:	425b      	negs	r3, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	82bb      	strh	r3, [r7, #20]
 		stepx = -1;
 800109a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800109e:	827b      	strh	r3, [r7, #18]
 80010a0:	e001      	b.n	80010a6 <draw_line+0x6a>
 	} else {
 		stepx = 1;
 80010a2:	2301      	movs	r3, #1
 80010a4:	827b      	strh	r3, [r7, #18]
 	}

	dy <<= 1;
 80010a6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	82fb      	strh	r3, [r7, #22]
	dx <<= 1;
 80010ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	82bb      	strh	r3, [r7, #20]

	draw_pixel(x0, y0, colour);
 80010b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ba:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80010be:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80010c0:	b2d2      	uxtb	r2, r2
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff68 	bl	8000f98 <draw_pixel>

	if (dx > dy) {
 80010c8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80010cc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	dd2f      	ble.n	8001134 <draw_line+0xf8>
		int fraction = dy - (dx >> 1);	// same as 2*dy - dx
 80010d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010d8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80010dc:	1052      	asrs	r2, r2, #1
 80010de:	b212      	sxth	r2, r2
 80010e0:	1a9b      	subs	r3, r3, r2
 80010e2:	60fb      	str	r3, [r7, #12]
		while (x0 != x1)
 80010e4:	e01f      	b.n	8001126 <draw_line+0xea>
		{
			if (fraction >= 0)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	db09      	blt.n	8001100 <draw_line+0xc4>
			{
				y0 += stepy;
 80010ec:	88ba      	ldrh	r2, [r7, #4]
 80010ee:	8a3b      	ldrh	r3, [r7, #16]
 80010f0:	4413      	add	r3, r2
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	80bb      	strh	r3, [r7, #4]
				fraction -= dx; 		// same as fraction -= 2*dx
 80010f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010fa:	68fa      	ldr	r2, [r7, #12]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	60fb      	str	r3, [r7, #12]
			}

   			x0 += stepx;
 8001100:	88fa      	ldrh	r2, [r7, #6]
 8001102:	8a7b      	ldrh	r3, [r7, #18]
 8001104:	4413      	add	r3, r2
 8001106:	b29b      	uxth	r3, r3
 8001108:	80fb      	strh	r3, [r7, #6]
   			fraction += dy; 				// same as fraction -= 2*dy
 800110a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4413      	add	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
   			draw_pixel(x0, y0, colour);
 8001114:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001118:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800111c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800111e:	b2d2      	uxtb	r2, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff39 	bl	8000f98 <draw_pixel>

	draw_pixel(x0, y0, colour);

	if (dx > dy) {
		int fraction = dy - (dx >> 1);	// same as 2*dy - dx
		while (x0 != x1)
 8001126:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800112a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800112e:	429a      	cmp	r2, r3
 8001130:	d1d9      	bne.n	80010e6 <draw_line+0xaa>
			y0 += stepy;
			fraction += dx;
			draw_pixel(x0, y0, colour);
		}
	}
}
 8001132:	e02e      	b.n	8001192 <draw_line+0x156>
   			x0 += stepx;
   			fraction += dy; 				// same as fraction -= 2*dy
   			draw_pixel(x0, y0, colour);
		}
	} else {
		int fraction = dx - (dy >> 1);
 8001134:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001138:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800113c:	1052      	asrs	r2, r2, #1
 800113e:	b212      	sxth	r2, r2
 8001140:	1a9b      	subs	r3, r3, r2
 8001142:	60bb      	str	r3, [r7, #8]
		while (y0 != y1)
 8001144:	e01f      	b.n	8001186 <draw_line+0x14a>
		{
			if (fraction >= 0)
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	2b00      	cmp	r3, #0
 800114a:	db09      	blt.n	8001160 <draw_line+0x124>
			{
				x0 += stepx;
 800114c:	88fa      	ldrh	r2, [r7, #6]
 800114e:	8a7b      	ldrh	r3, [r7, #18]
 8001150:	4413      	add	r3, r2
 8001152:	b29b      	uxth	r3, r3
 8001154:	80fb      	strh	r3, [r7, #6]
				fraction -= dy;
 8001156:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	60bb      	str	r3, [r7, #8]
			}

			y0 += stepy;
 8001160:	88ba      	ldrh	r2, [r7, #4]
 8001162:	8a3b      	ldrh	r3, [r7, #16]
 8001164:	4413      	add	r3, r2
 8001166:	b29b      	uxth	r3, r3
 8001168:	80bb      	strh	r3, [r7, #4]
			fraction += dx;
 800116a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	4413      	add	r3, r2
 8001172:	60bb      	str	r3, [r7, #8]
			draw_pixel(x0, y0, colour);
 8001174:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001178:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800117c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff ff09 	bl	8000f98 <draw_pixel>
   			fraction += dy; 				// same as fraction -= 2*dy
   			draw_pixel(x0, y0, colour);
		}
	} else {
		int fraction = dx - (dy >> 1);
		while (y0 != y1)
 8001186:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800118a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800118e:	429a      	cmp	r2, r3
 8001190:	d1d9      	bne.n	8001146 <draw_line+0x10a>
			y0 += stepy;
			fraction += dx;
			draw_pixel(x0, y0, colour);
		}
	}
}
 8001192:	bf00      	nop
 8001194:	371c      	adds	r7, #28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd90      	pop	{r4, r7, pc}
 800119a:	bf00      	nop

0800119c <draw_rect>:

void draw_rect(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t colour)
{
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b085      	sub	sp, #20
 80011a0:	af02      	add	r7, sp, #8
 80011a2:	4604      	mov	r4, r0
 80011a4:	4608      	mov	r0, r1
 80011a6:	4611      	mov	r1, r2
 80011a8:	461a      	mov	r2, r3
 80011aa:	4623      	mov	r3, r4
 80011ac:	80fb      	strh	r3, [r7, #6]
 80011ae:	4603      	mov	r3, r0
 80011b0:	80bb      	strh	r3, [r7, #4]
 80011b2:	460b      	mov	r3, r1
 80011b4:	807b      	strh	r3, [r7, #2]
 80011b6:	4613      	mov	r3, r2
 80011b8:	803b      	strh	r3, [r7, #0]
	draw_line(x0, y0, x0, y1, colour);
 80011ba:	f9b7 4000 	ldrsh.w	r4, [r7]
 80011be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011c2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011c6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80011ca:	8b3b      	ldrh	r3, [r7, #24]
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	4623      	mov	r3, r4
 80011d0:	f7ff ff34 	bl	800103c <draw_line>
	draw_line(x0, y1, x1, y1, colour);
 80011d4:	f9b7 4000 	ldrsh.w	r4, [r7]
 80011d8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80011dc:	f9b7 1000 	ldrsh.w	r1, [r7]
 80011e0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80011e4:	8b3b      	ldrh	r3, [r7, #24]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	4623      	mov	r3, r4
 80011ea:	f7ff ff27 	bl	800103c <draw_line>
	draw_line(x1, y0, x1, y1, colour);
 80011ee:	f9b7 4000 	ldrsh.w	r4, [r7]
 80011f2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80011f6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011fa:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80011fe:	8b3b      	ldrh	r3, [r7, #24]
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	4623      	mov	r3, r4
 8001204:	f7ff ff1a 	bl	800103c <draw_line>
	draw_line(x0, y0, x1, y0, colour);
 8001208:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800120c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001210:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001214:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001218:	8b3b      	ldrh	r3, [r7, #24]
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	4623      	mov	r3, r4
 800121e:	f7ff ff0d 	bl	800103c <draw_line>
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	bd90      	pop	{r4, r7, pc}
 800122a:	bf00      	nop

0800122c <draw_circle>:

// mid-point circle algo <3
void draw_circle(int16_t xCentre, int16_t yCentre, int16_t radius, uint16_t colour, char filled)
{
 800122c:	b590      	push	{r4, r7, lr}
 800122e:	b087      	sub	sp, #28
 8001230:	af02      	add	r7, sp, #8
 8001232:	4604      	mov	r4, r0
 8001234:	4608      	mov	r0, r1
 8001236:	4611      	mov	r1, r2
 8001238:	461a      	mov	r2, r3
 800123a:	4623      	mov	r3, r4
 800123c:	80fb      	strh	r3, [r7, #6]
 800123e:	4603      	mov	r3, r0
 8001240:	80bb      	strh	r3, [r7, #4]
 8001242:	460b      	mov	r3, r1
 8001244:	807b      	strh	r3, [r7, #2]
 8001246:	4613      	mov	r3, r2
 8001248:	803b      	strh	r3, [r7, #0]
	int16_t x = 0, y = radius;
 800124a:	2300      	movs	r3, #0
 800124c:	81fb      	strh	r3, [r7, #14]
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	81bb      	strh	r3, [r7, #12]
	int16_t d = 3 - (radius << 1);
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	b29b      	uxth	r3, r3
 8001258:	f1c3 0303 	rsb	r3, r3, #3
 800125c:	b29b      	uxth	r3, r3
 800125e:	817b      	strh	r3, [r7, #10]

    while(x <= y)
 8001260:	e108      	b.n	8001474 <draw_circle+0x248>
	{
    	if (filled) {
 8001262:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d068      	beq.n	800133c <draw_circle+0x110>
    		draw_line(xCentre - x, yCentre + y, xCentre + x, yCentre + y, colour);
 800126a:	88fa      	ldrh	r2, [r7, #6]
 800126c:	89fb      	ldrh	r3, [r7, #14]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	b29b      	uxth	r3, r3
 8001272:	b218      	sxth	r0, r3
 8001274:	88ba      	ldrh	r2, [r7, #4]
 8001276:	89bb      	ldrh	r3, [r7, #12]
 8001278:	4413      	add	r3, r2
 800127a:	b29b      	uxth	r3, r3
 800127c:	b219      	sxth	r1, r3
 800127e:	88fa      	ldrh	r2, [r7, #6]
 8001280:	89fb      	ldrh	r3, [r7, #14]
 8001282:	4413      	add	r3, r2
 8001284:	b29b      	uxth	r3, r3
 8001286:	b21c      	sxth	r4, r3
 8001288:	88ba      	ldrh	r2, [r7, #4]
 800128a:	89bb      	ldrh	r3, [r7, #12]
 800128c:	4413      	add	r3, r2
 800128e:	b29b      	uxth	r3, r3
 8001290:	b21a      	sxth	r2, r3
 8001292:	883b      	ldrh	r3, [r7, #0]
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	4613      	mov	r3, r2
 8001298:	4622      	mov	r2, r4
 800129a:	f7ff fecf 	bl	800103c <draw_line>
    		draw_line(xCentre - x, yCentre - y, xCentre + x, yCentre - y, colour);
 800129e:	88fa      	ldrh	r2, [r7, #6]
 80012a0:	89fb      	ldrh	r3, [r7, #14]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	b218      	sxth	r0, r3
 80012a8:	88ba      	ldrh	r2, [r7, #4]
 80012aa:	89bb      	ldrh	r3, [r7, #12]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	b219      	sxth	r1, r3
 80012b2:	88fa      	ldrh	r2, [r7, #6]
 80012b4:	89fb      	ldrh	r3, [r7, #14]
 80012b6:	4413      	add	r3, r2
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	b21c      	sxth	r4, r3
 80012bc:	88ba      	ldrh	r2, [r7, #4]
 80012be:	89bb      	ldrh	r3, [r7, #12]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	883b      	ldrh	r3, [r7, #0]
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	4613      	mov	r3, r2
 80012cc:	4622      	mov	r2, r4
 80012ce:	f7ff feb5 	bl	800103c <draw_line>
    		draw_line(xCentre - y, yCentre + x, xCentre + y, yCentre + x, colour);
 80012d2:	88fa      	ldrh	r2, [r7, #6]
 80012d4:	89bb      	ldrh	r3, [r7, #12]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	b218      	sxth	r0, r3
 80012dc:	88ba      	ldrh	r2, [r7, #4]
 80012de:	89fb      	ldrh	r3, [r7, #14]
 80012e0:	4413      	add	r3, r2
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	b219      	sxth	r1, r3
 80012e6:	88fa      	ldrh	r2, [r7, #6]
 80012e8:	89bb      	ldrh	r3, [r7, #12]
 80012ea:	4413      	add	r3, r2
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	b21c      	sxth	r4, r3
 80012f0:	88ba      	ldrh	r2, [r7, #4]
 80012f2:	89fb      	ldrh	r3, [r7, #14]
 80012f4:	4413      	add	r3, r2
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	b21a      	sxth	r2, r3
 80012fa:	883b      	ldrh	r3, [r7, #0]
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	4613      	mov	r3, r2
 8001300:	4622      	mov	r2, r4
 8001302:	f7ff fe9b 	bl	800103c <draw_line>
    		draw_line(xCentre - y, yCentre - x, xCentre + y, yCentre - x, colour);
 8001306:	88fa      	ldrh	r2, [r7, #6]
 8001308:	89bb      	ldrh	r3, [r7, #12]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	b29b      	uxth	r3, r3
 800130e:	b218      	sxth	r0, r3
 8001310:	88ba      	ldrh	r2, [r7, #4]
 8001312:	89fb      	ldrh	r3, [r7, #14]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	b29b      	uxth	r3, r3
 8001318:	b219      	sxth	r1, r3
 800131a:	88fa      	ldrh	r2, [r7, #6]
 800131c:	89bb      	ldrh	r3, [r7, #12]
 800131e:	4413      	add	r3, r2
 8001320:	b29b      	uxth	r3, r3
 8001322:	b21c      	sxth	r4, r3
 8001324:	88ba      	ldrh	r2, [r7, #4]
 8001326:	89fb      	ldrh	r3, [r7, #14]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	b29b      	uxth	r3, r3
 800132c:	b21a      	sxth	r2, r3
 800132e:	883b      	ldrh	r3, [r7, #0]
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	4613      	mov	r3, r2
 8001334:	4622      	mov	r2, r4
 8001336:	f7ff fe81 	bl	800103c <draw_line>
 800133a:	e077      	b.n	800142c <draw_circle+0x200>
    	} else {
			draw_pixel(xCentre + x, yCentre + y, colour);
 800133c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001340:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001344:	18d0      	adds	r0, r2, r3
 8001346:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800134a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800134e:	4413      	add	r3, r2
 8001350:	883a      	ldrh	r2, [r7, #0]
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fe1f 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre + y, yCentre + x, colour);
 800135a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800135e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001362:	18d0      	adds	r0, r2, r3
 8001364:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001368:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800136c:	4413      	add	r3, r2
 800136e:	883a      	ldrh	r2, [r7, #0]
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	4619      	mov	r1, r3
 8001374:	f7ff fe10 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre - x, yCentre + y, colour);
 8001378:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800137c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001380:	1ad0      	subs	r0, r2, r3
 8001382:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001386:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800138a:	4413      	add	r3, r2
 800138c:	883a      	ldrh	r2, [r7, #0]
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	4619      	mov	r1, r3
 8001392:	f7ff fe01 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre + y, yCentre - x, colour);
 8001396:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800139a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800139e:	18d0      	adds	r0, r2, r3
 80013a0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	883a      	ldrh	r2, [r7, #0]
 80013ac:	b2d2      	uxtb	r2, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f7ff fdf2 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre - x, yCentre - y, colour);
 80013b4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013bc:	1ad0      	subs	r0, r2, r3
 80013be:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013c2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	883a      	ldrh	r2, [r7, #0]
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fde3 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre - y, yCentre - x, colour);
 80013d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013da:	1ad0      	subs	r0, r2, r3
 80013dc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	883a      	ldrh	r2, [r7, #0]
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	f7ff fdd4 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre + x, yCentre - y, colour);
 80013f0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013f8:	18d0      	adds	r0, r2, r3
 80013fa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013fe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	883a      	ldrh	r2, [r7, #0]
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	4619      	mov	r1, r3
 800140a:	f7ff fdc5 	bl	8000f98 <draw_pixel>
			draw_pixel(xCentre - y, yCentre + x, colour);
 800140e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001412:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001416:	1ad0      	subs	r0, r2, r3
 8001418:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800141c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001420:	4413      	add	r3, r2
 8001422:	883a      	ldrh	r2, [r7, #0]
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f7ff fdb6 	bl	8000f98 <draw_pixel>
    	}

		if (d < 0) {
 800142c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001430:	2b00      	cmp	r3, #0
 8001432:	da09      	bge.n	8001448 <draw_circle+0x21c>
			d += (x << 2) + 6;
 8001434:	89fb      	ldrh	r3, [r7, #14]
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	b29a      	uxth	r2, r3
 800143a:	897b      	ldrh	r3, [r7, #10]
 800143c:	4413      	add	r3, r2
 800143e:	b29b      	uxth	r3, r3
 8001440:	3306      	adds	r3, #6
 8001442:	b29b      	uxth	r3, r3
 8001444:	817b      	strh	r3, [r7, #10]
 8001446:	e00f      	b.n	8001468 <draw_circle+0x23c>
		} else {
			d += ((x - y) << 2) + 10;
 8001448:	89fa      	ldrh	r2, [r7, #14]
 800144a:	89bb      	ldrh	r3, [r7, #12]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	b29b      	uxth	r3, r3
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	b29a      	uxth	r2, r3
 8001454:	897b      	ldrh	r3, [r7, #10]
 8001456:	4413      	add	r3, r2
 8001458:	b29b      	uxth	r3, r3
 800145a:	330a      	adds	r3, #10
 800145c:	b29b      	uxth	r3, r3
 800145e:	817b      	strh	r3, [r7, #10]
			y -= 1;
 8001460:	89bb      	ldrh	r3, [r7, #12]
 8001462:	3b01      	subs	r3, #1
 8001464:	b29b      	uxth	r3, r3
 8001466:	81bb      	strh	r3, [r7, #12]
		}

		x++;
 8001468:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800146c:	b29b      	uxth	r3, r3
 800146e:	3301      	adds	r3, #1
 8001470:	b29b      	uxth	r3, r3
 8001472:	81fb      	strh	r3, [r7, #14]
void draw_circle(int16_t xCentre, int16_t yCentre, int16_t radius, uint16_t colour, char filled)
{
	int16_t x = 0, y = radius;
	int16_t d = 3 - (radius << 1);

    while(x <= y)
 8001474:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001478:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800147c:	429a      	cmp	r2, r3
 800147e:	f77f aef0 	ble.w	8001262 <draw_circle+0x36>
			y -= 1;
		}

		x++;
	}
}
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	bf00      	nop

0800148c <lcdReset>:

// Low-level LCD driving functions --------------------------------------------------------------------------

// Reset the LCD hardware
void lcdReset(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	// Reset pin is active low (0 = reset, 1 = ready)
	res_reset();
 8001490:	f000 ff44 	bl	800231c <res_reset>
	Delay(10000);
 8001494:	f242 7010 	movw	r0, #10000	; 0x2710
 8001498:	f000 ff4c 	bl	8002334 <Delay>

	res_set();
 800149c:	f000 ff32 	bl	8002304 <res_set>
	Delay(10000);
 80014a0:	f242 7010 	movw	r0, #10000	; 0x2710
 80014a4:	f000 ff46 	bl	8002334 <Delay>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <lcdWriteCommand>:

void lcdWriteCommand(uint8_t address)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
	cd_reset();
 80014b6:	f000 fefb 	bl	80022b0 <cd_reset>

	readWriteSPI2(address);
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fe99 	bl	80021f4 <readWriteSPI2>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop

080014cc <lcdWriteParameter>:

void lcdWriteParameter(uint8_t parameter)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
	cd_set();
 80014d6:	f000 fedf 	bl	8002298 <cd_set>

	readWriteSPI2(parameter);
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 fe89 	bl	80021f4 <readWriteSPI2>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop

080014ec <lcdWriteData>:

void lcdWriteData(uint8_t dataByte1, uint8_t dataByte2)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	460a      	mov	r2, r1
 80014f6:	71fb      	strb	r3, [r7, #7]
 80014f8:	4613      	mov	r3, r2
 80014fa:	71bb      	strb	r3, [r7, #6]
	cd_set();
 80014fc:	f000 fecc 	bl	8002298 <cd_set>

	readWriteSPI2(dataByte1);
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	4618      	mov	r0, r3
 8001504:	f000 fe76 	bl	80021f4 <readWriteSPI2>
	readWriteSPI2(dataByte2);
 8001508:	79bb      	ldrb	r3, [r7, #6]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fe72 	bl	80021f4 <readWriteSPI2>
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <lcdInitialise>:

// Initialise the display with the require screen orientation
void lcdInitialise(uint8_t orientation)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
	// Set up the IO ports for communication with the LCD


	// Hardware reset the LCD
	lcdReset();
 8001522:	f7ff ffb3 	bl	800148c <lcdReset>

    lcdWriteCommand(EXIT_SLEEP_MODE);
 8001526:	2011      	movs	r0, #17
 8001528:	f7ff ffc0 	bl	80014ac <lcdWriteCommand>
    Delay(10000); // Wait for the screen to wake up
 800152c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001530:	f000 ff00 	bl	8002334 <Delay>

    lcdWriteCommand(SET_PIXEL_FORMAT);
 8001534:	203a      	movs	r0, #58	; 0x3a
 8001536:	f7ff ffb9 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x05); // 16 bits per pixel
 800153a:	2005      	movs	r0, #5
 800153c:	f7ff ffc6 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(SET_GAMMA_CURVE);
 8001540:	2026      	movs	r0, #38	; 0x26
 8001542:	f7ff ffb3 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x04); // Select gamma curve 3
 8001546:	2004      	movs	r0, #4
 8001548:	f7ff ffc0 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(GAM_R_SEL);
 800154c:	20f2      	movs	r0, #242	; 0xf2
 800154e:	f7ff ffad 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x01); // Gamma adjustment enabled
 8001552:	2001      	movs	r0, #1
 8001554:	f7ff ffba 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(POSITIVE_GAMMA_CORRECT);
 8001558:	20e0      	movs	r0, #224	; 0xe0
 800155a:	f7ff ffa7 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x3f); // 1st Parameter
 800155e:	203f      	movs	r0, #63	; 0x3f
 8001560:	f7ff ffb4 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x25); // 2nd Parameter
 8001564:	2025      	movs	r0, #37	; 0x25
 8001566:	f7ff ffb1 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x1c); // 3rd Parameter
 800156a:	201c      	movs	r0, #28
 800156c:	f7ff ffae 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x1e); // 4th Parameter
 8001570:	201e      	movs	r0, #30
 8001572:	f7ff ffab 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 5th Parameter
 8001576:	2020      	movs	r0, #32
 8001578:	f7ff ffa8 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x12); // 6th Parameter
 800157c:	2012      	movs	r0, #18
 800157e:	f7ff ffa5 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 7th Parameter
 8001582:	202a      	movs	r0, #42	; 0x2a
 8001584:	f7ff ffa2 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x90); // 8th Parameter
 8001588:	2090      	movs	r0, #144	; 0x90
 800158a:	f7ff ff9f 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x24); // 9th Parameter
 800158e:	2024      	movs	r0, #36	; 0x24
 8001590:	f7ff ff9c 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x11); // 10th Parameter
 8001594:	2011      	movs	r0, #17
 8001596:	f7ff ff99 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 11th Parameter
 800159a:	2000      	movs	r0, #0
 800159c:	f7ff ff96 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 12th Parameter
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff ff93 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 13th Parameter
 80015a6:	2000      	movs	r0, #0
 80015a8:	f7ff ff90 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 14th Parameter
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff ff8d 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 15th Parameter
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff ff8a 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(NEGATIVE_GAMMA_CORRECT);
 80015b8:	20e1      	movs	r0, #225	; 0xe1
 80015ba:	f7ff ff77 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x20); // 1st Parameter
 80015be:	2020      	movs	r0, #32
 80015c0:	f7ff ff84 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 2nd Parameter
 80015c4:	2020      	movs	r0, #32
 80015c6:	f7ff ff81 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 3rd Parameter
 80015ca:	2020      	movs	r0, #32
 80015cc:	f7ff ff7e 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 4th Parameter
 80015d0:	2020      	movs	r0, #32
 80015d2:	f7ff ff7b 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x05); // 5th Parameter
 80015d6:	2005      	movs	r0, #5
 80015d8:	f7ff ff78 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 6th Parameter
 80015dc:	2000      	movs	r0, #0
 80015de:	f7ff ff75 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x15); // 7th Parameter
 80015e2:	2015      	movs	r0, #21
 80015e4:	f7ff ff72 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0xa7); // 8th Parameter
 80015e8:	20a7      	movs	r0, #167	; 0xa7
 80015ea:	f7ff ff6f 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x3d); // 9th Parameter
 80015ee:	203d      	movs	r0, #61	; 0x3d
 80015f0:	f7ff ff6c 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x18); // 10th Parameter
 80015f4:	2018      	movs	r0, #24
 80015f6:	f7ff ff69 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x25); // 11th Parameter
 80015fa:	2025      	movs	r0, #37	; 0x25
 80015fc:	f7ff ff66 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 12th Parameter
 8001600:	202a      	movs	r0, #42	; 0x2a
 8001602:	f7ff ff63 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 13th Parameter
 8001606:	202b      	movs	r0, #43	; 0x2b
 8001608:	f7ff ff60 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 14th Parameter
 800160c:	202b      	movs	r0, #43	; 0x2b
 800160e:	f7ff ff5d 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x3a); // 15th Parameter
 8001612:	203a      	movs	r0, #58	; 0x3a
 8001614:	f7ff ff5a 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(FRAME_RATE_CONTROL1);
 8001618:	20b1      	movs	r0, #177	; 0xb1
 800161a:	f7ff ff47 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x08); // DIVA = 8
 800161e:	2008      	movs	r0, #8
 8001620:	f7ff ff54 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x08); // VPA = 8
 8001624:	2008      	movs	r0, #8
 8001626:	f7ff ff51 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(DISPLAY_INVERSION);
 800162a:	20b4      	movs	r0, #180	; 0xb4
 800162c:	f7ff ff3e 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 8001630:	2007      	movs	r0, #7
 8001632:	f7ff ff4b 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL1);
 8001636:	20c0      	movs	r0, #192	; 0xc0
 8001638:	f7ff ff38 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x0a); // VRH = 10:  GVDD = 4.30
 800163c:	200a      	movs	r0, #10
 800163e:	f7ff ff45 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x02); // VC = 2: VCI1 = 2.65
 8001642:	2002      	movs	r0, #2
 8001644:	f7ff ff42 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL2);
 8001648:	20c1      	movs	r0, #193	; 0xc1
 800164a:	f7ff ff2f 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x02); // BT = 2: AVDD = 2xVCI1, VCL = -1xVCI1, VGH = 5xVCI1, VGL = -2xVCI1
 800164e:	2002      	movs	r0, #2
 8001650:	f7ff ff3c 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(VCOM_CONTROL1);
 8001654:	20c5      	movs	r0, #197	; 0xc5
 8001656:	f7ff ff29 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x50); // VMH = 80: VCOMH voltage = 4.5
 800165a:	2050      	movs	r0, #80	; 0x50
 800165c:	f7ff ff36 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x5b); // VML = 91: VCOML voltage = -0.225
 8001660:	205b      	movs	r0, #91	; 0x5b
 8001662:	f7ff ff33 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(VCOM_OFFSET_CONTROL);
 8001666:	20c7      	movs	r0, #199	; 0xc7
 8001668:	f7ff ff20 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
 800166c:	2040      	movs	r0, #64	; 0x40
 800166e:	f7ff ff2d 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(SET_COLUMN_ADDRESS);
 8001672:	202a      	movs	r0, #42	; 0x2a
 8001674:	f7ff ff1a 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x00); // XSH
 8001678:	2000      	movs	r0, #0
 800167a:	f7ff ff27 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // XSL
 800167e:	2000      	movs	r0, #0
 8001680:	f7ff ff24 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00); // XEH
 8001684:	2000      	movs	r0, #0
 8001686:	f7ff ff21 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 800168a:	207f      	movs	r0, #127	; 0x7f
 800168c:	f7ff ff1e 	bl	80014cc <lcdWriteParameter>

    lcdWriteCommand(SET_PAGE_ADDRESS);
 8001690:	202b      	movs	r0, #43	; 0x2b
 8001692:	f7ff ff0b 	bl	80014ac <lcdWriteCommand>
    lcdWriteParameter(0x00);
 8001696:	2000      	movs	r0, #0
 8001698:	f7ff ff18 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00);
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff ff15 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x00);
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff ff12 	bl	80014cc <lcdWriteParameter>
    lcdWriteParameter(0x7f); // 128 pixels y
 80016a8:	207f      	movs	r0, #127	; 0x7f
 80016aa:	f7ff ff0f 	bl	80014cc <lcdWriteParameter>

	// Select display orientation
    lcdWriteCommand(SET_ADDRESS_MODE);
 80016ae:	2036      	movs	r0, #54	; 0x36
 80016b0:	f7ff fefc 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(orientation);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff08 	bl	80014cc <lcdWriteParameter>

	// Set the display to on
    lcdWriteCommand(SET_DISPLAY_ON);
 80016bc:	2029      	movs	r0, #41	; 0x29
 80016be:	f7ff fef5 	bl	80014ac <lcdWriteCommand>
    lcdWriteCommand(WRITE_MEMORY_START);
 80016c2:	202c      	movs	r0, #44	; 0x2c
 80016c4:	f7ff fef2 	bl	80014ac <lcdWriteCommand>
}
 80016c8:	bf00      	nop
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <lcdClearDisplay>:

// LCD graphics functions -----------------------------------------------------------------------------------

void lcdClearDisplay(uint16_t colour)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	80fb      	strh	r3, [r7, #6]
	uint16_t pixel;

	// Set the column address to 0-127
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 80016da:	202a      	movs	r0, #42	; 0x2a
 80016dc:	f7ff fee6 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff fef3 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f7ff fef0 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80016ec:	2000      	movs	r0, #0
 80016ee:	f7ff feed 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 80016f2:	207f      	movs	r0, #127	; 0x7f
 80016f4:	f7ff feea 	bl	80014cc <lcdWriteParameter>

	// Set the page address to 0-127
	lcdWriteCommand(SET_PAGE_ADDRESS);
 80016f8:	202b      	movs	r0, #43	; 0x2b
 80016fa:	f7ff fed7 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80016fe:	2000      	movs	r0, #0
 8001700:	f7ff fee4 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001704:	2000      	movs	r0, #0
 8001706:	f7ff fee1 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 800170a:	2000      	movs	r0, #0
 800170c:	f7ff fede 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8001710:	207f      	movs	r0, #127	; 0x7f
 8001712:	f7ff fedb 	bl	80014cc <lcdWriteParameter>

	// Plot the pixels
	lcdWriteCommand(WRITE_MEMORY_START);
 8001716:	202c      	movs	r0, #44	; 0x2c
 8001718:	f7ff fec8 	bl	80014ac <lcdWriteCommand>
	for(pixel = 0; pixel < 16385; pixel++) lcdWriteData(colour >> 8, colour);
 800171c:	2300      	movs	r3, #0
 800171e:	81fb      	strh	r3, [r7, #14]
 8001720:	e00c      	b.n	800173c <lcdClearDisplay+0x6c>
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	b29b      	uxth	r3, r3
 8001728:	b2db      	uxtb	r3, r3
 800172a:	88fa      	ldrh	r2, [r7, #6]
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	4611      	mov	r1, r2
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fedb 	bl	80014ec <lcdWriteData>
 8001736:	89fb      	ldrh	r3, [r7, #14]
 8001738:	3301      	adds	r3, #1
 800173a:	81fb      	strh	r3, [r7, #14]
 800173c:	89fb      	ldrh	r3, [r7, #14]
 800173e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001742:	d9ee      	bls.n	8001722 <lcdClearDisplay+0x52>
}
 8001744:	bf00      	nop
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <lcdPutCh>:

// LCD text manipulation functions --------------------------------------------------------------------------
#define pgm_read_byte_near(address_short) (uint16_t)(address_short)
// Plot a character at the specified x, y co-ordinates (top left hand corner of character)
void lcdPutCh(unsigned char character, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 800174c:	b590      	push	{r4, r7, lr}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	4604      	mov	r4, r0
 8001754:	4608      	mov	r0, r1
 8001756:	4611      	mov	r1, r2
 8001758:	461a      	mov	r2, r3
 800175a:	4623      	mov	r3, r4
 800175c:	71fb      	strb	r3, [r7, #7]
 800175e:	4603      	mov	r3, r0
 8001760:	71bb      	strb	r3, [r7, #6]
 8001762:	460b      	mov	r3, r1
 8001764:	717b      	strb	r3, [r7, #5]
 8001766:	4613      	mov	r3, r2
 8001768:	807b      	strh	r3, [r7, #2]

	// To speed up plotting we define a x window of 6 pixels and then
	// write out one row at a time.  This means the LCD will correctly
	// update the memory pointer saving us a good few bytes

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 800176a:	202a      	movs	r0, #42	; 0x2a
 800176c:	f7ff fe9e 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8001770:	2000      	movs	r0, #0
 8001772:	f7ff feab 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(x);
 8001776:	79bb      	ldrb	r3, [r7, #6]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fea7 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 800177e:	2000      	movs	r0, #0
 8001780:	f7ff fea4 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(x+5);
 8001784:	79bb      	ldrb	r3, [r7, #6]
 8001786:	3305      	adds	r3, #5
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff fe9e 	bl	80014cc <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 8001790:	202b      	movs	r0, #43	; 0x2b
 8001792:	f7ff fe8b 	bl	80014ac <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8001796:	2000      	movs	r0, #0
 8001798:	f7ff fe98 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(y);
 800179c:	797b      	ldrb	r3, [r7, #5]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fe94 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80017a4:	2000      	movs	r0, #0
 80017a6:	f7ff fe91 	bl	80014cc <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 80017aa:	207f      	movs	r0, #127	; 0x7f
 80017ac:	f7ff fe8e 	bl	80014cc <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 80017b0:	202c      	movs	r0, #44	; 0x2c
 80017b2:	f7ff fe7b 	bl	80014ac <lcdWriteCommand>

	// Plot the font data
	for (row = 0; row < 8; row++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	73fb      	strb	r3, [r7, #15]
 80017ba:	e032      	b.n	8001822 <lcdPutCh+0xd6>
	{
		for (column = 0; column < 6; column++)
 80017bc:	2300      	movs	r3, #0
 80017be:	73bb      	strb	r3, [r7, #14]
 80017c0:	e029      	b.n	8001816 <lcdPutCh+0xca>
		{
			if ((font5x8[character][column]) & (1 << row))
 80017c2:	79fa      	ldrb	r2, [r7, #7]
 80017c4:	7bb9      	ldrb	r1, [r7, #14]
 80017c6:	481a      	ldr	r0, [pc, #104]	; (8001830 <lcdPutCh+0xe4>)
 80017c8:	4613      	mov	r3, r2
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	4403      	add	r3, r0
 80017d2:	440b      	add	r3, r1
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	461a      	mov	r2, r3
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	fa42 f303 	asr.w	r3, r2, r3
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d00a      	beq.n	80017fc <lcdPutCh+0xb0>
				lcdWriteData(fgColour>>8, fgColour);
 80017e6:	887b      	ldrh	r3, [r7, #2]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	887a      	ldrh	r2, [r7, #2]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fe79 	bl	80014ec <lcdWriteData>
 80017fa:	e009      	b.n	8001810 <lcdPutCh+0xc4>
			else lcdWriteData(bgColour >> 8, bgColour);
 80017fc:	8c3b      	ldrh	r3, [r7, #32]
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	b29b      	uxth	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	8c3a      	ldrh	r2, [r7, #32]
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fe6e 	bl	80014ec <lcdWriteData>
	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
	{
		for (column = 0; column < 6; column++)
 8001810:	7bbb      	ldrb	r3, [r7, #14]
 8001812:	3301      	adds	r3, #1
 8001814:	73bb      	strb	r3, [r7, #14]
 8001816:	7bbb      	ldrb	r3, [r7, #14]
 8001818:	2b05      	cmp	r3, #5
 800181a:	d9d2      	bls.n	80017c2 <lcdPutCh+0x76>
	lcdWriteParameter(0x7f);

	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	3301      	adds	r3, #1
 8001820:	73fb      	strb	r3, [r7, #15]
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	2b07      	cmp	r3, #7
 8001826:	d9c9      	bls.n	80017bc <lcdPutCh+0x70>
			if ((font5x8[character][column]) & (1 << row))
				lcdWriteData(fgColour>>8, fgColour);
			else lcdWriteData(bgColour >> 8, bgColour);
		}
	}
}
 8001828:	bf00      	nop
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	bd90      	pop	{r4, r7, pc}
 8001830:	08002fa0 	.word	0x08002fa0

08001834 <decodeRgbValue>:

// Translates a 3 byte RGB value into a 2 byte value for the LCD (values should be 0-31)
uint16_t decodeRgbValue(uint8_t r, uint8_t g, uint8_t b)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	71fb      	strb	r3, [r7, #7]
 800183e:	460b      	mov	r3, r1
 8001840:	71bb      	strb	r3, [r7, #6]
 8001842:	4613      	mov	r3, r2
 8001844:	717b      	strb	r3, [r7, #5]
	return (b << 11) | (g << 6) | (r);
 8001846:	797b      	ldrb	r3, [r7, #5]
 8001848:	02db      	lsls	r3, r3, #11
 800184a:	b21a      	sxth	r2, r3
 800184c:	79bb      	ldrb	r3, [r7, #6]
 800184e:	019b      	lsls	r3, r3, #6
 8001850:	b21b      	sxth	r3, r3
 8001852:	4313      	orrs	r3, r2
 8001854:	b21a      	sxth	r2, r3
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	b21b      	sxth	r3, r3
 800185a:	4313      	orrs	r3, r2
 800185c:	b21b      	sxth	r3, r3
 800185e:	b29b      	uxth	r3, r3
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop

0800186c <lcdPutS>:
// it easy to place text
uint8_t lcdTextY(uint8_t y) { return y*8; }

// Plot a string of characters to the LCD
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	b087      	sub	sp, #28
 8001870:	af02      	add	r7, sp, #8
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	4608      	mov	r0, r1
 8001876:	4611      	mov	r1, r2
 8001878:	461a      	mov	r2, r3
 800187a:	4603      	mov	r3, r0
 800187c:	70fb      	strb	r3, [r7, #3]
 800187e:	460b      	mov	r3, r1
 8001880:	70bb      	strb	r3, [r7, #2]
 8001882:	4613      	mov	r3, r2
 8001884:	803b      	strh	r3, [r7, #0]
	uint8_t origin = x;
 8001886:	78fb      	ldrb	r3, [r7, #3]
 8001888:	73bb      	strb	r3, [r7, #14]
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 800188a:	2300      	movs	r3, #0
 800188c:	73fb      	strb	r3, [r7, #15]
 800188e:	e01c      	b.n	80018ca <lcdPutS+0x5e>
	{
		// Check if we are out of bounds and move to
		// the next line if we are
		if (x > 121)
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	2b79      	cmp	r3, #121	; 0x79
 8001894:	d904      	bls.n	80018a0 <lcdPutS+0x34>
		{
			x = origin;
 8001896:	7bbb      	ldrb	r3, [r7, #14]
 8001898:	70fb      	strb	r3, [r7, #3]
			y += 8;
 800189a:	78bb      	ldrb	r3, [r7, #2]
 800189c:	3308      	adds	r3, #8
 800189e:	70bb      	strb	r3, [r7, #2]
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 80018a0:	78bb      	ldrb	r3, [r7, #2]
 80018a2:	2b78      	cmp	r3, #120	; 0x78
 80018a4:	d819      	bhi.n	80018da <lcdPutS+0x6e>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	7818      	ldrb	r0, [r3, #0]
 80018ae:	883c      	ldrh	r4, [r7, #0]
 80018b0:	78ba      	ldrb	r2, [r7, #2]
 80018b2:	78f9      	ldrb	r1, [r7, #3]
 80018b4:	8c3b      	ldrh	r3, [r7, #32]
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	4623      	mov	r3, r4
 80018ba:	f7ff ff47 	bl	800174c <lcdPutCh>
		x += 6;
 80018be:	78fb      	ldrb	r3, [r7, #3]
 80018c0:	3306      	adds	r3, #6
 80018c2:	70fb      	strb	r3, [r7, #3]
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
	uint8_t origin = x;
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 80018c4:	7bfb      	ldrb	r3, [r7, #15]
 80018c6:	3301      	adds	r3, #1
 80018c8:	73fb      	strb	r3, [r7, #15]
 80018ca:	7bfc      	ldrb	r4, [r7, #15]
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7fe fc55 	bl	800017c <strlen>
 80018d2:	4603      	mov	r3, r0
 80018d4:	429c      	cmp	r4, r3
 80018d6:	d3db      	bcc.n	8001890 <lcdPutS+0x24>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 80018d8:	e000      	b.n	80018dc <lcdPutS+0x70>
			x = origin;
			y += 8;
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 80018da:	bf00      	nop

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 80018dc:	bf00      	nop
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd90      	pop	{r4, r7, pc}

080018e4 <InitInput>:
#include <stm32l1xx_gpio.h>

#include "input.h"

void InitInput()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	ADC_InitTypeDef ADC_InitStructure;
	/* Enable GPIO clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80018ea:	2101      	movs	r1, #1
 80018ec:	2001      	movs	r0, #1
 80018ee:	f7ff f8d5 	bl	8000a9c <RCC_AHBPeriphClockCmd>

	/* Configure ADCx Channel 1 as analog input */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1; //zapojili sme tlacidlo na pin 1
 80018f2:	2302      	movs	r3, #2
 80018f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80018f6:	2303      	movs	r3, #3
 80018f8:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80018fe:	f107 0318 	add.w	r3, r7, #24
 8001902:	4619      	mov	r1, r3
 8001904:	481e      	ldr	r0, [pc, #120]	; (8001980 <InitInput+0x9c>)
 8001906:	f7fe ff01 	bl	800070c <GPIO_Init>
	/* Enable the HSI oscillator */
	RCC_HSICmd(ENABLE);
 800190a:	2001      	movs	r0, #1
 800190c:	f7fe ffdc 	bl	80008c8 <RCC_HSICmd>
	/* Check that HSI oscillator is ready */
	while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8001910:	bf00      	nop
 8001912:	2021      	movs	r0, #33	; 0x21
 8001914:	f7ff f91c 	bl	8000b50 <RCC_GetFlagStatus>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0f9      	beq.n	8001912 <InitInput+0x2e>
	/* Enable ADC clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800191e:	2101      	movs	r1, #1
 8001920:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001924:	f7ff f8d8 	bl	8000ad8 <RCC_APB2PeriphClockCmd>
	/* Initialize ADC structure */
	ADC_StructInit(&ADC_InitStructure);
 8001928:	463b      	mov	r3, r7
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fc82 	bl	8000234 <ADC_StructInit>
	/* ADC1 configuration */
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001930:	2300      	movs	r3, #0
 8001932:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	717b      	strb	r3, [r7, #5]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfConversion = 1;
 8001940:	2301      	movs	r3, #1
 8001942:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC1, &ADC_InitStructure);
 8001944:	463b      	mov	r3, r7
 8001946:	4619      	mov	r1, r3
 8001948:	480e      	ldr	r0, [pc, #56]	; (8001984 <InitInput+0xa0>)
 800194a:	f7fe fc1f 	bl	800018c <ADC_Init>
	/* ADCx regular channel8 configuration */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_16Cycles); // pinu 1 zodpoveda kanal 1
 800194e:	2302      	movs	r3, #2
 8001950:	2201      	movs	r2, #1
 8001952:	2101      	movs	r1, #1
 8001954:	480b      	ldr	r0, [pc, #44]	; (8001984 <InitInput+0xa0>)
 8001956:	f7fe fca9 	bl	80002ac <ADC_RegularChannelConfig>
			/* Enable the ADC */
	ADC_Cmd(ADC1, ENABLE);
 800195a:	2101      	movs	r1, #1
 800195c:	4809      	ldr	r0, [pc, #36]	; (8001984 <InitInput+0xa0>)
 800195e:	f7fe fc89 	bl	8000274 <ADC_Cmd>
	/* Wait until the ADC1 is ready */
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET) {
 8001962:	bf00      	nop
 8001964:	2140      	movs	r1, #64	; 0x40
 8001966:	4807      	ldr	r0, [pc, #28]	; (8001984 <InitInput+0xa0>)
 8001968:	f7fe fe22 	bl	80005b0 <ADC_GetFlagStatus>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d0f8      	beq.n	8001964 <InitInput+0x80>
	}
	/* Start ADC Software Conversion */
	ADC_SoftwareStartConv(ADC1);
 8001972:	4804      	ldr	r0, [pc, #16]	; (8001984 <InitInput+0xa0>)
 8001974:	f7fe fe00 	bl	8000578 <ADC_SoftwareStartConv>
}
 8001978:	bf00      	nop
 800197a:	3720      	adds	r7, #32
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40020000 	.word	0x40020000
 8001984:	40012400 	.word	0x40012400

08001988 <ScanInput>:

unsigned int ScanInput()
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
	static unsigned long seed = 7183015; // ak nechapes seedu si debil
	int AD_value, key = 0, ret = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	2300      	movs	r3, #0
 8001994:	60bb      	str	r3, [r7, #8]
	ADC_SoftwareStartConv(ADC1);
 8001996:	4841      	ldr	r0, [pc, #260]	; (8001a9c <ScanInput+0x114>)
 8001998:	f7fe fdee 	bl	8000578 <ADC_SoftwareStartConv>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
 800199c:	bf00      	nop
 800199e:	2102      	movs	r1, #2
 80019a0:	483e      	ldr	r0, [pc, #248]	; (8001a9c <ScanInput+0x114>)
 80019a2:	f7fe fe05 	bl	80005b0 <ADC_GetFlagStatus>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f8      	beq.n	800199e <ScanInput+0x16>
	AD_value = ADC_GetConversionValue(ADC1);
 80019ac:	483b      	ldr	r0, [pc, #236]	; (8001a9c <ScanInput+0x114>)
 80019ae:	f7fe fdf3 	bl	8000598 <ADC_GetConversionValue>
 80019b2:	4603      	mov	r3, r0
 80019b4:	607b      	str	r3, [r7, #4]

	// aktualizuj RNG
	seed *= AD_value * rand();
 80019b6:	f000 fef1 	bl	800279c <rand>
 80019ba:	4602      	mov	r2, r0
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	fb03 f302 	mul.w	r3, r3, r2
 80019c2:	461a      	mov	r2, r3
 80019c4:	4b36      	ldr	r3, [pc, #216]	; (8001aa0 <ScanInput+0x118>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	fb03 f302 	mul.w	r3, r3, r2
 80019cc:	4a34      	ldr	r2, [pc, #208]	; (8001aa0 <ScanInput+0x118>)
 80019ce:	6013      	str	r3, [r2, #0]
	srand(seed);
 80019d0:	4b33      	ldr	r3, [pc, #204]	; (8001aa0 <ScanInput+0x118>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 feb9 	bl	800274c <srand>
	//ak tlacidlo drzim stlacene tak ledka blika nizsie nastavenou rychlostou
	//pokial nedrzim tlacidlo tak sa ledka vypne
	//pre jednotlive tlacidla sme urcili rozmedzie pre AD_value +-cca 5.
	//pre tlacidlo 1 (najblizsie k dratom) to boli hodnoti cca v zormedzi 4046 a 4049

	key = 3940 - AD_value;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f5c3 6376 	rsb	r3, r3, #3936	; 0xf60
 80019e0:	3304      	adds	r3, #4
 80019e2:	60fb      	str	r3, [r7, #12]
	if (key < 0) key = 0;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	da01      	bge.n	80019ee <ScanInput+0x66>
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]

	// pokus o osetrenie stlacenia viacerych tlacitok
	if (key / 1900) ret |= KEY_P2_DN; //input.h, ak plati podmienka tak do ret sa setne bit
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80019f4:	f640 62d6 	movw	r2, #3798	; 0xed6
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d903      	bls.n	8001a04 <ScanInput+0x7c>
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]
	key %= 1900;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4a27      	ldr	r2, [pc, #156]	; (8001aa4 <ScanInput+0x11c>)
 8001a08:	fb82 1203 	smull	r1, r2, r2, r3
 8001a0c:	1251      	asrs	r1, r2, #9
 8001a0e:	17da      	asrs	r2, r3, #31
 8001a10:	1a8a      	subs	r2, r1, r2
 8001a12:	f240 716c 	movw	r1, #1900	; 0x76c
 8001a16:	fb01 f202 	mul.w	r2, r1, r2
 8001a1a:	1a9b      	subs	r3, r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]

	if (key / 1000) ret |= KEY_P2_UP;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8001a24:	f240 72ce 	movw	r2, #1998	; 0x7ce
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d903      	bls.n	8001a34 <ScanInput+0xac>
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	f043 0302 	orr.w	r3, r3, #2
 8001a32:	60bb      	str	r3, [r7, #8]
	key %= 1000;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4a1c      	ldr	r2, [pc, #112]	; (8001aa8 <ScanInput+0x120>)
 8001a38:	fb82 1203 	smull	r1, r2, r2, r3
 8001a3c:	1191      	asrs	r1, r2, #6
 8001a3e:	17da      	asrs	r2, r3, #31
 8001a40:	1a8a      	subs	r2, r1, r2
 8001a42:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a46:	fb01 f202 	mul.w	r2, r1, r2
 8001a4a:	1a9b      	subs	r3, r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]

	if (key / 400) ret |= KEY_P1_DN;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f203 138f 	addw	r3, r3, #399	; 0x18f
 8001a54:	f240 321e 	movw	r2, #798	; 0x31e
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d903      	bls.n	8001a64 <ScanInput+0xdc>
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	f043 0304 	orr.w	r3, r3, #4
 8001a62:	60bb      	str	r3, [r7, #8]
	key %= 400;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4a11      	ldr	r2, [pc, #68]	; (8001aac <ScanInput+0x124>)
 8001a68:	fb82 1203 	smull	r1, r2, r2, r3
 8001a6c:	11d1      	asrs	r1, r2, #7
 8001a6e:	17da      	asrs	r2, r3, #31
 8001a70:	1a8a      	subs	r2, r1, r2
 8001a72:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001a76:	fb01 f202 	mul.w	r2, r1, r2
 8001a7a:	1a9b      	subs	r3, r3, r2
 8001a7c:	60fb      	str	r3, [r7, #12]

	if (key / 250) ret |= KEY_P1_UP;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	33f9      	adds	r3, #249	; 0xf9
 8001a82:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8001a86:	d903      	bls.n	8001a90 <ScanInput+0x108>
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f043 0308 	orr.w	r3, r3, #8
 8001a8e:	60bb      	str	r3, [r7, #8]
	//tlacidlo 4
	else if (AD_value > 2000 && AD_value < 2050) {
		key = KEY_P2_DN;
	}*/

	return ret;
 8001a90:	68bb      	ldr	r3, [r7, #8]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40012400 	.word	0x40012400
 8001aa0:	20000020 	.word	0x20000020
 8001aa4:	44fc3a35 	.word	0x44fc3a35
 8001aa8:	10624dd3 	.word	0x10624dd3
 8001aac:	51eb851f 	.word	0x51eb851f

08001ab0 <isqrt>:
		{0, MAP_RGB(0, 0, 31)}
};

// SQRT(a) celociselne
unsigned short isqrt(unsigned long a)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b087      	sub	sp, #28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
    unsigned long rem = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
    int root = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
    int i;

    for (i = 0; i < 16; i++) {
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	e01e      	b.n	8001b04 <isqrt+0x54>
        root <<= 1;
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	613b      	str	r3, [r7, #16]
        rem <<= 2;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	617b      	str	r3, [r7, #20]
        rem += a >> 30;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	0f9b      	lsrs	r3, r3, #30
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	4413      	add	r3, r2
 8001ada:	617b      	str	r3, [r7, #20]
        a <<= 2;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	607b      	str	r3, [r7, #4]

        if (root < rem) {
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d209      	bcs.n	8001afe <isqrt+0x4e>
            root++;
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	3301      	adds	r3, #1
 8001aee:	613b      	str	r3, [r7, #16]
            rem -= root;
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	617b      	str	r3, [r7, #20]
            root++;
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	3301      	adds	r3, #1
 8001afc:	613b      	str	r3, [r7, #16]
{
    unsigned long rem = 0;
    int root = 0;
    int i;

    for (i = 0; i < 16; i++) {
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	3301      	adds	r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b0f      	cmp	r3, #15
 8001b08:	dddd      	ble.n	8001ac6 <isqrt+0x16>
            rem -= root;
            root++;
        }
    }

    return (unsigned short) (root >> 1);
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	105b      	asrs	r3, r3, #1
 8001b0e:	b29b      	uxth	r3, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	371c      	adds	r7, #28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop

08001b1c <writeEEPROMByte>:

// copy paste z netu, zapis do EEPROM (na zapamatanie si skore)
FLASH_Status writeEEPROMByte(uint32_t address, uint8_t data) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	460b      	mov	r3, r1
 8001b26:	70fb      	strb	r3, [r7, #3]
    FLASH_Status status = FLASH_COMPLETE;
 8001b28:	2304      	movs	r3, #4
 8001b2a:	73fb      	strb	r3, [r7, #15]
    address = address + 0x08080000;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001b32:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8001b36:	607b      	str	r3, [r7, #4]
    DATA_EEPROM_Unlock();  //Unprotect the EEPROM to allow writing
 8001b38:	f7fe fd54 	bl	80005e4 <DATA_EEPROM_Unlock>
    status = DATA_EEPROM_ProgramByte(address, data);
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7fe fd75 	bl	8000630 <DATA_EEPROM_ProgramByte>
 8001b46:	4603      	mov	r3, r0
 8001b48:	73fb      	strb	r3, [r7, #15]
    DATA_EEPROM_Lock();  // Reprotect the EEPROM
 8001b4a:	f7fe fd63 	bl	8000614 <DATA_EEPROM_Lock>
    return status;
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <readEEPROMByte>:

// copy paste z netu, citanie hodnot z EEPROM
uint8_t readEEPROMByte(uint32_t address) {
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	73fb      	strb	r3, [r7, #15]
    address = address + 0x08080000;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001b6a:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8001b6e:	607b      	str	r3, [r7, #4]
    tmp = *(__IO uint32_t*)address;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	73fb      	strb	r3, [r7, #15]

    return tmp;
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop

08001b84 <InitGPIO>:


void InitGPIO() // funkcia no konfiguraciu vistupu na pin 5 gpioa periferie (ledka)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f7fe ff85 	bl	8000a9c <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef gpioInitStruct;
	gpioInitStruct.GPIO_Pin = GPIO_Pin_5;
 8001b92:	2320      	movs	r3, #32
 8001b94:	603b      	str	r3, [r7, #0]
	gpioInitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8001b96:	2301      	movs	r3, #1
 8001b98:	713b      	strb	r3, [r7, #4]
	gpioInitStruct.GPIO_OType = GPIO_OType_PP;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	71bb      	strb	r3, [r7, #6]
	gpioInitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	71fb      	strb	r3, [r7, #7]
	gpioInitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &gpioInitStruct);
 8001ba6:	463b      	mov	r3, r7
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4810      	ldr	r0, [pc, #64]	; (8001bec <InitGPIO+0x68>)
 8001bac:	f7fe fdae 	bl	800070c <GPIO_Init>

	gpioInitStruct.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8001bb0:	230c      	movs	r3, #12
 8001bb2:	603b      	str	r3, [r7, #0]
	gpioInitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &gpioInitStruct);
 8001bb8:	463b      	mov	r3, r7
 8001bba:	4619      	mov	r1, r3
 8001bbc:	480b      	ldr	r0, [pc, #44]	; (8001bec <InitGPIO+0x68>)
 8001bbe:	f7fe fda5 	bl	800070c <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	2102      	movs	r1, #2
 8001bc6:	4809      	ldr	r0, [pc, #36]	; (8001bec <InitGPIO+0x68>)
 8001bc8:	f7fe fe36 	bl	8000838 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8001bcc:	2207      	movs	r2, #7
 8001bce:	2103      	movs	r1, #3
 8001bd0:	4806      	ldr	r0, [pc, #24]	; (8001bec <InitGPIO+0x68>)
 8001bd2:	f7fe fe31 	bl	8000838 <GPIO_PinAFConfig>

	// inicializacia pinov pre komunikaciu s displejom
	// spi.h
	InitRES();
 8001bd6:	f000 fb77 	bl	80022c8 <InitRES>
	InitCS();
 8001bda:	f000 fb23 	bl	8002224 <InitCS>
	InitCD();
 8001bde:	f000 fb3d 	bl	800225c <InitCD>
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40020000 	.word	0x40020000

08001bf0 <render>:

void render(unsigned long frame)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	6078      	str	r0, [r7, #4]
	clear_fb(0);
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	f7ff f963 	bl	8000ec4 <clear_fb>
	draw_rect(8, player_pos[0] - player_size, 12, player_pos[0] + player_size, 1);//p1
 8001bfe:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <render+0x90>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	230c      	movs	r3, #12
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	b219      	sxth	r1, r3
 8001c0e:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <render+0x90>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	230c      	movs	r3, #12
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	4413      	add	r3, r2
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	b21a      	sxth	r2, r3
 8001c1e:	2301      	movs	r3, #1
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	4613      	mov	r3, r2
 8001c24:	220c      	movs	r2, #12
 8001c26:	2008      	movs	r0, #8
 8001c28:	f7ff fab8 	bl	800119c <draw_rect>
	draw_rect(127-12, player_pos[1] - player_size, 127-8, player_pos[1] + player_size, 1);//p2
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <render+0x90>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	230c      	movs	r3, #12
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	b219      	sxth	r1, r3
 8001c3c:	4b10      	ldr	r3, [pc, #64]	; (8001c80 <render+0x90>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	230c      	movs	r3, #12
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	4413      	add	r3, r2
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	b21a      	sxth	r2, r3
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	4613      	mov	r3, r2
 8001c52:	2277      	movs	r2, #119	; 0x77
 8001c54:	2073      	movs	r0, #115	; 0x73
 8001c56:	f7ff faa1 	bl	800119c <draw_rect>
	draw_circle(ball_pos[0], ball_pos[1], ball_r, 1, 1);//loptos
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <render+0x94>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b218      	sxth	r0, r3
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <render+0x94>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	b219      	sxth	r1, r3
 8001c66:	2304      	movs	r3, #4
 8001c68:	b21a      	sxth	r2, r3
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	2301      	movs	r3, #1
 8001c70:	f7ff fadc 	bl	800122c <draw_circle>
	push_fb(); // framebuffer, graphics.c
 8001c74:	f7ff f936 	bl	8000ee4 <push_fb>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000d90 	.word	0x20000d90
 8001c84:	20000ddc 	.word	0x20000ddc

08001c88 <update>:

void update(unsigned long frame)
{
 8001c88:	b5b0      	push	{r4, r5, r7, lr}
 8001c8a:	b088      	sub	sp, #32
 8001c8c:	af02      	add	r7, sp, #8
 8001c8e:	6078      	str	r0, [r7, #4]
	unsigned int key = ScanInput();
 8001c90:	f7ff fe7a 	bl	8001988 <ScanInput>
 8001c94:	60f8      	str	r0, [r7, #12]
	int high_score, col;
	switch(state)
 8001c96:	4bb6      	ldr	r3, [pc, #728]	; (8001f70 <update+0x2e8>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	f200 819e 	bhi.w	8001fdc <update+0x354>
 8001ca0:	a201      	add	r2, pc, #4	; (adr r2, 8001ca8 <update+0x20>)
 8001ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca6:	bf00      	nop
 8001ca8:	08001cb9 	.word	0x08001cb9
 8001cac:	08001e79 	.word	0x08001e79
 8001cb0:	08001ec5 	.word	0x08001ec5
 8001cb4:	08001f9d 	.word	0x08001f9d
	{
		case 0: // reset state
			ball_pos[0] = 64;//lopta x
 8001cb8:	4bae      	ldr	r3, [pc, #696]	; (8001f74 <update+0x2ec>)
 8001cba:	2240      	movs	r2, #64	; 0x40
 8001cbc:	601a      	str	r2, [r3, #0]
			ball_pos[1] = 64;//lopta y
 8001cbe:	4bad      	ldr	r3, [pc, #692]	; (8001f74 <update+0x2ec>)
 8001cc0:	2240      	movs	r2, #64	; 0x40
 8001cc2:	605a      	str	r2, [r3, #4]
			player_pos[0] = 64;//p1 y
 8001cc4:	4bac      	ldr	r3, [pc, #688]	; (8001f78 <update+0x2f0>)
 8001cc6:	2240      	movs	r2, #64	; 0x40
 8001cc8:	601a      	str	r2, [r3, #0]
			player_pos[1] = 64;//p2 y
 8001cca:	4bab      	ldr	r3, [pc, #684]	; (8001f78 <update+0x2f0>)
 8001ccc:	2240      	movs	r2, #64	; 0x40
 8001cce:	605a      	str	r2, [r3, #4]
			ball_speed[0] = (rand() % 9) - 4; // rychlost X
 8001cd0:	f000 fd64 	bl	800279c <rand>
 8001cd4:	4601      	mov	r1, r0
 8001cd6:	4ba9      	ldr	r3, [pc, #676]	; (8001f7c <update+0x2f4>)
 8001cd8:	fb83 2301 	smull	r2, r3, r3, r1
 8001cdc:	105a      	asrs	r2, r3, #1
 8001cde:	17cb      	asrs	r3, r1, #31
 8001ce0:	1ad2      	subs	r2, r2, r3
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	1aca      	subs	r2, r1, r3
 8001cea:	1f13      	subs	r3, r2, #4
 8001cec:	4aa4      	ldr	r2, [pc, #656]	; (8001f80 <update+0x2f8>)
 8001cee:	6013      	str	r3, [r2, #0]
			ball_speed[1] = (rand() % 9) - 4; // rychlost Y
 8001cf0:	f000 fd54 	bl	800279c <rand>
 8001cf4:	4601      	mov	r1, r0
 8001cf6:	4ba1      	ldr	r3, [pc, #644]	; (8001f7c <update+0x2f4>)
 8001cf8:	fb83 2301 	smull	r2, r3, r3, r1
 8001cfc:	105a      	asrs	r2, r3, #1
 8001cfe:	17cb      	asrs	r3, r1, #31
 8001d00:	1ad2      	subs	r2, r2, r3
 8001d02:	4613      	mov	r3, r2
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4413      	add	r3, r2
 8001d08:	1aca      	subs	r2, r1, r3
 8001d0a:	1f13      	subs	r3, r2, #4
 8001d0c:	4a9c      	ldr	r2, [pc, #624]	; (8001f80 <update+0x2f8>)
 8001d0e:	6053      	str	r3, [r2, #4]
			if (ball_speed[0] == 0) ball_speed[0] = 5;
 8001d10:	4b9b      	ldr	r3, [pc, #620]	; (8001f80 <update+0x2f8>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d102      	bne.n	8001d1e <update+0x96>
 8001d18:	4b99      	ldr	r3, [pc, #612]	; (8001f80 <update+0x2f8>)
 8001d1a:	2205      	movs	r2, #5
 8001d1c:	601a      	str	r2, [r3, #0]
			if (ball_speed[1] == 0) ball_speed[1] = -5;
 8001d1e:	4b98      	ldr	r3, [pc, #608]	; (8001f80 <update+0x2f8>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d103      	bne.n	8001d2e <update+0xa6>
 8001d26:	4b96      	ldr	r3, [pc, #600]	; (8001f80 <update+0x2f8>)
 8001d28:	f06f 0204 	mvn.w	r2, #4
 8001d2c:	605a      	str	r2, [r3, #4]
			player_speed = isqrt(ball_speed[0] * ball_speed[0] + ball_speed[1] * ball_speed[1]);
 8001d2e:	4b94      	ldr	r3, [pc, #592]	; (8001f80 <update+0x2f8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a93      	ldr	r2, [pc, #588]	; (8001f80 <update+0x2f8>)
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	fb02 f203 	mul.w	r2, r2, r3
 8001d3a:	4b91      	ldr	r3, [pc, #580]	; (8001f80 <update+0x2f8>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	4990      	ldr	r1, [pc, #576]	; (8001f80 <update+0x2f8>)
 8001d40:	6849      	ldr	r1, [r1, #4]
 8001d42:	fb01 f303 	mul.w	r3, r1, r3
 8001d46:	4413      	add	r3, r2
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff feb1 	bl	8001ab0 <isqrt>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b8c      	ldr	r3, [pc, #560]	; (8001f84 <update+0x2fc>)
 8001d54:	601a      	str	r2, [r3, #0]

			// nacitaj farebne rozlozenie
			col = readEEPROMByte(1);
 8001d56:	2001      	movs	r0, #1
 8001d58:	f7ff fefe 	bl	8001b58 <readEEPROMByte>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	613b      	str	r3, [r7, #16]
			set_color(0, color_modes[col][0]);//zmena ,,ciernej" na inu
 8001d60:	4a89      	ldr	r2, [pc, #548]	; (8001f88 <update+0x300>)
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	f7ff f888 	bl	8000e80 <set_color>
			set_color(1, color_modes[col][1]);//zmena ,,bielej" na inu
 8001d70:	4a85      	ldr	r2, [pc, #532]	; (8001f88 <update+0x300>)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	885b      	ldrh	r3, [r3, #2]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f7ff f87f 	bl	8000e80 <set_color>

			// vykresli uvodnu obrazovku
			render(0);//najprv vyrenderuj obrazok hry, potom dokresli ostatne texty
 8001d82:	2000      	movs	r0, #0
 8001d84:	f7ff ff34 	bl	8001bf0 <render>
			lcdPutS("TV Pong", 64 - (6*7/2), 8, decodeRgbValue(0, 31, 0), get_color(0)); // decode prepocita RGB farbu na 16bit slovo
 8001d88:	2200      	movs	r2, #0
 8001d8a:	211f      	movs	r1, #31
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f7ff fd51 	bl	8001834 <decodeRgbValue>
 8001d92:	4603      	mov	r3, r0
 8001d94:	461c      	mov	r4, r3
 8001d96:	2000      	movs	r0, #0
 8001d98:	f7ff f884 	bl	8000ea4 <get_color>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	4623      	mov	r3, r4
 8001da2:	2208      	movs	r2, #8
 8001da4:	212b      	movs	r1, #43	; 0x2b
 8001da6:	4879      	ldr	r0, [pc, #484]	; (8001f8c <update+0x304>)
 8001da8:	f7ff fd60 	bl	800186c <lcdPutS>
			lcdPutS("Press button", 64 - (6*12/2), 16, decodeRgbValue(0, 23, 0), get_color(0));
 8001dac:	2200      	movs	r2, #0
 8001dae:	2117      	movs	r1, #23
 8001db0:	2000      	movs	r0, #0
 8001db2:	f7ff fd3f 	bl	8001834 <decodeRgbValue>
 8001db6:	4603      	mov	r3, r0
 8001db8:	461c      	mov	r4, r3
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f7ff f872 	bl	8000ea4 <get_color>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	4623      	mov	r3, r4
 8001dc6:	2210      	movs	r2, #16
 8001dc8:	211c      	movs	r1, #28
 8001dca:	4871      	ldr	r0, [pc, #452]	; (8001f90 <update+0x308>)
 8001dcc:	f7ff fd4e 	bl	800186c <lcdPutS>
			lcdPutS(itoa(player_score[0], string_buffer, 10), 8, 127-16, decodeRgbValue(0, 31, 0), get_color(0));
 8001dd0:	4b70      	ldr	r3, [pc, #448]	; (8001f94 <update+0x30c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	220a      	movs	r2, #10
 8001dd6:	4970      	ldr	r1, [pc, #448]	; (8001f98 <update+0x310>)
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 fcac 	bl	8002736 <itoa>
 8001dde:	4604      	mov	r4, r0
 8001de0:	2200      	movs	r2, #0
 8001de2:	211f      	movs	r1, #31
 8001de4:	2000      	movs	r0, #0
 8001de6:	f7ff fd25 	bl	8001834 <decodeRgbValue>
 8001dea:	4603      	mov	r3, r0
 8001dec:	461d      	mov	r5, r3
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff f858 	bl	8000ea4 <get_color>
 8001df4:	4603      	mov	r3, r0
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	462b      	mov	r3, r5
 8001dfa:	226f      	movs	r2, #111	; 0x6f
 8001dfc:	2108      	movs	r1, #8
 8001dfe:	4620      	mov	r0, r4
 8001e00:	f7ff fd34 	bl	800186c <lcdPutS>
			lcdPutS(itoa(player_score[1], string_buffer, 10), 127 - 8 - 5, 127 - 16, decodeRgbValue(0, 31, 0), get_color(0));
 8001e04:	4b63      	ldr	r3, [pc, #396]	; (8001f94 <update+0x30c>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	220a      	movs	r2, #10
 8001e0a:	4963      	ldr	r1, [pc, #396]	; (8001f98 <update+0x310>)
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 fc92 	bl	8002736 <itoa>
 8001e12:	4604      	mov	r4, r0
 8001e14:	2200      	movs	r2, #0
 8001e16:	211f      	movs	r1, #31
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f7ff fd0b 	bl	8001834 <decodeRgbValue>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461d      	mov	r5, r3
 8001e22:	2000      	movs	r0, #0
 8001e24:	f7ff f83e 	bl	8000ea4 <get_color>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	462b      	mov	r3, r5
 8001e2e:	226f      	movs	r2, #111	; 0x6f
 8001e30:	2172      	movs	r1, #114	; 0x72
 8001e32:	4620      	mov	r0, r4
 8001e34:	f7ff fd1a 	bl	800186c <lcdPutS>
			lcdPutS(itoa(readEEPROMByte(0), string_buffer, 10), 64-2, 127 - 16, decodeRgbValue(0, 0, 31), get_color(0)); // vypis highest score
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f7ff fe8d 	bl	8001b58 <readEEPROMByte>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	220a      	movs	r2, #10
 8001e42:	4955      	ldr	r1, [pc, #340]	; (8001f98 <update+0x310>)
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fc76 	bl	8002736 <itoa>
 8001e4a:	4604      	mov	r4, r0
 8001e4c:	221f      	movs	r2, #31
 8001e4e:	2100      	movs	r1, #0
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff fcef 	bl	8001834 <decodeRgbValue>
 8001e56:	4603      	mov	r3, r0
 8001e58:	461d      	mov	r5, r3
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7ff f822 	bl	8000ea4 <get_color>
 8001e60:	4603      	mov	r3, r0
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	462b      	mov	r3, r5
 8001e66:	226f      	movs	r2, #111	; 0x6f
 8001e68:	213e      	movs	r1, #62	; 0x3e
 8001e6a:	4620      	mov	r0, r4
 8001e6c:	f7ff fcfe 	bl	800186c <lcdPutS>

			state = 1;
 8001e70:	4b3f      	ldr	r3, [pc, #252]	; (8001f70 <update+0x2e8>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	601a      	str	r2, [r3, #0]
			break;
 8001e76:	e0b1      	b.n	8001fdc <update+0x354>

		case 1: // pause state
			if (key == KEY_P1_UP) { // vynuluj max. skore
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d106      	bne.n	8001e8c <update+0x204>
				writeEEPROMByte(0, 0);
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7ff fe4b 	bl	8001b1c <writeEEPROMByte>
				state = 0;
 8001e86:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <update+0x2e8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
			}

			if (key == KEY_P2_DN) state = 2; // zapni hru
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d102      	bne.n	8001e98 <update+0x210>
 8001e92:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <update+0x2e8>)
 8001e94:	2202      	movs	r2, #2
 8001e96:	601a      	str	r2, [r3, #0]

			if (key == KEY_P2_UP) { // cycle colors
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	f040 809b 	bne.w	8001fd6 <update+0x34e>
				col++;
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	613b      	str	r3, [r7, #16]
				if (col >= 5) col = 0;
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	dd01      	ble.n	8001eb0 <update+0x228>
 8001eac:	2300      	movs	r3, #0
 8001eae:	613b      	str	r3, [r7, #16]
				writeEEPROMByte(1, col);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	f7ff fe30 	bl	8001b1c <writeEEPROMByte>
				state = 0;
 8001ebc:	4b2c      	ldr	r3, [pc, #176]	; (8001f70 <update+0x2e8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
			}

			break;
 8001ec2:	e088      	b.n	8001fd6 <update+0x34e>

		case 2: // game play state
			if (key == KEY_P1_UP)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2b08      	cmp	r3, #8
 8001ec8:	d106      	bne.n	8001ed8 <update+0x250>
				player_pos[0] -= player_speed;
 8001eca:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <update+0x2f0>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	4b2d      	ldr	r3, [pc, #180]	; (8001f84 <update+0x2fc>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	4a28      	ldr	r2, [pc, #160]	; (8001f78 <update+0x2f0>)
 8001ed6:	6013      	str	r3, [r2, #0]
			if (key == KEY_P1_DN)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	d106      	bne.n	8001eec <update+0x264>
				player_pos[0] += player_speed;
 8001ede:	4b26      	ldr	r3, [pc, #152]	; (8001f78 <update+0x2f0>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	4b28      	ldr	r3, [pc, #160]	; (8001f84 <update+0x2fc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	4a23      	ldr	r2, [pc, #140]	; (8001f78 <update+0x2f0>)
 8001eea:	6013      	str	r3, [r2, #0]
			if (key == KEY_P2_UP)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d106      	bne.n	8001f00 <update+0x278>
				player_pos[1] -= player_speed;
 8001ef2:	4b21      	ldr	r3, [pc, #132]	; (8001f78 <update+0x2f0>)
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	4b23      	ldr	r3, [pc, #140]	; (8001f84 <update+0x2fc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	4a1e      	ldr	r2, [pc, #120]	; (8001f78 <update+0x2f0>)
 8001efe:	6053      	str	r3, [r2, #4]
			if (key == KEY_P2_DN)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d106      	bne.n	8001f14 <update+0x28c>
				player_pos[1] += player_speed;
 8001f06:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <update+0x2f0>)
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4b1e      	ldr	r3, [pc, #120]	; (8001f84 <update+0x2fc>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a19      	ldr	r2, [pc, #100]	; (8001f78 <update+0x2f0>)
 8001f12:	6053      	str	r3, [r2, #4]

			ball_pos[0] += ball_speed[0];
 8001f14:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <update+0x2ec>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <update+0x2f8>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	4a15      	ldr	r2, [pc, #84]	; (8001f74 <update+0x2ec>)
 8001f20:	6013      	str	r3, [r2, #0]
			ball_pos[1] += ball_speed[1];
 8001f22:	4b14      	ldr	r3, [pc, #80]	; (8001f74 <update+0x2ec>)
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <update+0x2f8>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a11      	ldr	r2, [pc, #68]	; (8001f74 <update+0x2ec>)
 8001f2e:	6053      	str	r3, [r2, #4]

			// ak lopta vyde z obrazovky napravo tak pridaj skore lavemu a ukonci hru
			if (ball_pos[0] > 127 + (ball_r << 1)) {
 8001f30:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <update+0x2ec>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	2304      	movs	r3, #4
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	337f      	adds	r3, #127	; 0x7f
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	dd07      	ble.n	8001f4e <update+0x2c6>
				player_score[0]++;
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <update+0x30c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	3301      	adds	r3, #1
 8001f44:	4a13      	ldr	r2, [pc, #76]	; (8001f94 <update+0x30c>)
 8001f46:	6013      	str	r3, [r2, #0]
				state = 3;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <update+0x2e8>)
 8001f4a:	2203      	movs	r2, #3
 8001f4c:	601a      	str	r2, [r3, #0]
			}

			// ak lopta vyde z obrazovky nalavo tak pridaj skore pravemu a ukonci hru
			if (ball_pos[0] < -(ball_r << 1)+1) {
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <update+0x2ec>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	2304      	movs	r3, #4
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	f1c3 0301 	rsb	r3, r3, #1
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	da3d      	bge.n	8001fda <update+0x352>
				player_score[1]++;
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <update+0x30c>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	3301      	adds	r3, #1
 8001f64:	4a0b      	ldr	r2, [pc, #44]	; (8001f94 <update+0x30c>)
 8001f66:	6053      	str	r3, [r2, #4]
				state = 3;
 8001f68:	4b01      	ldr	r3, [pc, #4]	; (8001f70 <update+0x2e8>)
 8001f6a:	2203      	movs	r2, #3
 8001f6c:	601a      	str	r2, [r3, #0]
			}
			break;
 8001f6e:	e034      	b.n	8001fda <update+0x352>
 8001f70:	20000544 	.word	0x20000544
 8001f74:	20000ddc 	.word	0x20000ddc
 8001f78:	20000d90 	.word	0x20000d90
 8001f7c:	38e38e39 	.word	0x38e38e39
 8001f80:	20000d88 	.word	0x20000d88
 8001f84:	20000d98 	.word	0x20000d98
 8001f88:	080035a0 	.word	0x080035a0
 8001f8c:	08002f50 	.word	0x08002f50
 8001f90:	08002f58 	.word	0x08002f58
 8001f94:	20000548 	.word	0x20000548
 8001f98:	20000d9c 	.word	0x20000d9c

		case 3: // save high score
			high_score = player_score[0];
 8001f9c:	4b54      	ldr	r3, [pc, #336]	; (80020f0 <update+0x468>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	617b      	str	r3, [r7, #20]
			if (player_score[1] > high_score) high_score = player_score[1];
 8001fa2:	4b53      	ldr	r3, [pc, #332]	; (80020f0 <update+0x468>)
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	dd02      	ble.n	8001fb2 <update+0x32a>
 8001fac:	4b50      	ldr	r3, [pc, #320]	; (80020f0 <update+0x468>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	617b      	str	r3, [r7, #20]
			if (readEEPROMByte(0x00) < high_score) writeEEPROMByte(0, high_score);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f7ff fdd0 	bl	8001b58 <readEEPROMByte>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	461a      	mov	r2, r3
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	da05      	bge.n	8001fce <update+0x346>
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f7ff fda7 	bl	8001b1c <writeEEPROMByte>
			state = 0;
 8001fce:	4b49      	ldr	r3, [pc, #292]	; (80020f4 <update+0x46c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
			break;
 8001fd4:	e002      	b.n	8001fdc <update+0x354>
				if (col >= 5) col = 0;
				writeEEPROMByte(1, col);
				state = 0;
			}

			break;
 8001fd6:	bf00      	nop
 8001fd8:	e000      	b.n	8001fdc <update+0x354>
			// ak lopta vyde z obrazovky nalavo tak pridaj skore pravemu a ukonci hru
			if (ball_pos[0] < -(ball_r << 1)+1) {
				player_score[1]++;
				state = 3;
			}
			break;
 8001fda:	bf00      	nop
			state = 0;
			break;
	}

	// obmedzenie posuvu hraca
	if (player_pos[0] < player_size) player_pos[0] = player_size;
 8001fdc:	4b46      	ldr	r3, [pc, #280]	; (80020f8 <update+0x470>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	220c      	movs	r2, #12
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	da02      	bge.n	8001fec <update+0x364>
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	4b43      	ldr	r3, [pc, #268]	; (80020f8 <update+0x470>)
 8001fea:	601a      	str	r2, [r3, #0]
	if (player_pos[0] > 127 - player_size) player_pos[0] = 127 - player_size;
 8001fec:	4b42      	ldr	r3, [pc, #264]	; (80020f8 <update+0x470>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	230c      	movs	r3, #12
 8001ff2:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	dd04      	ble.n	8002004 <update+0x37c>
 8001ffa:	230c      	movs	r3, #12
 8001ffc:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8002000:	4a3d      	ldr	r2, [pc, #244]	; (80020f8 <update+0x470>)
 8002002:	6013      	str	r3, [r2, #0]
	if (player_pos[1] < player_size) player_pos[1] = player_size;
 8002004:	4b3c      	ldr	r3, [pc, #240]	; (80020f8 <update+0x470>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	220c      	movs	r2, #12
 800200a:	4293      	cmp	r3, r2
 800200c:	da02      	bge.n	8002014 <update+0x38c>
 800200e:	220c      	movs	r2, #12
 8002010:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <update+0x470>)
 8002012:	605a      	str	r2, [r3, #4]
	if (player_pos[1] > 127 - player_size) player_pos[1] = 127 - player_size;
 8002014:	4b38      	ldr	r3, [pc, #224]	; (80020f8 <update+0x470>)
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	230c      	movs	r3, #12
 800201a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800201e:	429a      	cmp	r2, r3
 8002020:	dd04      	ble.n	800202c <update+0x3a4>
 8002022:	230c      	movs	r3, #12
 8002024:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8002028:	4a33      	ldr	r2, [pc, #204]	; (80020f8 <update+0x470>)
 800202a:	6053      	str	r3, [r2, #4]

	// odrazanie lopty
	// horna dolna
	if (ball_pos[1] >= (127 - ball_r) || ball_pos[1] <= ball_r) ball_speed[1] = -ball_speed[1];
 800202c:	4b33      	ldr	r3, [pc, #204]	; (80020fc <update+0x474>)
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	2304      	movs	r3, #4
 8002032:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8002036:	429a      	cmp	r2, r3
 8002038:	da04      	bge.n	8002044 <update+0x3bc>
 800203a:	4b30      	ldr	r3, [pc, #192]	; (80020fc <update+0x474>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	2204      	movs	r2, #4
 8002040:	4293      	cmp	r3, r2
 8002042:	dc04      	bgt.n	800204e <update+0x3c6>
 8002044:	4b2e      	ldr	r3, [pc, #184]	; (8002100 <update+0x478>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	425b      	negs	r3, r3
 800204a:	4a2d      	ldr	r2, [pc, #180]	; (8002100 <update+0x478>)
 800204c:	6053      	str	r3, [r2, #4]

	// zadna predna
	if (ball_pos[0] <= 127 - 12 && ball_pos[0] > 12)
 800204e:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <update+0x474>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2b73      	cmp	r3, #115	; 0x73
 8002054:	dc48      	bgt.n	80020e8 <update+0x460>
 8002056:	4b29      	ldr	r3, [pc, #164]	; (80020fc <update+0x474>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b0c      	cmp	r3, #12
 800205c:	dd44      	ble.n	80020e8 <update+0x460>
	{
		char player1_ycol = (ball_pos[1] >= (player_pos[0] - player_size)) && (ball_pos[1] <= (player_pos[0] + player_size));
 800205e:	4b27      	ldr	r3, [pc, #156]	; (80020fc <update+0x474>)
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	4b25      	ldr	r3, [pc, #148]	; (80020f8 <update+0x470>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	210c      	movs	r1, #12
 8002068:	1a5b      	subs	r3, r3, r1
 800206a:	429a      	cmp	r2, r3
 800206c:	db09      	blt.n	8002082 <update+0x3fa>
 800206e:	4b23      	ldr	r3, [pc, #140]	; (80020fc <update+0x474>)
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	4b21      	ldr	r3, [pc, #132]	; (80020f8 <update+0x470>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	210c      	movs	r1, #12
 8002078:	440b      	add	r3, r1
 800207a:	429a      	cmp	r2, r3
 800207c:	dc01      	bgt.n	8002082 <update+0x3fa>
 800207e:	2301      	movs	r3, #1
 8002080:	e000      	b.n	8002084 <update+0x3fc>
 8002082:	2300      	movs	r3, #0
 8002084:	72fb      	strb	r3, [r7, #11]
		char player2_ycol = (ball_pos[1] >= (player_pos[1] - player_size)) && (ball_pos[1] <= (player_pos[1] + player_size));
 8002086:	4b1d      	ldr	r3, [pc, #116]	; (80020fc <update+0x474>)
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <update+0x470>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	210c      	movs	r1, #12
 8002090:	1a5b      	subs	r3, r3, r1
 8002092:	429a      	cmp	r2, r3
 8002094:	db09      	blt.n	80020aa <update+0x422>
 8002096:	4b19      	ldr	r3, [pc, #100]	; (80020fc <update+0x474>)
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <update+0x470>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	210c      	movs	r1, #12
 80020a0:	440b      	add	r3, r1
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dc01      	bgt.n	80020aa <update+0x422>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <update+0x424>
 80020aa:	2300      	movs	r3, #0
 80020ac:	72bb      	strb	r3, [r7, #10]
		if (player1_ycol && (ball_pos[0] <= ball_r + 12)) ball_speed[0] = -ball_speed[0];
 80020ae:	7afb      	ldrb	r3, [r7, #11]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00a      	beq.n	80020ca <update+0x442>
 80020b4:	4b11      	ldr	r3, [pc, #68]	; (80020fc <update+0x474>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	2304      	movs	r3, #4
 80020ba:	330c      	adds	r3, #12
 80020bc:	429a      	cmp	r2, r3
 80020be:	dc04      	bgt.n	80020ca <update+0x442>
 80020c0:	4b0f      	ldr	r3, [pc, #60]	; (8002100 <update+0x478>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	425b      	negs	r3, r3
 80020c6:	4a0e      	ldr	r2, [pc, #56]	; (8002100 <update+0x478>)
 80020c8:	6013      	str	r3, [r2, #0]
		if (player2_ycol && (ball_pos[0] >= (127 - 13 - ball_r))) ball_speed[0] = -ball_speed[0];
 80020ca:	7abb      	ldrb	r3, [r7, #10]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00b      	beq.n	80020e8 <update+0x460>
 80020d0:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <update+0x474>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	2304      	movs	r3, #4
 80020d6:	f1c3 0372 	rsb	r3, r3, #114	; 0x72
 80020da:	429a      	cmp	r2, r3
 80020dc:	db04      	blt.n	80020e8 <update+0x460>
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <update+0x478>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	425b      	negs	r3, r3
 80020e4:	4a06      	ldr	r2, [pc, #24]	; (8002100 <update+0x478>)
 80020e6:	6013      	str	r3, [r2, #0]
	}
}
 80020e8:	bf00      	nop
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bdb0      	pop	{r4, r5, r7, pc}
 80020f0:	20000548 	.word	0x20000548
 80020f4:	20000544 	.word	0x20000544
 80020f8:	20000d90 	.word	0x20000d90
 80020fc:	20000ddc 	.word	0x20000ddc
 8002100:	20000d88 	.word	0x20000d88

08002104 <main>:

int main()
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
	unsigned long frame = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
	InitGPIO();
 800210e:	f7ff fd39 	bl	8001b84 <InitGPIO>
	InitInput();
 8002112:	f7ff fbe7 	bl	80018e4 <InitInput>
	InitUART();
 8002116:	f000 fa69 	bl	80025ec <InitUART>
	InitSPI2();
 800211a:	f000 f81b 	bl	8002154 <InitSPI2>

	printf("TV Pong by Mamir, v1.0\nCopyleft 2017, Debug Console\n");
 800211e:	480b      	ldr	r0, [pc, #44]	; (800214c <main+0x48>)
 8002120:	f000 fa38 	bl	8002594 <puts>
	lcdInitialise(LCD_ORIENTATION0);//neotacaj displej
 8002124:	2000      	movs	r0, #0
 8002126:	f7ff f9f7 	bl	8001518 <lcdInitialise>
	lcdClearDisplay(0);//vycisti display
 800212a:	2000      	movs	r0, #0
 800212c:	f7ff fad0 	bl	80016d0 <lcdClearDisplay>

	for(;;)
	{
		/***************** UPDATE THE GAME LOGIC ***************************/
		update(frame);//kde co je
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff fda9 	bl	8001c88 <update>

		// best is to do vsync here

		/***************** RENDER THE GAME STATE ***************************/
		if (state == 2) render(frame);// display - tu co je
 8002136:	4b06      	ldr	r3, [pc, #24]	; (8002150 <main+0x4c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d102      	bne.n	8002144 <main+0x40>
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff fd56 	bl	8001bf0 <render>

		/***************** END OF THE MAIN LOOP ****************************/
		frame++;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3301      	adds	r3, #1
 8002148:	607b      	str	r3, [r7, #4]
	}
 800214a:	e7f1      	b.n	8002130 <main+0x2c>
 800214c:	08002f68 	.word	0x08002f68
 8002150:	20000544 	.word	0x20000544

08002154 <InitSPI2>:
#include "spi.h"

//TODO rework to STM32L mcu's

void InitSPI2(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800215a:	2101      	movs	r1, #1
 800215c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002160:	f7fe fcba 	bl	8000ad8 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002164:	2101      	movs	r1, #1
 8002166:	2002      	movs	r0, #2
 8002168:	f7fe fc98 	bl	8000a9c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800216c:	2302      	movs	r3, #2
 800216e:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002170:	2300      	movs	r3, #0
 8002172:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8002174:	2303      	movs	r3, #3
 8002176:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	77fb      	strb	r3, [r7, #31]

	//PB3 - SPI2_SCK
	//PB4 - SPI2_MISO
	//PB5 - SPI2_MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5;
 800217c:	2338      	movs	r3, #56	; 0x38
 800217e:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002180:	f107 0318 	add.w	r3, r7, #24
 8002184:	4619      	mov	r1, r3
 8002186:	4819      	ldr	r0, [pc, #100]	; (80021ec <InitSPI2+0x98>)
 8002188:	f7fe fac0 	bl	800070c <GPIO_Init>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI1);
 800218c:	2205      	movs	r2, #5
 800218e:	2103      	movs	r1, #3
 8002190:	4816      	ldr	r0, [pc, #88]	; (80021ec <InitSPI2+0x98>)
 8002192:	f7fe fb51 	bl	8000838 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI1);
 8002196:	2205      	movs	r2, #5
 8002198:	2104      	movs	r1, #4
 800219a:	4814      	ldr	r0, [pc, #80]	; (80021ec <InitSPI2+0x98>)
 800219c:	f7fe fb4c 	bl	8000838 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_SPI1);
 80021a0:	2205      	movs	r2, #5
 80021a2:	2105      	movs	r1, #5
 80021a4:	4811      	ldr	r0, [pc, #68]	; (80021ec <InitSPI2+0x98>)
 80021a6:	f7fe fb47 	bl	8000838 <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80021aa:	2300      	movs	r3, #0
 80021ac:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 80021ae:	2300      	movs	r3, #0
 80021b0:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 80021b2:	2300      	movs	r3, #0
 80021b4:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 80021b6:	2301      	movs	r3, #1
 80021b8:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 80021ba:	2300      	movs	r3, #0
 80021bc:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80021be:	2300      	movs	r3, #0
 80021c0:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 80021c2:	2300      	movs	r3, #0
 80021c4:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 80021c6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80021ca:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80021cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021d0:	81fb      	strh	r3, [r7, #14]


	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	4619      	mov	r1, r3
 80021d6:	4806      	ldr	r0, [pc, #24]	; (80021f0 <InitSPI2+0x9c>)
 80021d8:	f7fe fcec 	bl	8000bb4 <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 80021dc:	2101      	movs	r1, #1
 80021de:	4804      	ldr	r0, [pc, #16]	; (80021f0 <InitSPI2+0x9c>)
 80021e0:	f7fe fd2c 	bl	8000c3c <SPI_Cmd>
}
 80021e4:	bf00      	nop
 80021e6:	3720      	adds	r7, #32
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40020400 	.word	0x40020400
 80021f0:	40013000 	.word	0x40013000

080021f4 <readWriteSPI2>:

unsigned char readWriteSPI2(unsigned char txData)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	71fb      	strb	r3, [r7, #7]

	// optimized SPI write
	// vymazane citanie z SPI co spomalovalo prenos
	// sluzi na posielanie dat do displeja
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 80021fe:	bf00      	nop
 8002200:	2102      	movs	r1, #2
 8002202:	4807      	ldr	r0, [pc, #28]	; (8002220 <readWriteSPI2+0x2c>)
 8002204:	f7fe fd3a 	bl	8000c7c <SPI_I2S_GetFlagStatus>
 8002208:	4603      	mov	r3, r0
 800220a:	2b01      	cmp	r3, #1
 800220c:	d1f8      	bne.n	8002200 <readWriteSPI2+0xc>
	SPI1->DR = txData;
 800220e:	4b04      	ldr	r3, [pc, #16]	; (8002220 <readWriteSPI2+0x2c>)
 8002210:	79fa      	ldrb	r2, [r7, #7]
 8002212:	b292      	uxth	r2, r2
 8002214:	819a      	strh	r2, [r3, #12]

	return 0;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40013000 	.word	0x40013000

08002224 <InitCS>:

void InitCS(void) // GPIO pre displej, ChipSelect na komunikaciu
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800222a:	2101      	movs	r1, #1
 800222c:	2002      	movs	r0, #2
 800222e:	f7fe fc35 	bl	8000a9c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002232:	2300      	movs	r3, #0
 8002234:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8002236:	2303      	movs	r3, #3
 8002238:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 800223e:	2340      	movs	r3, #64	; 0x40
 8002240:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002242:	2301      	movs	r3, #1
 8002244:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002246:	463b      	mov	r3, r7
 8002248:	4619      	mov	r1, r3
 800224a:	4803      	ldr	r0, [pc, #12]	; (8002258 <InitCS+0x34>)
 800224c:	f7fe fa5e 	bl	800070c <GPIO_Init>
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40020400 	.word	0x40020400

0800225c <InitCD>:

void InitCD(void) // signal A0 - Command/Data
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002262:	2101      	movs	r1, #1
 8002264:	2001      	movs	r0, #1
 8002266:	f7fe fc19 	bl	8000a9c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800226a:	2300      	movs	r3, #0
 800226c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800226e:	2303      	movs	r3, #3
 8002270:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8002276:	f44f 7380 	mov.w	r3, #256	; 0x100
 800227a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800227c:	2301      	movs	r3, #1
 800227e:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002280:	463b      	mov	r3, r7
 8002282:	4619      	mov	r1, r3
 8002284:	4803      	ldr	r0, [pc, #12]	; (8002294 <InitCD+0x38>)
 8002286:	f7fe fa41 	bl	800070c <GPIO_Init>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40020000 	.word	0x40020000

08002298 <cd_set>:

void cd_set(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_8;
 800229c:	4b03      	ldr	r3, [pc, #12]	; (80022ac <cd_set+0x14>)
 800229e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022a2:	831a      	strh	r2, [r3, #24]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr
 80022ac:	40020000 	.word	0x40020000

080022b0 <cd_reset>:

void cd_reset(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_8;
 80022b4:	4b03      	ldr	r3, [pc, #12]	; (80022c4 <cd_reset+0x14>)
 80022b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022ba:	835a      	strh	r2, [r3, #26]
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	40020000 	.word	0x40020000

080022c8 <InitRES>:

void InitRES(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80022ce:	2101      	movs	r1, #1
 80022d0:	2001      	movs	r0, #1
 80022d2:	f7fe fbe3 	bl	8000a9c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80022d6:	2300      	movs	r3, #0
 80022d8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80022da:	2303      	movs	r3, #3
 80022dc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80022e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80022e8:	2301      	movs	r3, #1
 80022ea:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80022ec:	463b      	mov	r3, r7
 80022ee:	4619      	mov	r1, r3
 80022f0:	4803      	ldr	r0, [pc, #12]	; (8002300 <InitRES+0x38>)
 80022f2:	f7fe fa0b 	bl	800070c <GPIO_Init>
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40020000 	.word	0x40020000

08002304 <res_set>:

void res_set(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 8002308:	4b03      	ldr	r3, [pc, #12]	; (8002318 <res_set+0x14>)
 800230a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800230e:	831a      	strh	r2, [r3, #24]
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	40020000 	.word	0x40020000

0800231c <res_reset>:

void res_reset(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_9;
 8002320:	4b03      	ldr	r3, [pc, #12]	; (8002330 <res_reset+0x14>)
 8002322:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002326:	835a      	strh	r2, [r3, #26]
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	40020000 	.word	0x40020000

08002334 <Delay>:
				Write_Data(*(n+16*k+i));
				}
}

void Delay(uint16_t n)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	80fb      	strh	r3, [r7, #6]
	uint32_t nl = n*2;
 800233e:	88fb      	ldrh	r3, [r7, #6]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	60fb      	str	r3, [r7, #12]
	while(nl--);
 8002344:	bf00      	nop
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1e5a      	subs	r2, r3, #1
 800234a:	60fa      	str	r2, [r7, #12]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1fa      	bne.n	8002346 <Delay+0x12>


	return;
 8002350:	bf00      	nop
}
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop

0800235c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800235c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002394 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002360:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002362:	e003      	b.n	800236c <LoopCopyDataInit>

08002364 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002364:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8002366:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002368:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800236a:	3104      	adds	r1, #4

0800236c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800236c:	480b      	ldr	r0, [pc, #44]	; (800239c <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 800236e:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8002370:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002372:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002374:	d3f6      	bcc.n	8002364 <CopyDataInit>
  ldr r2, =_sbss
 8002376:	4a0b      	ldr	r2, [pc, #44]	; (80023a4 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8002378:	e002      	b.n	8002380 <LoopFillZerobss>

0800237a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800237c:	f842 3b04 	str.w	r3, [r2], #4

08002380 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002380:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8002382:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002384:	d3f9      	bcc.n	800237a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002386:	f000 f841 	bl	800240c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800238a:	f000 f997 	bl	80026bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800238e:	f7ff feb9 	bl	8002104 <main>
  bx lr
 8002392:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002394:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8002398:	080035e4 	.word	0x080035e4
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 800239c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80023a0:	20000528 	.word	0x20000528
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80023a4:	20000528 	.word	0x20000528
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80023a8:	20000de8 	.word	0x20000de8

080023ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023ac:	e7fe      	b.n	80023ac <ADC1_IRQHandler>
	...

080023b0 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80023c0:	e7fe      	b.n	80023c0 <HardFault_Handler+0x4>
 80023c2:	bf00      	nop

080023c4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80023c8:	e7fe      	b.n	80023c8 <MemManage_Handler+0x4>
 80023ca:	bf00      	nop

080023cc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80023d0:	e7fe      	b.n	80023d0 <BusFault_Handler+0x4>
 80023d2:	bf00      	nop

080023d4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80023d8:	e7fe      	b.n	80023d8 <UsageFault_Handler+0x4>
 80023da:	bf00      	nop

080023dc <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr

080023e8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr

08002400 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8002410:	4a15      	ldr	r2, [pc, #84]	; (8002468 <SystemInit+0x5c>)
 8002412:	4b15      	ldr	r3, [pc, #84]	; (8002468 <SystemInit+0x5c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800241c:	4912      	ldr	r1, [pc, #72]	; (8002468 <SystemInit+0x5c>)
 800241e:	4b12      	ldr	r3, [pc, #72]	; (8002468 <SystemInit+0x5c>)
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	4b12      	ldr	r3, [pc, #72]	; (800246c <SystemInit+0x60>)
 8002424:	4013      	ands	r3, r2
 8002426:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8002428:	4a0f      	ldr	r2, [pc, #60]	; (8002468 <SystemInit+0x5c>)
 800242a:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <SystemInit+0x5c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8002432:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8002436:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002438:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <SystemInit+0x5c>)
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <SystemInit+0x5c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002442:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8002444:	4a08      	ldr	r2, [pc, #32]	; (8002468 <SystemInit+0x5c>)
 8002446:	4b08      	ldr	r3, [pc, #32]	; (8002468 <SystemInit+0x5c>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800244e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002450:	4b05      	ldr	r3, [pc, #20]	; (8002468 <SystemInit+0x5c>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8002456:	f000 f80d 	bl	8002474 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800245a:	4b05      	ldr	r3, [pc, #20]	; (8002470 <SystemInit+0x64>)
 800245c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002460:	609a      	str	r2, [r3, #8]
#endif
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800
 800246c:	88ffc00c 	.word	0x88ffc00c
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800247a:	2300      	movs	r3, #0
 800247c:	607b      	str	r3, [r7, #4]
 800247e:	2300      	movs	r3, #0
 8002480:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002482:	4a41      	ldr	r2, [pc, #260]	; (8002588 <SetSysClock+0x114>)
 8002484:	4b40      	ldr	r3, [pc, #256]	; (8002588 <SetSysClock+0x114>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800248c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800248e:	4b3e      	ldr	r3, [pc, #248]	; (8002588 <SetSysClock+0x114>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002496:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3301      	adds	r3, #1
 800249c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d103      	bne.n	80024ac <SetSysClock+0x38>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80024aa:	d1f0      	bne.n	800248e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80024ac:	4b36      	ldr	r3, [pc, #216]	; (8002588 <SetSysClock+0x114>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80024b8:	2301      	movs	r3, #1
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	e001      	b.n	80024c2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80024be:	2300      	movs	r3, #0
 80024c0:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d15a      	bne.n	800257e <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 80024c8:	4a30      	ldr	r2, [pc, #192]	; (800258c <SetSysClock+0x118>)
 80024ca:	4b30      	ldr	r3, [pc, #192]	; (800258c <SetSysClock+0x118>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f043 0304 	orr.w	r3, r3, #4
 80024d2:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 80024d4:	4a2d      	ldr	r2, [pc, #180]	; (800258c <SetSysClock+0x118>)
 80024d6:	4b2d      	ldr	r3, [pc, #180]	; (800258c <SetSysClock+0x118>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f043 0302 	orr.w	r3, r3, #2
 80024de:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 80024e0:	4a2a      	ldr	r2, [pc, #168]	; (800258c <SetSysClock+0x118>)
 80024e2:	4b2a      	ldr	r3, [pc, #168]	; (800258c <SetSysClock+0x118>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80024ec:	4a26      	ldr	r2, [pc, #152]	; (8002588 <SetSysClock+0x114>)
 80024ee:	4b26      	ldr	r3, [pc, #152]	; (8002588 <SetSysClock+0x114>)
 80024f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f6:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 80024f8:	4b25      	ldr	r3, [pc, #148]	; (8002590 <SetSysClock+0x11c>)
 80024fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024fe:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8002500:	bf00      	nop
 8002502:	4b23      	ldr	r3, [pc, #140]	; (8002590 <SetSysClock+0x11c>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 0310 	and.w	r3, r3, #16
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f9      	bne.n	8002502 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800250e:	4a1e      	ldr	r2, [pc, #120]	; (8002588 <SetSysClock+0x114>)
 8002510:	4b1d      	ldr	r3, [pc, #116]	; (8002588 <SetSysClock+0x114>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002516:	4a1c      	ldr	r2, [pc, #112]	; (8002588 <SetSysClock+0x114>)
 8002518:	4b1b      	ldr	r3, [pc, #108]	; (8002588 <SetSysClock+0x114>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800251e:	4a1a      	ldr	r2, [pc, #104]	; (8002588 <SetSysClock+0x114>)
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <SetSysClock+0x114>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8002526:	4a18      	ldr	r2, [pc, #96]	; (8002588 <SetSysClock+0x114>)
 8002528:	4b17      	ldr	r3, [pc, #92]	; (8002588 <SetSysClock+0x114>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8002530:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8002532:	4a15      	ldr	r2, [pc, #84]	; (8002588 <SetSysClock+0x114>)
 8002534:	4b14      	ldr	r3, [pc, #80]	; (8002588 <SetSysClock+0x114>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 800253c:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800253e:	4a12      	ldr	r2, [pc, #72]	; (8002588 <SetSysClock+0x114>)
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <SetSysClock+0x114>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002548:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800254a:	bf00      	nop
 800254c:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <SetSysClock+0x114>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0f9      	beq.n	800254c <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002558:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <SetSysClock+0x114>)
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <SetSysClock+0x114>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f023 0303 	bic.w	r3, r3, #3
 8002562:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8002564:	4a08      	ldr	r2, [pc, #32]	; (8002588 <SetSysClock+0x114>)
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <SetSysClock+0x114>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f043 0303 	orr.w	r3, r3, #3
 800256e:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002570:	bf00      	nop
 8002572:	4b05      	ldr	r3, [pc, #20]	; (8002588 <SetSysClock+0x114>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	2b0c      	cmp	r3, #12
 800257c:	d1f9      	bne.n	8002572 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	40023800 	.word	0x40023800
 800258c:	40023c00 	.word	0x40023c00
 8002590:	40007000 	.word	0x40007000

08002594 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7fd fded 	bl	800017c <strlen>
 80025a2:	4603      	mov	r3, r0
 80025a4:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	2001      	movs	r0, #1
 80025b0:	f000 f868 	bl	8002684 <_write>
 80025b4:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80025b6:	2201      	movs	r2, #1
 80025b8:	490b      	ldr	r1, [pc, #44]	; (80025e8 <puts+0x54>)
 80025ba:	2001      	movs	r0, #1
 80025bc:	f000 f862 	bl	8002684 <_write>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4413      	add	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1c5a      	adds	r2, r3, #1
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d102      	bne.n	80025d8 <puts+0x44>
	{
		res = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	e002      	b.n	80025de <puts+0x4a>
	}
	else
	{
		res = EOF;
 80025d8:	f04f 33ff 	mov.w	r3, #4294967295
 80025dc:	617b      	str	r3, [r7, #20]
	}

	return res;
 80025de:	697b      	ldr	r3, [r7, #20]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	08002f9c 	.word	0x08002f9c

080025ec <InitUART>:

#include "uart.h"

// inicializacia USART2
void InitUART()
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
	USART_InitTypeDef USART_InitStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80025f2:	2101      	movs	r1, #1
 80025f4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80025f8:	f7fe fa8c 	bl	8000b14 <RCC_APB1PeriphClockCmd>

	USART_InitStructure.USART_BaudRate = 9600;
 80025fc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002600:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002602:	2300      	movs	r3, #0
 8002604:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002606:	2300      	movs	r3, #0
 8002608:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800260a:	2300      	movs	r3, #0
 800260c:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800260e:	2300      	movs	r3, #0
 8002610:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002612:	230c      	movs	r3, #12
 8002614:	817b      	strh	r3, [r7, #10]
	USART_Init(USART2, &USART_InitStructure);
 8002616:	463b      	mov	r3, r7
 8002618:	4619      	mov	r1, r3
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <InitUART+0x44>)
 800261c:	f7fe fb4a 	bl	8000cb4 <USART_Init>
	//USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
	//USART_ITConfig(USART2, USART_IT_TC, ENABLE);
	USART_Cmd(USART2, ENABLE);
 8002620:	2101      	movs	r1, #1
 8002622:	4803      	ldr	r0, [pc, #12]	; (8002630 <InitUART+0x44>)
 8002624:	f7fe fbfa 	bl	8000e1c <USART_Cmd>
}
 8002628:	bf00      	nop
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40004400 	.word	0x40004400

08002634 <USART_putch>:

void USART_putch(char ch)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	71fb      	strb	r3, [r7, #7]
	if (ch == '\n') {
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	2b0a      	cmp	r3, #10
 8002642:	d10b      	bne.n	800265c <USART_putch+0x28>
		while (~USART2->SR & USART_FLAG_TXE);
 8002644:	bf00      	nop
 8002646:	4b0e      	ldr	r3, [pc, #56]	; (8002680 <USART_putch+0x4c>)
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	b29b      	uxth	r3, r3
 800264c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0f8      	beq.n	8002646 <USART_putch+0x12>
		USART_SendData(USART2, '\r');
 8002654:	210d      	movs	r1, #13
 8002656:	480a      	ldr	r0, [pc, #40]	; (8002680 <USART_putch+0x4c>)
 8002658:	f7fe fc00 	bl	8000e5c <USART_SendData>
	}

	while (~USART2->SR & USART_FLAG_TXE);
 800265c:	bf00      	nop
 800265e:	4b08      	ldr	r3, [pc, #32]	; (8002680 <USART_putch+0x4c>)
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	b29b      	uxth	r3, r3
 8002664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0f8      	beq.n	800265e <USART_putch+0x2a>
	USART_SendData(USART2, ch);
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	b29b      	uxth	r3, r3
 8002670:	4619      	mov	r1, r3
 8002672:	4803      	ldr	r0, [pc, #12]	; (8002680 <USART_putch+0x4c>)
 8002674:	f7fe fbf2 	bl	8000e5c <USART_SendData>
}
 8002678:	bf00      	nop
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40004400 	.word	0x40004400

08002684 <_write>:

int _close(int a) {
	return -1;
}

int _write(int fd, char *pBuffer, int size) {
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++) USART_putch(pBuffer[i]);
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	e009      	b.n	80026aa <_write+0x26>
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	4413      	add	r3, r2
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff ffc8 	bl	8002634 <USART_putch>
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	3301      	adds	r3, #1
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	dbf1      	blt.n	8002696 <_write+0x12>
	return size;
 80026b2:	687b      	ldr	r3, [r7, #4]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <__libc_init_array>:
 80026bc:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <__libc_init_array+0x3c>)
 80026be:	b570      	push	{r4, r5, r6, lr}
 80026c0:	461e      	mov	r6, r3
 80026c2:	4c0e      	ldr	r4, [pc, #56]	; (80026fc <__libc_init_array+0x40>)
 80026c4:	2500      	movs	r5, #0
 80026c6:	1ae4      	subs	r4, r4, r3
 80026c8:	10a4      	asrs	r4, r4, #2
 80026ca:	42a5      	cmp	r5, r4
 80026cc:	d004      	beq.n	80026d8 <__libc_init_array+0x1c>
 80026ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026d2:	4798      	blx	r3
 80026d4:	3501      	adds	r5, #1
 80026d6:	e7f8      	b.n	80026ca <__libc_init_array+0xe>
 80026d8:	f000 fc2e 	bl	8002f38 <_init>
 80026dc:	4b08      	ldr	r3, [pc, #32]	; (8002700 <__libc_init_array+0x44>)
 80026de:	4c09      	ldr	r4, [pc, #36]	; (8002704 <__libc_init_array+0x48>)
 80026e0:	461e      	mov	r6, r3
 80026e2:	1ae4      	subs	r4, r4, r3
 80026e4:	10a4      	asrs	r4, r4, #2
 80026e6:	2500      	movs	r5, #0
 80026e8:	42a5      	cmp	r5, r4
 80026ea:	d004      	beq.n	80026f6 <__libc_init_array+0x3a>
 80026ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026f0:	4798      	blx	r3
 80026f2:	3501      	adds	r5, #1
 80026f4:	e7f8      	b.n	80026e8 <__libc_init_array+0x2c>
 80026f6:	bd70      	pop	{r4, r5, r6, pc}
 80026f8:	080035dc 	.word	0x080035dc
 80026fc:	080035dc 	.word	0x080035dc
 8002700:	080035dc 	.word	0x080035dc
 8002704:	080035e0 	.word	0x080035e0

08002708 <__itoa>:
 8002708:	1e93      	subs	r3, r2, #2
 800270a:	2b22      	cmp	r3, #34	; 0x22
 800270c:	b510      	push	{r4, lr}
 800270e:	460c      	mov	r4, r1
 8002710:	d902      	bls.n	8002718 <__itoa+0x10>
 8002712:	2000      	movs	r0, #0
 8002714:	7008      	strb	r0, [r1, #0]
 8002716:	bd10      	pop	{r4, pc}
 8002718:	2a0a      	cmp	r2, #10
 800271a:	d106      	bne.n	800272a <__itoa+0x22>
 800271c:	2800      	cmp	r0, #0
 800271e:	da04      	bge.n	800272a <__itoa+0x22>
 8002720:	232d      	movs	r3, #45	; 0x2d
 8002722:	700b      	strb	r3, [r1, #0]
 8002724:	4240      	negs	r0, r0
 8002726:	2101      	movs	r1, #1
 8002728:	e000      	b.n	800272c <__itoa+0x24>
 800272a:	2100      	movs	r1, #0
 800272c:	4421      	add	r1, r4
 800272e:	f000 f86f 	bl	8002810 <__utoa>
 8002732:	4620      	mov	r0, r4
 8002734:	bd10      	pop	{r4, pc}

08002736 <itoa>:
 8002736:	f7ff bfe7 	b.w	8002708 <__itoa>

0800273a <memset>:
 800273a:	4603      	mov	r3, r0
 800273c:	4402      	add	r2, r0
 800273e:	4293      	cmp	r3, r2
 8002740:	d002      	beq.n	8002748 <memset+0xe>
 8002742:	f803 1b01 	strb.w	r1, [r3], #1
 8002746:	e7fa      	b.n	800273e <memset+0x4>
 8002748:	4770      	bx	lr
	...

0800274c <srand>:
 800274c:	b538      	push	{r3, r4, r5, lr}
 800274e:	4b12      	ldr	r3, [pc, #72]	; (8002798 <srand+0x4c>)
 8002750:	4605      	mov	r5, r0
 8002752:	681c      	ldr	r4, [r3, #0]
 8002754:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002756:	b9d3      	cbnz	r3, 800278e <srand+0x42>
 8002758:	2018      	movs	r0, #24
 800275a:	f000 f895 	bl	8002888 <malloc>
 800275e:	f243 330e 	movw	r3, #13070	; 0x330e
 8002762:	63a0      	str	r0, [r4, #56]	; 0x38
 8002764:	8003      	strh	r3, [r0, #0]
 8002766:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 800276a:	8043      	strh	r3, [r0, #2]
 800276c:	f241 2334 	movw	r3, #4660	; 0x1234
 8002770:	8083      	strh	r3, [r0, #4]
 8002772:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8002776:	80c3      	strh	r3, [r0, #6]
 8002778:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 800277c:	8103      	strh	r3, [r0, #8]
 800277e:	2305      	movs	r3, #5
 8002780:	8143      	strh	r3, [r0, #10]
 8002782:	230b      	movs	r3, #11
 8002784:	8183      	strh	r3, [r0, #12]
 8002786:	2201      	movs	r2, #1
 8002788:	2300      	movs	r3, #0
 800278a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800278e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002790:	2200      	movs	r2, #0
 8002792:	611d      	str	r5, [r3, #16]
 8002794:	615a      	str	r2, [r3, #20]
 8002796:	bd38      	pop	{r3, r4, r5, pc}
 8002798:	20000114 	.word	0x20000114

0800279c <rand>:
 800279c:	4b19      	ldr	r3, [pc, #100]	; (8002804 <rand+0x68>)
 800279e:	b510      	push	{r4, lr}
 80027a0:	681c      	ldr	r4, [r3, #0]
 80027a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027a4:	b9d3      	cbnz	r3, 80027dc <rand+0x40>
 80027a6:	2018      	movs	r0, #24
 80027a8:	f000 f86e 	bl	8002888 <malloc>
 80027ac:	f243 330e 	movw	r3, #13070	; 0x330e
 80027b0:	63a0      	str	r0, [r4, #56]	; 0x38
 80027b2:	8003      	strh	r3, [r0, #0]
 80027b4:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 80027b8:	8043      	strh	r3, [r0, #2]
 80027ba:	f241 2334 	movw	r3, #4660	; 0x1234
 80027be:	8083      	strh	r3, [r0, #4]
 80027c0:	f24e 636d 	movw	r3, #58989	; 0xe66d
 80027c4:	80c3      	strh	r3, [r0, #6]
 80027c6:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 80027ca:	8103      	strh	r3, [r0, #8]
 80027cc:	2305      	movs	r3, #5
 80027ce:	8143      	strh	r3, [r0, #10]
 80027d0:	230b      	movs	r3, #11
 80027d2:	8183      	strh	r3, [r0, #12]
 80027d4:	2201      	movs	r2, #1
 80027d6:	2300      	movs	r3, #0
 80027d8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80027dc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80027de:	4c0a      	ldr	r4, [pc, #40]	; (8002808 <rand+0x6c>)
 80027e0:	690b      	ldr	r3, [r1, #16]
 80027e2:	6948      	ldr	r0, [r1, #20]
 80027e4:	435c      	muls	r4, r3
 80027e6:	4a09      	ldr	r2, [pc, #36]	; (800280c <rand+0x70>)
 80027e8:	fb02 4000 	mla	r0, r2, r0, r4
 80027ec:	fba3 2302 	umull	r2, r3, r3, r2
 80027f0:	3201      	adds	r2, #1
 80027f2:	4403      	add	r3, r0
 80027f4:	f143 0300 	adc.w	r3, r3, #0
 80027f8:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80027fc:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8002800:	bd10      	pop	{r4, pc}
 8002802:	bf00      	nop
 8002804:	20000114 	.word	0x20000114
 8002808:	5851f42d 	.word	0x5851f42d
 800280c:	4c957f2d 	.word	0x4c957f2d

08002810 <__utoa>:
 8002810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002812:	b08b      	sub	sp, #44	; 0x2c
 8002814:	4603      	mov	r3, r0
 8002816:	460f      	mov	r7, r1
 8002818:	466d      	mov	r5, sp
 800281a:	4c1a      	ldr	r4, [pc, #104]	; (8002884 <__utoa+0x74>)
 800281c:	f104 0e20 	add.w	lr, r4, #32
 8002820:	462e      	mov	r6, r5
 8002822:	6820      	ldr	r0, [r4, #0]
 8002824:	6861      	ldr	r1, [r4, #4]
 8002826:	3408      	adds	r4, #8
 8002828:	c603      	stmia	r6!, {r0, r1}
 800282a:	4574      	cmp	r4, lr
 800282c:	4635      	mov	r5, r6
 800282e:	d1f7      	bne.n	8002820 <__utoa+0x10>
 8002830:	7921      	ldrb	r1, [r4, #4]
 8002832:	6820      	ldr	r0, [r4, #0]
 8002834:	7131      	strb	r1, [r6, #4]
 8002836:	1e91      	subs	r1, r2, #2
 8002838:	2922      	cmp	r1, #34	; 0x22
 800283a:	6030      	str	r0, [r6, #0]
 800283c:	f04f 0000 	mov.w	r0, #0
 8002840:	d901      	bls.n	8002846 <__utoa+0x36>
 8002842:	7038      	strb	r0, [r7, #0]
 8002844:	e01c      	b.n	8002880 <__utoa+0x70>
 8002846:	1e7d      	subs	r5, r7, #1
 8002848:	fbb3 f4f2 	udiv	r4, r3, r2
 800284c:	fb02 3314 	mls	r3, r2, r4, r3
 8002850:	ae0a      	add	r6, sp, #40	; 0x28
 8002852:	4433      	add	r3, r6
 8002854:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002858:	1c41      	adds	r1, r0, #1
 800285a:	f805 3f01 	strb.w	r3, [r5, #1]!
 800285e:	4623      	mov	r3, r4
 8002860:	b10c      	cbz	r4, 8002866 <__utoa+0x56>
 8002862:	4608      	mov	r0, r1
 8002864:	e7f0      	b.n	8002848 <__utoa+0x38>
 8002866:	547c      	strb	r4, [r7, r1]
 8002868:	183a      	adds	r2, r7, r0
 800286a:	1ac1      	subs	r1, r0, r3
 800286c:	428b      	cmp	r3, r1
 800286e:	da06      	bge.n	800287e <__utoa+0x6e>
 8002870:	5cf9      	ldrb	r1, [r7, r3]
 8002872:	7814      	ldrb	r4, [r2, #0]
 8002874:	54fc      	strb	r4, [r7, r3]
 8002876:	f802 1901 	strb.w	r1, [r2], #-1
 800287a:	3301      	adds	r3, #1
 800287c:	e7f5      	b.n	800286a <__utoa+0x5a>
 800287e:	4638      	mov	r0, r7
 8002880:	b00b      	add	sp, #44	; 0x2c
 8002882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002884:	080035b4 	.word	0x080035b4

08002888 <malloc>:
 8002888:	4b02      	ldr	r3, [pc, #8]	; (8002894 <malloc+0xc>)
 800288a:	4601      	mov	r1, r0
 800288c:	6818      	ldr	r0, [r3, #0]
 800288e:	f000 b803 	b.w	8002898 <_malloc_r>
 8002892:	bf00      	nop
 8002894:	20000114 	.word	0x20000114

08002898 <_malloc_r>:
 8002898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800289c:	f101 040b 	add.w	r4, r1, #11
 80028a0:	2c16      	cmp	r4, #22
 80028a2:	b085      	sub	sp, #20
 80028a4:	4681      	mov	r9, r0
 80028a6:	d903      	bls.n	80028b0 <_malloc_r+0x18>
 80028a8:	f034 0407 	bics.w	r4, r4, #7
 80028ac:	d501      	bpl.n	80028b2 <_malloc_r+0x1a>
 80028ae:	e002      	b.n	80028b6 <_malloc_r+0x1e>
 80028b0:	2410      	movs	r4, #16
 80028b2:	428c      	cmp	r4, r1
 80028b4:	d203      	bcs.n	80028be <_malloc_r+0x26>
 80028b6:	230c      	movs	r3, #12
 80028b8:	f8c9 3000 	str.w	r3, [r9]
 80028bc:	e1e7      	b.n	8002c8e <_malloc_r+0x3f6>
 80028be:	4648      	mov	r0, r9
 80028c0:	f000 fa06 	bl	8002cd0 <__malloc_lock>
 80028c4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80028c8:	4d9d      	ldr	r5, [pc, #628]	; (8002b40 <_malloc_r+0x2a8>)
 80028ca:	d217      	bcs.n	80028fc <_malloc_r+0x64>
 80028cc:	f104 0208 	add.w	r2, r4, #8
 80028d0:	442a      	add	r2, r5
 80028d2:	6856      	ldr	r6, [r2, #4]
 80028d4:	f1a2 0108 	sub.w	r1, r2, #8
 80028d8:	428e      	cmp	r6, r1
 80028da:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80028de:	d102      	bne.n	80028e6 <_malloc_r+0x4e>
 80028e0:	68d6      	ldr	r6, [r2, #12]
 80028e2:	42b2      	cmp	r2, r6
 80028e4:	d008      	beq.n	80028f8 <_malloc_r+0x60>
 80028e6:	6873      	ldr	r3, [r6, #4]
 80028e8:	68f2      	ldr	r2, [r6, #12]
 80028ea:	68b1      	ldr	r1, [r6, #8]
 80028ec:	f023 0303 	bic.w	r3, r3, #3
 80028f0:	60ca      	str	r2, [r1, #12]
 80028f2:	4433      	add	r3, r6
 80028f4:	6091      	str	r1, [r2, #8]
 80028f6:	e02f      	b.n	8002958 <_malloc_r+0xc0>
 80028f8:	3302      	adds	r3, #2
 80028fa:	e03d      	b.n	8002978 <_malloc_r+0xe0>
 80028fc:	0a63      	lsrs	r3, r4, #9
 80028fe:	d01a      	beq.n	8002936 <_malloc_r+0x9e>
 8002900:	2b04      	cmp	r3, #4
 8002902:	d802      	bhi.n	800290a <_malloc_r+0x72>
 8002904:	09a3      	lsrs	r3, r4, #6
 8002906:	3338      	adds	r3, #56	; 0x38
 8002908:	e018      	b.n	800293c <_malloc_r+0xa4>
 800290a:	2b14      	cmp	r3, #20
 800290c:	d801      	bhi.n	8002912 <_malloc_r+0x7a>
 800290e:	335b      	adds	r3, #91	; 0x5b
 8002910:	e014      	b.n	800293c <_malloc_r+0xa4>
 8002912:	2b54      	cmp	r3, #84	; 0x54
 8002914:	d802      	bhi.n	800291c <_malloc_r+0x84>
 8002916:	0b23      	lsrs	r3, r4, #12
 8002918:	336e      	adds	r3, #110	; 0x6e
 800291a:	e00f      	b.n	800293c <_malloc_r+0xa4>
 800291c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8002920:	d802      	bhi.n	8002928 <_malloc_r+0x90>
 8002922:	0be3      	lsrs	r3, r4, #15
 8002924:	3377      	adds	r3, #119	; 0x77
 8002926:	e009      	b.n	800293c <_malloc_r+0xa4>
 8002928:	f240 5254 	movw	r2, #1364	; 0x554
 800292c:	4293      	cmp	r3, r2
 800292e:	d804      	bhi.n	800293a <_malloc_r+0xa2>
 8002930:	0ca3      	lsrs	r3, r4, #18
 8002932:	337c      	adds	r3, #124	; 0x7c
 8002934:	e002      	b.n	800293c <_malloc_r+0xa4>
 8002936:	233f      	movs	r3, #63	; 0x3f
 8002938:	e000      	b.n	800293c <_malloc_r+0xa4>
 800293a:	237e      	movs	r3, #126	; 0x7e
 800293c:	1c5a      	adds	r2, r3, #1
 800293e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002942:	f1a2 0008 	sub.w	r0, r2, #8
 8002946:	6856      	ldr	r6, [r2, #4]
 8002948:	e00c      	b.n	8002964 <_malloc_r+0xcc>
 800294a:	2900      	cmp	r1, #0
 800294c:	68f1      	ldr	r1, [r6, #12]
 800294e:	db08      	blt.n	8002962 <_malloc_r+0xca>
 8002950:	68b3      	ldr	r3, [r6, #8]
 8002952:	60d9      	str	r1, [r3, #12]
 8002954:	608b      	str	r3, [r1, #8]
 8002956:	18b3      	adds	r3, r6, r2
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	f042 0201 	orr.w	r2, r2, #1
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	e1a0      	b.n	8002ca4 <_malloc_r+0x40c>
 8002962:	460e      	mov	r6, r1
 8002964:	4286      	cmp	r6, r0
 8002966:	d006      	beq.n	8002976 <_malloc_r+0xde>
 8002968:	6872      	ldr	r2, [r6, #4]
 800296a:	f022 0203 	bic.w	r2, r2, #3
 800296e:	1b11      	subs	r1, r2, r4
 8002970:	290f      	cmp	r1, #15
 8002972:	ddea      	ble.n	800294a <_malloc_r+0xb2>
 8002974:	3b01      	subs	r3, #1
 8002976:	3301      	adds	r3, #1
 8002978:	4a71      	ldr	r2, [pc, #452]	; (8002b40 <_malloc_r+0x2a8>)
 800297a:	692e      	ldr	r6, [r5, #16]
 800297c:	f102 0708 	add.w	r7, r2, #8
 8002980:	42be      	cmp	r6, r7
 8002982:	4639      	mov	r1, r7
 8002984:	d079      	beq.n	8002a7a <_malloc_r+0x1e2>
 8002986:	6870      	ldr	r0, [r6, #4]
 8002988:	f020 0003 	bic.w	r0, r0, #3
 800298c:	ebc4 0e00 	rsb	lr, r4, r0
 8002990:	f1be 0f0f 	cmp.w	lr, #15
 8002994:	dd0d      	ble.n	80029b2 <_malloc_r+0x11a>
 8002996:	1933      	adds	r3, r6, r4
 8002998:	f044 0401 	orr.w	r4, r4, #1
 800299c:	6074      	str	r4, [r6, #4]
 800299e:	6153      	str	r3, [r2, #20]
 80029a0:	6113      	str	r3, [r2, #16]
 80029a2:	f04e 0201 	orr.w	r2, lr, #1
 80029a6:	60df      	str	r7, [r3, #12]
 80029a8:	609f      	str	r7, [r3, #8]
 80029aa:	605a      	str	r2, [r3, #4]
 80029ac:	f843 e00e 	str.w	lr, [r3, lr]
 80029b0:	e178      	b.n	8002ca4 <_malloc_r+0x40c>
 80029b2:	f1be 0f00 	cmp.w	lr, #0
 80029b6:	6157      	str	r7, [r2, #20]
 80029b8:	6117      	str	r7, [r2, #16]
 80029ba:	db05      	blt.n	80029c8 <_malloc_r+0x130>
 80029bc:	4430      	add	r0, r6
 80029be:	6843      	ldr	r3, [r0, #4]
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	6043      	str	r3, [r0, #4]
 80029c6:	e16d      	b.n	8002ca4 <_malloc_r+0x40c>
 80029c8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80029cc:	d215      	bcs.n	80029fa <_malloc_r+0x162>
 80029ce:	08c0      	lsrs	r0, r0, #3
 80029d0:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 80029d4:	2701      	movs	r7, #1
 80029d6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80029da:	6857      	ldr	r7, [r2, #4]
 80029dc:	3001      	adds	r0, #1
 80029de:	ea4e 0707 	orr.w	r7, lr, r7
 80029e2:	6057      	str	r7, [r2, #4]
 80029e4:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 80029e8:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80029ec:	3f08      	subs	r7, #8
 80029ee:	60f7      	str	r7, [r6, #12]
 80029f0:	f8c6 e008 	str.w	lr, [r6, #8]
 80029f4:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 80029f8:	e03d      	b.n	8002a76 <_malloc_r+0x1de>
 80029fa:	0a42      	lsrs	r2, r0, #9
 80029fc:	2a04      	cmp	r2, #4
 80029fe:	d802      	bhi.n	8002a06 <_malloc_r+0x16e>
 8002a00:	0982      	lsrs	r2, r0, #6
 8002a02:	3238      	adds	r2, #56	; 0x38
 8002a04:	e015      	b.n	8002a32 <_malloc_r+0x19a>
 8002a06:	2a14      	cmp	r2, #20
 8002a08:	d801      	bhi.n	8002a0e <_malloc_r+0x176>
 8002a0a:	325b      	adds	r2, #91	; 0x5b
 8002a0c:	e011      	b.n	8002a32 <_malloc_r+0x19a>
 8002a0e:	2a54      	cmp	r2, #84	; 0x54
 8002a10:	d802      	bhi.n	8002a18 <_malloc_r+0x180>
 8002a12:	0b02      	lsrs	r2, r0, #12
 8002a14:	326e      	adds	r2, #110	; 0x6e
 8002a16:	e00c      	b.n	8002a32 <_malloc_r+0x19a>
 8002a18:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8002a1c:	d802      	bhi.n	8002a24 <_malloc_r+0x18c>
 8002a1e:	0bc2      	lsrs	r2, r0, #15
 8002a20:	3277      	adds	r2, #119	; 0x77
 8002a22:	e006      	b.n	8002a32 <_malloc_r+0x19a>
 8002a24:	f240 5754 	movw	r7, #1364	; 0x554
 8002a28:	42ba      	cmp	r2, r7
 8002a2a:	bf9a      	itte	ls
 8002a2c:	0c82      	lsrls	r2, r0, #18
 8002a2e:	327c      	addls	r2, #124	; 0x7c
 8002a30:	227e      	movhi	r2, #126	; 0x7e
 8002a32:	1c57      	adds	r7, r2, #1
 8002a34:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8002a38:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8002a3c:	45be      	cmp	lr, r7
 8002a3e:	f8df c100 	ldr.w	ip, [pc, #256]	; 8002b40 <_malloc_r+0x2a8>
 8002a42:	d10d      	bne.n	8002a60 <_malloc_r+0x1c8>
 8002a44:	2001      	movs	r0, #1
 8002a46:	1092      	asrs	r2, r2, #2
 8002a48:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8002a50:	4310      	orrs	r0, r2
 8002a52:	f8cc 0004 	str.w	r0, [ip, #4]
 8002a56:	4672      	mov	r2, lr
 8002a58:	e009      	b.n	8002a6e <_malloc_r+0x1d6>
 8002a5a:	68bf      	ldr	r7, [r7, #8]
 8002a5c:	45be      	cmp	lr, r7
 8002a5e:	d004      	beq.n	8002a6a <_malloc_r+0x1d2>
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	f022 0203 	bic.w	r2, r2, #3
 8002a66:	4290      	cmp	r0, r2
 8002a68:	d3f7      	bcc.n	8002a5a <_malloc_r+0x1c2>
 8002a6a:	46be      	mov	lr, r7
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	60f2      	str	r2, [r6, #12]
 8002a70:	f8c6 e008 	str.w	lr, [r6, #8]
 8002a74:	6096      	str	r6, [r2, #8]
 8002a76:	f8ce 600c 	str.w	r6, [lr, #12]
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	109a      	asrs	r2, r3, #2
 8002a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a82:	6868      	ldr	r0, [r5, #4]
 8002a84:	4282      	cmp	r2, r0
 8002a86:	d85d      	bhi.n	8002b44 <_malloc_r+0x2ac>
 8002a88:	4202      	tst	r2, r0
 8002a8a:	d106      	bne.n	8002a9a <_malloc_r+0x202>
 8002a8c:	f023 0303 	bic.w	r3, r3, #3
 8002a90:	0052      	lsls	r2, r2, #1
 8002a92:	4202      	tst	r2, r0
 8002a94:	f103 0304 	add.w	r3, r3, #4
 8002a98:	d0fa      	beq.n	8002a90 <_malloc_r+0x1f8>
 8002a9a:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8002a9e:	46c2      	mov	sl, r8
 8002aa0:	469c      	mov	ip, r3
 8002aa2:	f8da 600c 	ldr.w	r6, [sl, #12]
 8002aa6:	4556      	cmp	r6, sl
 8002aa8:	d02c      	beq.n	8002b04 <_malloc_r+0x26c>
 8002aaa:	6870      	ldr	r0, [r6, #4]
 8002aac:	68f7      	ldr	r7, [r6, #12]
 8002aae:	f020 0003 	bic.w	r0, r0, #3
 8002ab2:	ebc4 0e00 	rsb	lr, r4, r0
 8002ab6:	f1be 0f0f 	cmp.w	lr, #15
 8002aba:	dd11      	ble.n	8002ae0 <_malloc_r+0x248>
 8002abc:	1933      	adds	r3, r6, r4
 8002abe:	f044 0401 	orr.w	r4, r4, #1
 8002ac2:	6074      	str	r4, [r6, #4]
 8002ac4:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8002ac8:	60d7      	str	r7, [r2, #12]
 8002aca:	60ba      	str	r2, [r7, #8]
 8002acc:	f04e 0201 	orr.w	r2, lr, #1
 8002ad0:	616b      	str	r3, [r5, #20]
 8002ad2:	612b      	str	r3, [r5, #16]
 8002ad4:	60d9      	str	r1, [r3, #12]
 8002ad6:	6099      	str	r1, [r3, #8]
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	f843 e00e 	str.w	lr, [r3, lr]
 8002ade:	e00b      	b.n	8002af8 <_malloc_r+0x260>
 8002ae0:	f1be 0f00 	cmp.w	lr, #0
 8002ae4:	db0c      	blt.n	8002b00 <_malloc_r+0x268>
 8002ae6:	1833      	adds	r3, r6, r0
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	f042 0201 	orr.w	r2, r2, #1
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8002af4:	60df      	str	r7, [r3, #12]
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	4648      	mov	r0, r9
 8002afa:	f000 f8ea 	bl	8002cd2 <__malloc_unlock>
 8002afe:	e0d5      	b.n	8002cac <_malloc_r+0x414>
 8002b00:	463e      	mov	r6, r7
 8002b02:	e7d0      	b.n	8002aa6 <_malloc_r+0x20e>
 8002b04:	f10c 0c01 	add.w	ip, ip, #1
 8002b08:	f01c 0f03 	tst.w	ip, #3
 8002b0c:	f10a 0a08 	add.w	sl, sl, #8
 8002b10:	d1c7      	bne.n	8002aa2 <_malloc_r+0x20a>
 8002b12:	0798      	lsls	r0, r3, #30
 8002b14:	d104      	bne.n	8002b20 <_malloc_r+0x288>
 8002b16:	686b      	ldr	r3, [r5, #4]
 8002b18:	ea23 0302 	bic.w	r3, r3, r2
 8002b1c:	606b      	str	r3, [r5, #4]
 8002b1e:	e004      	b.n	8002b2a <_malloc_r+0x292>
 8002b20:	f858 0908 	ldr.w	r0, [r8], #-8
 8002b24:	3b01      	subs	r3, #1
 8002b26:	4580      	cmp	r8, r0
 8002b28:	d0f3      	beq.n	8002b12 <_malloc_r+0x27a>
 8002b2a:	6868      	ldr	r0, [r5, #4]
 8002b2c:	0052      	lsls	r2, r2, #1
 8002b2e:	4282      	cmp	r2, r0
 8002b30:	d808      	bhi.n	8002b44 <_malloc_r+0x2ac>
 8002b32:	b13a      	cbz	r2, 8002b44 <_malloc_r+0x2ac>
 8002b34:	4663      	mov	r3, ip
 8002b36:	4202      	tst	r2, r0
 8002b38:	d1af      	bne.n	8002a9a <_malloc_r+0x202>
 8002b3a:	3304      	adds	r3, #4
 8002b3c:	0052      	lsls	r2, r2, #1
 8002b3e:	e7fa      	b.n	8002b36 <_malloc_r+0x29e>
 8002b40:	20000118 	.word	0x20000118
 8002b44:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8002b48:	f8db 6004 	ldr.w	r6, [fp, #4]
 8002b4c:	f026 0603 	bic.w	r6, r6, #3
 8002b50:	42b4      	cmp	r4, r6
 8002b52:	d803      	bhi.n	8002b5c <_malloc_r+0x2c4>
 8002b54:	1b33      	subs	r3, r6, r4
 8002b56:	2b0f      	cmp	r3, #15
 8002b58:	f300 809b 	bgt.w	8002c92 <_malloc_r+0x3fa>
 8002b5c:	4a55      	ldr	r2, [pc, #340]	; (8002cb4 <_malloc_r+0x41c>)
 8002b5e:	4956      	ldr	r1, [pc, #344]	; (8002cb8 <_malloc_r+0x420>)
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	6808      	ldr	r0, [r1, #0]
 8002b64:	f102 0810 	add.w	r8, r2, #16
 8002b68:	4a54      	ldr	r2, [pc, #336]	; (8002cbc <_malloc_r+0x424>)
 8002b6a:	3001      	adds	r0, #1
 8002b6c:	9101      	str	r1, [sp, #4]
 8002b6e:	44a0      	add	r8, r4
 8002b70:	bf1f      	itttt	ne
 8002b72:	f102 31ff 	addne.w	r1, r2, #4294967295
 8002b76:	4488      	addne	r8, r1
 8002b78:	4251      	negne	r1, r2
 8002b7a:	ea01 0808 	andne.w	r8, r1, r8
 8002b7e:	eb0b 0306 	add.w	r3, fp, r6
 8002b82:	4641      	mov	r1, r8
 8002b84:	4648      	mov	r0, r9
 8002b86:	9203      	str	r2, [sp, #12]
 8002b88:	9302      	str	r3, [sp, #8]
 8002b8a:	f000 f8a3 	bl	8002cd4 <_sbrk_r>
 8002b8e:	1c42      	adds	r2, r0, #1
 8002b90:	4607      	mov	r7, r0
 8002b92:	d06f      	beq.n	8002c74 <_malloc_r+0x3dc>
 8002b94:	9b02      	ldr	r3, [sp, #8]
 8002b96:	9a03      	ldr	r2, [sp, #12]
 8002b98:	4283      	cmp	r3, r0
 8002b9a:	d901      	bls.n	8002ba0 <_malloc_r+0x308>
 8002b9c:	45ab      	cmp	fp, r5
 8002b9e:	d169      	bne.n	8002c74 <_malloc_r+0x3dc>
 8002ba0:	f8df a124 	ldr.w	sl, [pc, #292]	; 8002cc8 <_malloc_r+0x430>
 8002ba4:	42bb      	cmp	r3, r7
 8002ba6:	f8da 0000 	ldr.w	r0, [sl]
 8002baa:	f8df c120 	ldr.w	ip, [pc, #288]	; 8002ccc <_malloc_r+0x434>
 8002bae:	4440      	add	r0, r8
 8002bb0:	f8ca 0000 	str.w	r0, [sl]
 8002bb4:	d108      	bne.n	8002bc8 <_malloc_r+0x330>
 8002bb6:	ea13 0f0c 	tst.w	r3, ip
 8002bba:	d105      	bne.n	8002bc8 <_malloc_r+0x330>
 8002bbc:	68ab      	ldr	r3, [r5, #8]
 8002bbe:	4446      	add	r6, r8
 8002bc0:	f046 0601 	orr.w	r6, r6, #1
 8002bc4:	605e      	str	r6, [r3, #4]
 8002bc6:	e049      	b.n	8002c5c <_malloc_r+0x3c4>
 8002bc8:	9901      	ldr	r1, [sp, #4]
 8002bca:	f8d1 e000 	ldr.w	lr, [r1]
 8002bce:	f1be 3fff 	cmp.w	lr, #4294967295
 8002bd2:	bf15      	itete	ne
 8002bd4:	1afb      	subne	r3, r7, r3
 8002bd6:	4b38      	ldreq	r3, [pc, #224]	; (8002cb8 <_malloc_r+0x420>)
 8002bd8:	181b      	addne	r3, r3, r0
 8002bda:	601f      	streq	r7, [r3, #0]
 8002bdc:	bf18      	it	ne
 8002bde:	f8ca 3000 	strne.w	r3, [sl]
 8002be2:	f017 0307 	ands.w	r3, r7, #7
 8002be6:	bf1c      	itt	ne
 8002be8:	f1c3 0308 	rsbne	r3, r3, #8
 8002bec:	18ff      	addne	r7, r7, r3
 8002bee:	44b8      	add	r8, r7
 8002bf0:	441a      	add	r2, r3
 8002bf2:	ea08 080c 	and.w	r8, r8, ip
 8002bf6:	ebc8 0802 	rsb	r8, r8, r2
 8002bfa:	4641      	mov	r1, r8
 8002bfc:	4648      	mov	r0, r9
 8002bfe:	f000 f869 	bl	8002cd4 <_sbrk_r>
 8002c02:	1c43      	adds	r3, r0, #1
 8002c04:	bf04      	itt	eq
 8002c06:	4638      	moveq	r0, r7
 8002c08:	f04f 0800 	moveq.w	r8, #0
 8002c0c:	f8da 3000 	ldr.w	r3, [sl]
 8002c10:	1bc2      	subs	r2, r0, r7
 8002c12:	4442      	add	r2, r8
 8002c14:	4443      	add	r3, r8
 8002c16:	f042 0201 	orr.w	r2, r2, #1
 8002c1a:	45ab      	cmp	fp, r5
 8002c1c:	60af      	str	r7, [r5, #8]
 8002c1e:	f8ca 3000 	str.w	r3, [sl]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	d01a      	beq.n	8002c5c <_malloc_r+0x3c4>
 8002c26:	2e0f      	cmp	r6, #15
 8002c28:	d802      	bhi.n	8002c30 <_malloc_r+0x398>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	607b      	str	r3, [r7, #4]
 8002c2e:	e021      	b.n	8002c74 <_malloc_r+0x3dc>
 8002c30:	f8db 3004 	ldr.w	r3, [fp, #4]
 8002c34:	3e0c      	subs	r6, #12
 8002c36:	f026 0607 	bic.w	r6, r6, #7
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	4333      	orrs	r3, r6
 8002c40:	f8cb 3004 	str.w	r3, [fp, #4]
 8002c44:	2205      	movs	r2, #5
 8002c46:	eb0b 0306 	add.w	r3, fp, r6
 8002c4a:	2e0f      	cmp	r6, #15
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	d904      	bls.n	8002c5c <_malloc_r+0x3c4>
 8002c52:	f10b 0108 	add.w	r1, fp, #8
 8002c56:	4648      	mov	r0, r9
 8002c58:	f000 f8a2 	bl	8002da0 <_free_r>
 8002c5c:	4a18      	ldr	r2, [pc, #96]	; (8002cc0 <_malloc_r+0x428>)
 8002c5e:	f8da 3000 	ldr.w	r3, [sl]
 8002c62:	6811      	ldr	r1, [r2, #0]
 8002c64:	428b      	cmp	r3, r1
 8002c66:	bf88      	it	hi
 8002c68:	6013      	strhi	r3, [r2, #0]
 8002c6a:	4a16      	ldr	r2, [pc, #88]	; (8002cc4 <_malloc_r+0x42c>)
 8002c6c:	6811      	ldr	r1, [r2, #0]
 8002c6e:	428b      	cmp	r3, r1
 8002c70:	bf88      	it	hi
 8002c72:	6013      	strhi	r3, [r2, #0]
 8002c74:	68ab      	ldr	r3, [r5, #8]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	f022 0203 	bic.w	r2, r2, #3
 8002c7c:	4294      	cmp	r4, r2
 8002c7e:	eba2 0304 	sub.w	r3, r2, r4
 8002c82:	d801      	bhi.n	8002c88 <_malloc_r+0x3f0>
 8002c84:	2b0f      	cmp	r3, #15
 8002c86:	dc04      	bgt.n	8002c92 <_malloc_r+0x3fa>
 8002c88:	4648      	mov	r0, r9
 8002c8a:	f000 f822 	bl	8002cd2 <__malloc_unlock>
 8002c8e:	2600      	movs	r6, #0
 8002c90:	e00c      	b.n	8002cac <_malloc_r+0x414>
 8002c92:	68ae      	ldr	r6, [r5, #8]
 8002c94:	f044 0201 	orr.w	r2, r4, #1
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	4434      	add	r4, r6
 8002c9e:	6072      	str	r2, [r6, #4]
 8002ca0:	60ac      	str	r4, [r5, #8]
 8002ca2:	6063      	str	r3, [r4, #4]
 8002ca4:	4648      	mov	r0, r9
 8002ca6:	f000 f814 	bl	8002cd2 <__malloc_unlock>
 8002caa:	3608      	adds	r6, #8
 8002cac:	4630      	mov	r0, r6
 8002cae:	b005      	add	sp, #20
 8002cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cb4:	20000558 	.word	0x20000558
 8002cb8:	20000524 	.word	0x20000524
 8002cbc:	00001000 	.word	0x00001000
 8002cc0:	20000554 	.word	0x20000554
 8002cc4:	20000550 	.word	0x20000550
 8002cc8:	2000055c 	.word	0x2000055c
 8002ccc:	00000fff 	.word	0x00000fff

08002cd0 <__malloc_lock>:
 8002cd0:	4770      	bx	lr

08002cd2 <__malloc_unlock>:
 8002cd2:	4770      	bx	lr

08002cd4 <_sbrk_r>:
 8002cd4:	b538      	push	{r3, r4, r5, lr}
 8002cd6:	4c06      	ldr	r4, [pc, #24]	; (8002cf0 <_sbrk_r+0x1c>)
 8002cd8:	2300      	movs	r3, #0
 8002cda:	4605      	mov	r5, r0
 8002cdc:	4608      	mov	r0, r1
 8002cde:	6023      	str	r3, [r4, #0]
 8002ce0:	f000 f91c 	bl	8002f1c <_sbrk>
 8002ce4:	1c43      	adds	r3, r0, #1
 8002ce6:	d102      	bne.n	8002cee <_sbrk_r+0x1a>
 8002ce8:	6823      	ldr	r3, [r4, #0]
 8002cea:	b103      	cbz	r3, 8002cee <_sbrk_r+0x1a>
 8002cec:	602b      	str	r3, [r5, #0]
 8002cee:	bd38      	pop	{r3, r4, r5, pc}
 8002cf0:	20000de4 	.word	0x20000de4

08002cf4 <_malloc_trim_r>:
 8002cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cf8:	4689      	mov	r9, r1
 8002cfa:	4f25      	ldr	r7, [pc, #148]	; (8002d90 <_malloc_trim_r+0x9c>)
 8002cfc:	4606      	mov	r6, r0
 8002cfe:	f7ff ffe7 	bl	8002cd0 <__malloc_lock>
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8002d9c <_malloc_trim_r+0xa8>
 8002d08:	685d      	ldr	r5, [r3, #4]
 8002d0a:	f1a8 0411 	sub.w	r4, r8, #17
 8002d0e:	f025 0503 	bic.w	r5, r5, #3
 8002d12:	442c      	add	r4, r5
 8002d14:	ebc9 0404 	rsb	r4, r9, r4
 8002d18:	fbb4 f4f8 	udiv	r4, r4, r8
 8002d1c:	3c01      	subs	r4, #1
 8002d1e:	fb08 f404 	mul.w	r4, r8, r4
 8002d22:	4544      	cmp	r4, r8
 8002d24:	da05      	bge.n	8002d32 <_malloc_trim_r+0x3e>
 8002d26:	4630      	mov	r0, r6
 8002d28:	f7ff ffd3 	bl	8002cd2 <__malloc_unlock>
 8002d2c:	2000      	movs	r0, #0
 8002d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d32:	2100      	movs	r1, #0
 8002d34:	4630      	mov	r0, r6
 8002d36:	f7ff ffcd 	bl	8002cd4 <_sbrk_r>
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	442b      	add	r3, r5
 8002d3e:	4298      	cmp	r0, r3
 8002d40:	d1f1      	bne.n	8002d26 <_malloc_trim_r+0x32>
 8002d42:	4261      	negs	r1, r4
 8002d44:	4630      	mov	r0, r6
 8002d46:	f7ff ffc5 	bl	8002cd4 <_sbrk_r>
 8002d4a:	3001      	adds	r0, #1
 8002d4c:	d110      	bne.n	8002d70 <_malloc_trim_r+0x7c>
 8002d4e:	2100      	movs	r1, #0
 8002d50:	4630      	mov	r0, r6
 8002d52:	f7ff ffbf 	bl	8002cd4 <_sbrk_r>
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	1a83      	subs	r3, r0, r2
 8002d5a:	2b0f      	cmp	r3, #15
 8002d5c:	dde3      	ble.n	8002d26 <_malloc_trim_r+0x32>
 8002d5e:	490d      	ldr	r1, [pc, #52]	; (8002d94 <_malloc_trim_r+0xa0>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6809      	ldr	r1, [r1, #0]
 8002d66:	6053      	str	r3, [r2, #4]
 8002d68:	1a40      	subs	r0, r0, r1
 8002d6a:	490b      	ldr	r1, [pc, #44]	; (8002d98 <_malloc_trim_r+0xa4>)
 8002d6c:	6008      	str	r0, [r1, #0]
 8002d6e:	e7da      	b.n	8002d26 <_malloc_trim_r+0x32>
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4a09      	ldr	r2, [pc, #36]	; (8002d98 <_malloc_trim_r+0xa4>)
 8002d74:	1b2d      	subs	r5, r5, r4
 8002d76:	f045 0501 	orr.w	r5, r5, #1
 8002d7a:	605d      	str	r5, [r3, #4]
 8002d7c:	6813      	ldr	r3, [r2, #0]
 8002d7e:	4630      	mov	r0, r6
 8002d80:	1b1c      	subs	r4, r3, r4
 8002d82:	6014      	str	r4, [r2, #0]
 8002d84:	f7ff ffa5 	bl	8002cd2 <__malloc_unlock>
 8002d88:	2001      	movs	r0, #1
 8002d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000118 	.word	0x20000118
 8002d94:	20000524 	.word	0x20000524
 8002d98:	2000055c 	.word	0x2000055c
 8002d9c:	00001000 	.word	0x00001000

08002da0 <_free_r>:
 8002da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002da4:	4604      	mov	r4, r0
 8002da6:	4688      	mov	r8, r1
 8002da8:	2900      	cmp	r1, #0
 8002daa:	f000 80ad 	beq.w	8002f08 <_free_r+0x168>
 8002dae:	f7ff ff8f 	bl	8002cd0 <__malloc_lock>
 8002db2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8002db6:	4d55      	ldr	r5, [pc, #340]	; (8002f0c <_free_r+0x16c>)
 8002db8:	f022 0001 	bic.w	r0, r2, #1
 8002dbc:	f1a8 0308 	sub.w	r3, r8, #8
 8002dc0:	181f      	adds	r7, r3, r0
 8002dc2:	68a9      	ldr	r1, [r5, #8]
 8002dc4:	687e      	ldr	r6, [r7, #4]
 8002dc6:	428f      	cmp	r7, r1
 8002dc8:	f026 0603 	bic.w	r6, r6, #3
 8002dcc:	f002 0201 	and.w	r2, r2, #1
 8002dd0:	d11b      	bne.n	8002e0a <_free_r+0x6a>
 8002dd2:	4430      	add	r0, r6
 8002dd4:	b93a      	cbnz	r2, 8002de6 <_free_r+0x46>
 8002dd6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8002dda:	1a9b      	subs	r3, r3, r2
 8002ddc:	6899      	ldr	r1, [r3, #8]
 8002dde:	4410      	add	r0, r2
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	60ca      	str	r2, [r1, #12]
 8002de4:	6091      	str	r1, [r2, #8]
 8002de6:	f040 0201 	orr.w	r2, r0, #1
 8002dea:	605a      	str	r2, [r3, #4]
 8002dec:	60ab      	str	r3, [r5, #8]
 8002dee:	4b48      	ldr	r3, [pc, #288]	; (8002f10 <_free_r+0x170>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4298      	cmp	r0, r3
 8002df4:	d304      	bcc.n	8002e00 <_free_r+0x60>
 8002df6:	4b47      	ldr	r3, [pc, #284]	; (8002f14 <_free_r+0x174>)
 8002df8:	4620      	mov	r0, r4
 8002dfa:	6819      	ldr	r1, [r3, #0]
 8002dfc:	f7ff ff7a 	bl	8002cf4 <_malloc_trim_r>
 8002e00:	4620      	mov	r0, r4
 8002e02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e06:	f7ff bf64 	b.w	8002cd2 <__malloc_unlock>
 8002e0a:	607e      	str	r6, [r7, #4]
 8002e0c:	b97a      	cbnz	r2, 8002e2e <_free_r+0x8e>
 8002e0e:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8002e12:	f105 0e08 	add.w	lr, r5, #8
 8002e16:	1a5b      	subs	r3, r3, r1
 8002e18:	4408      	add	r0, r1
 8002e1a:	6899      	ldr	r1, [r3, #8]
 8002e1c:	4571      	cmp	r1, lr
 8002e1e:	d008      	beq.n	8002e32 <_free_r+0x92>
 8002e20:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8002e24:	f8c1 e00c 	str.w	lr, [r1, #12]
 8002e28:	f8ce 1008 	str.w	r1, [lr, #8]
 8002e2c:	e002      	b.n	8002e34 <_free_r+0x94>
 8002e2e:	2200      	movs	r2, #0
 8002e30:	e000      	b.n	8002e34 <_free_r+0x94>
 8002e32:	2201      	movs	r2, #1
 8002e34:	19b9      	adds	r1, r7, r6
 8002e36:	6849      	ldr	r1, [r1, #4]
 8002e38:	07c9      	lsls	r1, r1, #31
 8002e3a:	d40e      	bmi.n	8002e5a <_free_r+0xba>
 8002e3c:	4430      	add	r0, r6
 8002e3e:	68b9      	ldr	r1, [r7, #8]
 8002e40:	b942      	cbnz	r2, 8002e54 <_free_r+0xb4>
 8002e42:	4e35      	ldr	r6, [pc, #212]	; (8002f18 <_free_r+0x178>)
 8002e44:	42b1      	cmp	r1, r6
 8002e46:	d105      	bne.n	8002e54 <_free_r+0xb4>
 8002e48:	616b      	str	r3, [r5, #20]
 8002e4a:	612b      	str	r3, [r5, #16]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	60d9      	str	r1, [r3, #12]
 8002e50:	6099      	str	r1, [r3, #8]
 8002e52:	e002      	b.n	8002e5a <_free_r+0xba>
 8002e54:	68fe      	ldr	r6, [r7, #12]
 8002e56:	60ce      	str	r6, [r1, #12]
 8002e58:	60b1      	str	r1, [r6, #8]
 8002e5a:	f040 0101 	orr.w	r1, r0, #1
 8002e5e:	6059      	str	r1, [r3, #4]
 8002e60:	5018      	str	r0, [r3, r0]
 8002e62:	2a00      	cmp	r2, #0
 8002e64:	d1cc      	bne.n	8002e00 <_free_r+0x60>
 8002e66:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002e6a:	d212      	bcs.n	8002e92 <_free_r+0xf2>
 8002e6c:	08c0      	lsrs	r0, r0, #3
 8002e6e:	1081      	asrs	r1, r0, #2
 8002e70:	2201      	movs	r2, #1
 8002e72:	fa02 f101 	lsl.w	r1, r2, r1
 8002e76:	686a      	ldr	r2, [r5, #4]
 8002e78:	3001      	adds	r0, #1
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	606a      	str	r2, [r5, #4]
 8002e7e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8002e82:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8002e86:	3a08      	subs	r2, #8
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	6099      	str	r1, [r3, #8]
 8002e8c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8002e90:	e038      	b.n	8002f04 <_free_r+0x164>
 8002e92:	0a42      	lsrs	r2, r0, #9
 8002e94:	2a04      	cmp	r2, #4
 8002e96:	d802      	bhi.n	8002e9e <_free_r+0xfe>
 8002e98:	0982      	lsrs	r2, r0, #6
 8002e9a:	3238      	adds	r2, #56	; 0x38
 8002e9c:	e015      	b.n	8002eca <_free_r+0x12a>
 8002e9e:	2a14      	cmp	r2, #20
 8002ea0:	d801      	bhi.n	8002ea6 <_free_r+0x106>
 8002ea2:	325b      	adds	r2, #91	; 0x5b
 8002ea4:	e011      	b.n	8002eca <_free_r+0x12a>
 8002ea6:	2a54      	cmp	r2, #84	; 0x54
 8002ea8:	d802      	bhi.n	8002eb0 <_free_r+0x110>
 8002eaa:	0b02      	lsrs	r2, r0, #12
 8002eac:	326e      	adds	r2, #110	; 0x6e
 8002eae:	e00c      	b.n	8002eca <_free_r+0x12a>
 8002eb0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8002eb4:	d802      	bhi.n	8002ebc <_free_r+0x11c>
 8002eb6:	0bc2      	lsrs	r2, r0, #15
 8002eb8:	3277      	adds	r2, #119	; 0x77
 8002eba:	e006      	b.n	8002eca <_free_r+0x12a>
 8002ebc:	f240 5154 	movw	r1, #1364	; 0x554
 8002ec0:	428a      	cmp	r2, r1
 8002ec2:	bf9a      	itte	ls
 8002ec4:	0c82      	lsrls	r2, r0, #18
 8002ec6:	327c      	addls	r2, #124	; 0x7c
 8002ec8:	227e      	movhi	r2, #126	; 0x7e
 8002eca:	1c51      	adds	r1, r2, #1
 8002ecc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8002ed0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8002ed4:	428e      	cmp	r6, r1
 8002ed6:	4f0d      	ldr	r7, [pc, #52]	; (8002f0c <_free_r+0x16c>)
 8002ed8:	d10b      	bne.n	8002ef2 <_free_r+0x152>
 8002eda:	2101      	movs	r1, #1
 8002edc:	1092      	asrs	r2, r2, #2
 8002ede:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4311      	orrs	r1, r2
 8002ee6:	6079      	str	r1, [r7, #4]
 8002ee8:	4631      	mov	r1, r6
 8002eea:	e008      	b.n	8002efe <_free_r+0x15e>
 8002eec:	6889      	ldr	r1, [r1, #8]
 8002eee:	428e      	cmp	r6, r1
 8002ef0:	d004      	beq.n	8002efc <_free_r+0x15c>
 8002ef2:	684a      	ldr	r2, [r1, #4]
 8002ef4:	f022 0203 	bic.w	r2, r2, #3
 8002ef8:	4290      	cmp	r0, r2
 8002efa:	d3f7      	bcc.n	8002eec <_free_r+0x14c>
 8002efc:	68ce      	ldr	r6, [r1, #12]
 8002efe:	60de      	str	r6, [r3, #12]
 8002f00:	6099      	str	r1, [r3, #8]
 8002f02:	60b3      	str	r3, [r6, #8]
 8002f04:	60cb      	str	r3, [r1, #12]
 8002f06:	e77b      	b.n	8002e00 <_free_r+0x60>
 8002f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f0c:	20000118 	.word	0x20000118
 8002f10:	20000520 	.word	0x20000520
 8002f14:	20000558 	.word	0x20000558
 8002f18:	20000120 	.word	0x20000120

08002f1c <_sbrk>:
 8002f1c:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <_sbrk+0x14>)
 8002f1e:	4602      	mov	r2, r0
 8002f20:	6819      	ldr	r1, [r3, #0]
 8002f22:	b909      	cbnz	r1, 8002f28 <_sbrk+0xc>
 8002f24:	4903      	ldr	r1, [pc, #12]	; (8002f34 <_sbrk+0x18>)
 8002f26:	6019      	str	r1, [r3, #0]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	4402      	add	r2, r0
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	4770      	bx	lr
 8002f30:	20000584 	.word	0x20000584
 8002f34:	20000de8 	.word	0x20000de8

08002f38 <_init>:
 8002f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f3a:	bf00      	nop
 8002f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f3e:	bc08      	pop	{r3}
 8002f40:	469e      	mov	lr, r3
 8002f42:	4770      	bx	lr

08002f44 <_fini>:
 8002f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f46:	bf00      	nop
 8002f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f4a:	bc08      	pop	{r3}
 8002f4c:	469e      	mov	lr, r3
 8002f4e:	4770      	bx	lr
