{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713510069962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713510069969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 15:01:09 2024 " "Processing started: Fri Apr 19 15:01:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713510069969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510069969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510069969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713510074029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713510074029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/pll_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/pll_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete " "Found entity 1: PLL_complete" {  } { { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510092412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510092420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510092426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_platform_desginer.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_platform_desginer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Platform_Desginer " "Found entity 1: PLL_Platform_Desginer" {  } { { "PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510092432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll_complete/synthesis/submodules/pll_complete_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_altpll_0_dffpipe_l2c " "Found entity 1: PLL_complete_altpll_0_dffpipe_l2c" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092440 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_complete_altpll_0_stdsync_sv6 " "Found entity 2: PLL_complete_altpll_0_stdsync_sv6" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092440 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_complete_altpll_0_altpll_neh2 " "Found entity 3: PLL_complete_altpll_0_altpll_neh2" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092440 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_complete_altpll_0 " "Found entity 4: PLL_complete_altpll_0" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713510092440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510092440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLL_complete " "Elaborating entity \"PLL_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713510092481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0 PLL_complete_altpll_0:altpll_0 " "Elaborating entity \"PLL_complete_altpll_0\" for hierarchy \"PLL_complete_altpll_0:altpll_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "altpll_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0_stdsync_sv6 PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_complete_altpll_0_stdsync_sv6\" for hierarchy \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "stdsync2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0_dffpipe_l2c PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2\|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_complete_altpll_0_dffpipe_l2c\" for hierarchy \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2\|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "dffpipe3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0_altpll_neh2 PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_neh2:sd1 " "Elaborating entity \"PLL_complete_altpll_0_altpll_neh2\" for hierarchy \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_neh2:sd1\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "sd1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Platform_Desginer PLL_Platform_Desginer:blink_0 " "Elaborating entity \"PLL_Platform_Desginer\" for hierarchy \"PLL_Platform_Desginer:blink_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "blink_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 PLL_Platform_Desginer.v(16) " "Verilog HDL assignment warning at PLL_Platform_Desginer.v(16): truncated value with size 32 to match size of target (13)" {  } { { "PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713510092499 "|PLL_complete|PLL_Platform_Desginer:blink_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510092512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713510092842 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713510092842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713510092905 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713510093181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713510093351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713510093351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713510093388 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713510093388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713510093388 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713510093388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713510093388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713510093404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 15:01:33 2024 " "Processing ended: Fri Apr 19 15:01:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713510093404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713510093404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713510093404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713510093404 ""}
