****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 19:11:49 2022
****************************************


  Startpoint: node0/out_comp_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.05 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08 +     0.13 r
  U1/Z (CKBD1BWP)                                         0.06 +     0.19 r
  U11290/ZN (INR2XD1BWP)                                  0.07 +     0.25 r
  U6005/ZN (ND2D0BWP)                                     0.08 +     0.33 f
  U11292/ZN (NR2D0BWP)                                    0.05 +     0.38 r
  add_1_root_add_208_2/U1_1/S (FA1D0BWP)                  0.06 +     0.44 f
  add_0_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.07 +     0.50 f
  add_0_root_add_208_2/U1_2/S (FA1D0BWP)                  0.06 +     0.56 r
  U10985/ZN (IOA21D1BWP)                                  0.05 +     0.61 r
  U167/ZN (CKND0BWP)                                      0.04 +     0.65 f
  U8095/ZN (NR2D0BWP)                                     0.04 +     0.69 r
  node1/mult_135_4/S2_2_1/CO (FA1D0BWP)                   0.08 +     0.78 r
  node1/mult_135_4/S2_3_1/CO (FA1D0BWP)                   0.07 +     0.85 r
  node1/mult_135_4/S2_4_1/CO (FA1D0BWP)                   0.07 +     0.92 r
  node1/mult_135_4/S2_5_1/CO (FA1D0BWP)                   0.07 +     0.98 r
  node1/mult_135_4/S2_6_1/CO (FA1D0BWP)                   0.07 +     1.05 r
  node1/mult_135_4/S2_7_1/CO (FA1D0BWP)                   0.07 +     1.12 r
  node1/mult_135_4/S2_8_1/CO (FA1D0BWP)                   0.07 +     1.19 r
  node1/mult_135_4/S2_9_1/CO (FA1D0BWP)                   0.07 +     1.26 r
  node1/mult_135_4/S2_10_1/CO (FA1D0BWP)                  0.07 +     1.33 r
  node1/mult_135_4/S2_11_1/CO (FA1D0BWP)                  0.07 +     1.40 r
  node1/mult_135_4/S2_12_1/CO (FA1D0BWP)                  0.07 +     1.47 r
  node1/mult_135_4/S2_13_1/CO (FA1D0BWP)                  0.07 +     1.53 r
  node1/mult_135_4/S4_1/S (FA1D0BWP)                      0.08 +     1.61 r
  U2112/Z (XOR2D0BWP)                                     0.04 +     1.65 f
  U6963/Z (CKAN2D0BWP)                                    0.03 +     1.68 f
  U6800/ZN (NR2D0BWP)                                     0.03 +     1.71 r
  U2108/Z (XOR2D0BWP)                                     0.07 +     1.78 r
  node1/add_1_root_add_0_root_add_135_3/U1_15/S (FA1D0BWP)
                                                          0.09 +     1.88 f
  node1/add_0_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.06 +     1.94 f
  node1/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 +     1.98 f
  node1/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     2.02 f
  node1/add_0_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     2.06 f
  node1/add_0_root_add_0_root_add_135_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     2.10 f
  node1/add_0_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 +     2.15 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00 +     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.05       2.55
  clock reconvergence pessimism                           0.00       2.55
  clock uncertainty                                      -0.15       2.40
  node1/mul4_reg[20]/CP (DFQD1BWP)                                   2.40 r
  library setup time                                     -0.01       2.39
  data required time                                                 2.39
  ------------------------------------------------------------------------------
  data required time                                                 2.39
  data arrival time                                                 -2.16
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


1
