
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
152default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
ñ
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ó
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ß
$Parsing XDC File [%s] for cell '%s'
848*designutils2¨
óc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc2default:default24
 System_i/processing_system7_0/U02default:defaultZ20-848
∞
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¨
óc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc2default:default24
 System_i/processing_system7_0/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2ò
Éc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc2default:default2)
System_i/btns_5bit/U02default:defaultZ20-848
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ò
Éc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc2default:default2)
System_i/btns_5bit/U02default:defaultZ20-847
é
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
âc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc2default:default2)
System_i/btns_5bit/U02default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
âc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc2default:default2)
System_i/btns_5bit/U02default:defaultZ20-847
¬
$Parsing XDC File [%s] for cell '%s'
848*designutils2æ
©c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc2default:default2=
)System_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
À
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2æ
©c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc2default:default2=
)System_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
»
$Parsing XDC File [%s] for cell '%s'
848*designutils2ƒ
Øc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc2default:default2=
)System_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
—
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ƒ
Øc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc2default:default2=
)System_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
Ü
$Parsing XDC File [%s] for cell '%s'
848*designutils2ò
Éc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1.xdc2default:default2'
System_i/sw_8bit/U02default:defaultZ20-848
è
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ò
Éc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1.xdc2default:default2'
System_i/sw_8bit/U02default:defaultZ20-847
å
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
âc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1_board.xdc2default:default2'
System_i/sw_8bit/U02default:defaultZ20-848
ï
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
âc:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1_board.xdc2default:default2'
System_i/sw_8bit/U02default:defaultZ20-847
™
Parsing XDC File [%s]
179*designutils2t
`C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc2default:defaultZ20-179
È
No ports matched '%s'.
584*	planAhead2
btnr_tri_io2default:default2v
`C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc2default:default2
42default:default8@Z12-584

"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc2default:default2
42default:default8@Z17-55
È
No ports matched '%s'.
584*	planAhead2
btnr_tri_io2default:default2v
`C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc2default:default2
52default:default8@Z12-584

"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc2default:default2
52default:default8@Z17-55
≥
Finished Parsing XDC File [%s]
178*designutils2t
`C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc2default:defaultZ20-178
´
Parsing XDC File [%s]
179*designutils2u
aC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc2default:defaultZ20-179
Ì
No ports matched '%s'.
584*	planAhead2"
btnr_tri_io[0]2default:default2w
aC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc2default:default2
12default:default8@Z12-584
Ò
"'%s' expects at least one object.
55*common2 
set_property2default:default2w
aC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc2default:default2
12default:default8@Z17-55
¥
Finished Parsing XDC File [%s]
178*designutils2u
aC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc2default:defaultZ20-178
∏
Parsing XDC File [%s]
179*designutils2Å
mC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab3 files/lab3_system.xdc2default:defaultZ20-179
¡
Finished Parsing XDC File [%s]
178*designutils2Å
mC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab3 files/lab3_system.xdc2default:defaultZ20-178
ª
Parsing XDC File [%s]
179*designutils2Ñ
pC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/.Xil/Vivado-3844-/dcp/System_wrapper.xdc2default:defaultZ20-179
ƒ
Finished Parsing XDC File [%s]
178*designutils2Ñ
pC:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/.Xil/Vivado-3844-/dcp/System_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:562default:default2
00:00:592default:default2
722.7152default:default2
417.4182default:defaultZ17-268


End Record