0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sim_1/new/Microprocessor_tb.v,1488322619,verilog,,,,Microprocessor_tb,,,,,,,,
C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/ip/Adder_Subtractor/sim/Adder_Subtractor.vhd,1487850727,vhdl,,,,adder_subtractor,,,,,,,,
C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/ip/RAM/sim/RAM.v,1487850154,verilog,,,,RAM,,,,,,,,
C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v,1488366827,verilog,,,,Control_Unit;Datapath;Microprocessor,,,,,,,,
