{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582170853947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582170853992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:54:12 2020 " "Processing started: Wed Feb 19 21:54:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582170853992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582170853992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_sta 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582170853993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1582170854583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1582170855642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582170855642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170855769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170855769 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582170856754 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582170856783 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582170856783 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582170856785 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1582170856833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.684 " "Worst-case setup slack is 4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.684               0.000 Clk  " "    4.684               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170856903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clk  " "    0.402               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170856922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582170856941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582170856957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.832 " "Worst-case minimum pulse width slack is 4.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.832               0.000 Clk  " "    4.832               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170856974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170856974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.684 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.684  " "Path #1: Setup slack is 4.684 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_8:REG_A\|Data_Out\[5\] " "From Node    : reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Aval\[5\] " "To Node      : Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.232     uTco  reg_8:REG_A\|Data_Out\[5\] " "     3.314      0.232     uTco  reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q " "     3.314      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.054      5.740 FF    IC  Aval\[5\]~output\|i " "     9.054      5.740 FF    IC  Aval\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.316      4.262 FF  CELL  Aval\[5\]~output\|o " "    13.316      4.262 FF  CELL  Aval\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.316      0.000 FF  CELL  Aval\[5\] " "    13.316      0.000 FF  CELL  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.000     -2.000  F  oExt  Aval\[5\] " "    18.000     -2.000  F  oExt  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.316 " "Data Arrival Time  :    13.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.000 " "Data Required Time :    18.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.684  " "Slack              :     4.684 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857066 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857069 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857069 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.402  " "Path #1: Hold slack is 0.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Control:Ctrl\|curr_state.A " "From Node    : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Control:Ctrl\|curr_state.A " "To Node      : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.972      2.972  R        clock network delay " "     2.972      2.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.232     uTco  Control:Ctrl\|curr_state.A " "     3.204      0.232     uTco  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF  CELL  Ctrl\|curr_state.A\|q " "     3.204      0.000 FF  CELL  Ctrl\|curr_state.A\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF    IC  Ctrl\|curr_state~34\|datac " "     3.204      0.000 FF    IC  Ctrl\|curr_state~34\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.361 FF  CELL  Ctrl\|curr_state~34\|combout " "     3.565      0.361 FF  CELL  Ctrl\|curr_state~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.000 FF    IC  Ctrl\|curr_state.A\|d " "     3.565      0.000 FF    IC  Ctrl\|curr_state.A\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.076 FF  CELL  Control:Ctrl\|curr_state.A " "     3.641      0.076 FF  CELL  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053     -0.032           clock pessimism removed " "     3.053     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      0.186      uTh  Control:Ctrl\|curr_state.A " "     3.239      0.186      uTh  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.641 " "Data Arrival Time  :     3.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.239 " "Data Required Time :     3.239" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.402  " "Slack              :     0.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857070 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582170857073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582170857113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582170857606 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582170857718 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582170857718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.004 " "Worst-case setup slack is 6.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.004               0.000 Clk  " "    6.004               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170857765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clk  " "    0.353               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170857787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582170857809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582170857829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.815 " "Worst-case minimum pulse width slack is 4.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.815               0.000 Clk  " "    4.815               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170857849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170857849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.004 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857930 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857930 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.004  " "Path #1: Setup slack is 6.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_8:REG_A\|Data_Out\[5\] " "From Node    : reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Aval\[5\] " "To Node      : Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      2.798  R        clock network delay " "     2.798      2.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.213     uTco  reg_8:REG_A\|Data_Out\[5\] " "     3.011      0.213     uTco  reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000 RR  CELL  REG_A\|Data_Out\[5\]\|q " "     3.011      0.000 RR  CELL  REG_A\|Data_Out\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.303      5.292 RR    IC  Aval\[5\]~output\|i " "     8.303      5.292 RR    IC  Aval\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.996      3.693 RR  CELL  Aval\[5\]~output\|o " "    11.996      3.693 RR  CELL  Aval\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.996      0.000 RR  CELL  Aval\[5\] " "    11.996      0.000 RR  CELL  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.000     -2.000  R  oExt  Aval\[5\] " "    18.000     -2.000  R  oExt  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.996 " "Data Arrival Time  :    11.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.000 " "Data Required Time :    18.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.004  " "Slack              :     6.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857931 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Control:Ctrl\|curr_state.A " "From Node    : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Control:Ctrl\|curr_state.A " "To Node      : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      2.700  R        clock network delay " "     2.700      2.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.213     uTco  Control:Ctrl\|curr_state.A " "     2.913      0.213     uTco  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 FF  CELL  Ctrl\|curr_state.A\|q " "     2.913      0.000 FF  CELL  Ctrl\|curr_state.A\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 FF    IC  Ctrl\|curr_state~34\|datac " "     2.913      0.000 FF    IC  Ctrl\|curr_state~34\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.319 FF  CELL  Ctrl\|curr_state~34\|combout " "     3.232      0.319 FF  CELL  Ctrl\|curr_state~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000 FF    IC  Ctrl\|curr_state.A\|d " "     3.232      0.000 FF    IC  Ctrl\|curr_state.A\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.065 FF  CELL  Control:Ctrl\|curr_state.A " "     3.297      0.065 FF  CELL  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      2.801  R        clock network delay " "     2.801      2.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773     -0.028           clock pessimism removed " "     2.773     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.171      uTh  Control:Ctrl\|curr_state.A " "     2.944      0.171      uTh  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.297 " "Data Arrival Time  :     3.297" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.944 " "Data Required Time :     2.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170857936 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170857936 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582170857939 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582170858110 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582170858110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.465 " "Worst-case setup slack is 10.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.465               0.000 Clk  " "   10.465               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170858130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clk  " "    0.181               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170858152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582170858174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582170858198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582170858218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582170858218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.465 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170858304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.465  " "Path #1: Setup slack is 10.465 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_8:REG_A\|Data_Out\[5\] " "From Node    : reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Aval\[5\] " "To Node      : Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      1.650  R        clock network delay " "     1.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.105     uTco  reg_8:REG_A\|Data_Out\[5\] " "     1.755      0.105     uTco  reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q " "     1.755      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      3.226 FF    IC  Aval\[5\]~output\|i " "     4.981      3.226 FF    IC  Aval\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.535      2.554 FF  CELL  Aval\[5\]~output\|o " "     7.535      2.554 FF  CELL  Aval\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.535      0.000 FF  CELL  Aval\[5\] " "     7.535      0.000 FF  CELL  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.000     -2.000  F  oExt  Aval\[5\] " "    18.000     -2.000  F  oExt  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.535 " "Data Arrival Time  :     7.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.000 " "Data Required Time :    18.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.465  " "Slack              :    10.465 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170858304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170858309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Control:Ctrl\|curr_state.A " "From Node    : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Control:Ctrl\|curr_state.A " "To Node      : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      1.590  R        clock network delay " "     1.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.105     uTco  Control:Ctrl\|curr_state.A " "     1.695      0.105     uTco  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000 RR  CELL  Ctrl\|curr_state.A\|q " "     1.695      0.000 RR  CELL  Ctrl\|curr_state.A\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000 RR    IC  Ctrl\|curr_state~34\|datac " "     1.695      0.000 RR    IC  Ctrl\|curr_state~34\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.171 RR  CELL  Ctrl\|curr_state~34\|combout " "     1.866      0.171 RR  CELL  Ctrl\|curr_state~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.000 RR    IC  Ctrl\|curr_state.A\|d " "     1.866      0.000 RR    IC  Ctrl\|curr_state.A\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.897      0.031 RR  CELL  Control:Ctrl\|curr_state.A " "     1.897      0.031 RR  CELL  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      1.652  R        clock network delay " "     1.652      1.652  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632     -0.020           clock pessimism removed " "     1.632     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.084      uTh  Control:Ctrl\|curr_state.A " "     1.716      0.084      uTh  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.897 " "Data Arrival Time  :     1.897" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.716 " "Data Required Time :     1.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582170858310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582170858310 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582170859479 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582170859480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582170860103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:54:20 2020 " "Processing ended: Wed Feb 19 21:54:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582170860103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582170860103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582170860103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582170860103 ""}
