# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/hdl/vga/vga_controller.vhd" \
"../../../../../../src/hdl/vga/vga_timing_generator.vhd" \
"../../../../../../src/tb/vga/vga_controller_tb.vhd" \

# Do not sort compile order
nosort
