$date
	Sat Nov 16 18:46:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mainDeco_tb $end
$var wire 2 ! resSrc [1:0] $end
$var wire 1 " regWrite $end
$var wire 1 # memWrite $end
$var wire 2 $ inmSrc [1:0] $end
$var wire 1 % branch $end
$var wire 1 & aluSrc $end
$var wire 2 ' aluOp [1:0] $end
$var parameter 32 ( DURATION $end
$var reg 1 ) clk $end
$var reg 7 * op [6:0] $end
$scope module UUT $end
$var wire 2 + aluOp [1:0] $end
$var wire 1 & aluSrc $end
$var wire 1 % branch $end
$var wire 2 , inmSrc [1:0] $end
$var wire 1 # memWrite $end
$var wire 7 - op [6:0] $end
$var wire 1 " regWrite $end
$var wire 2 . resSrc [1:0] $end
$var reg 2 / aux_aluOp [1:0] $end
$var reg 1 0 aux_aluSrc $end
$var reg 1 1 aux_branch $end
$var reg 2 2 aux_inmSrc [1:0] $end
$var reg 1 3 aux_memWrite $end
$var reg 1 4 aux_regWrite $end
$var reg 2 5 aux_resSrc [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 (
$end
#0
$dumpvars
bx 5
x4
x3
bx 2
x1
x0
bx /
bx .
bx -
bx ,
bx +
bx *
0)
bx '
x&
x%
bx $
x#
x"
bx !
$end
#50000
1)
#100000
b0 '
b0 +
b0 /
0%
01
b1 !
b1 .
b1 5
0#
03
1&
10
b0 $
b0 ,
b0 2
1"
14
0)
b11 *
b11 -
#150000
1)
#200000
b0x !
b0x .
b0x 5
1#
13
b1 $
b1 ,
b1 2
0"
04
0)
b100011 *
b100011 -
#250000
1)
#300000
b10 '
b10 +
b10 /
b0 !
b0 .
b0 5
0#
03
0&
00
bx $
bx ,
bx 2
1"
14
0)
b110011 *
b110011 -
#350000
1)
#400000
b1 '
b1 +
b1 /
1%
11
b0x !
b0x .
b0x 5
b10 $
b10 ,
b10 2
0"
04
0)
b1100011 *
b1100011 -
#450000
1)
#500000
0)
#550000
1)
#600000
0)
#650000
1)
#700000
0)
#750000
1)
#800000
0)
#850000
1)
#900000
0)
#950000
1)
#1000000
0)
#1050000
1)
#1100000
0)
#1150000
1)
#1200000
0)
#1250000
1)
#1300000
0)
#1350000
1)
#1400000
0)
