<profile>

<section name = "Vitis HLS Report for 'v_csc_core'" level="0">
<item name = "Date">Wed Sep 10 15:21:47 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.73 ns, 4.916 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 4208633, 6.734 ns, 28.341 ms, 1, 4208633, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208">v_csc_core_Pipeline_VITIS_LOOP_136_2, 2, 2054, 13.468 ns, 13.832 us, 1, 2048, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_134_1">0, 4208632, 4 ~ 2056, -, -, 0 ~ 2047, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 9, 1080, 613, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 92, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208">v_csc_core_Pipeline_VITIS_LOOP_136_2, 0, 9, 1080, 613, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln134_1_fu_271_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln134_fu_261_p2">+, 0, 0, 12, 12, 1</column>
<column name="y_3_fu_290_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln134_fu_285_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="stream_csc_write">9, 2, 1, 2</column>
<column name="stream_in_read">9, 2, 1, 2</column>
<column name="width_blk_n">9, 2, 1, 2</column>
<column name="y_fu_92">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln134_1_reg_385">12, 0, 12, 0</column>
<column name="add_ln134_reg_380">12, 0, 12, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg">1, 0, 1, 0</column>
<column name="thr_add1_reg_370">10, 0, 22, 12</column>
<column name="thr_add3_reg_375">10, 0, 22, 12</column>
<column name="thr_add_reg_365">10, 0, 22, 12</column>
<column name="y_fu_92">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="stream_in_dout">in, 24, ap_fifo, stream_in, pointer</column>
<column name="stream_in_num_data_valid">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_fifo_cap">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_empty_n">in, 1, ap_fifo, stream_in, pointer</column>
<column name="stream_in_read">out, 1, ap_fifo, stream_in, pointer</column>
<column name="height_dout">in, 11, ap_fifo, height, pointer</column>
<column name="height_num_data_valid">in, 3, ap_fifo, height, pointer</column>
<column name="height_fifo_cap">in, 3, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="width_dout">in, 11, ap_fifo, width, pointer</column>
<column name="width_num_data_valid">in, 3, ap_fifo, width, pointer</column>
<column name="width_fifo_cap">in, 3, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
<column name="K11_read">in, 16, ap_none, K11_read, scalar</column>
<column name="K12_read">in, 16, ap_none, K12_read, scalar</column>
<column name="K13_read">in, 16, ap_none, K13_read, scalar</column>
<column name="K21_read">in, 16, ap_none, K21_read, scalar</column>
<column name="K22_read">in, 16, ap_none, K22_read, scalar</column>
<column name="K23_read">in, 16, ap_none, K23_read, scalar</column>
<column name="K31_read">in, 16, ap_none, K31_read, scalar</column>
<column name="K32_read">in, 16, ap_none, K32_read, scalar</column>
<column name="K33_read">in, 16, ap_none, K33_read, scalar</column>
<column name="ROffset_read">in, 10, ap_none, ROffset_read, scalar</column>
<column name="GOffset_read">in, 10, ap_none, GOffset_read, scalar</column>
<column name="BOffset_read">in, 10, ap_none, BOffset_read, scalar</column>
<column name="ClampMin_read">in, 8, ap_none, ClampMin_read, scalar</column>
<column name="ClipMax_read">in, 8, ap_none, ClipMax_read, scalar</column>
<column name="stream_csc_din">out, 24, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_num_data_valid">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_fifo_cap">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_full_n">in, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_write">out, 1, ap_fifo, stream_csc, pointer</column>
<column name="HwReg_width_c_din">out, 11, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_num_data_valid">in, 3, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_fifo_cap">in, 3, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_full_n">in, 1, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_write">out, 1, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_height_c_din">out, 11, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_num_data_valid">in, 3, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_fifo_cap">in, 3, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_full_n">in, 1, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_write">out, 1, ap_fifo, HwReg_height_c, pointer</column>
</table>
</item>
</section>
</profile>
