

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Thu Nov 27 18:02:42 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        4|  20.000 ns|  40.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 4 
2 --> 3 
3 --> 6 5 7 
4 --> 3 
5 --> 6 
6 --> 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln191 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:191]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_1"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 20 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 21 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 22 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 23 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%icmp_ln212 = icmp_sgt  i31 %trunc_ln208, i31 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 24 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 25 'read' 'head_ctx_ref_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.47ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.end, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 26 'br' 'br_ln212' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln217 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 28 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln212)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.47ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %if.then3, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 29 'br' 'br_ln217' <Predicate = (!icmp_ln212)> <Delay = 0.47>
ST_1 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln218 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 30 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.28ns)   --->   "%and_ln218 = and i1 %icmp_ln218, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 31 'and' 'and_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%icmp_ln218_1 = icmp_eq  i32 %group_idx_read, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 32 'icmp' 'icmp_ln218_1' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218_1, void %arrayidx.default, void %start_head2.case.0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 33 'br' 'br_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 34 [1/1] (7.04ns)   --->   "%call_ret9 = call i67 @run_single_head, i66 %head_ctx_ref_0_read, i32 %layer_idx_read, i1 %and_ln218" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 34 'call' 'call_ret9' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i67 %call_ret9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 35 'extractvalue' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret2 = extractvalue i67 %call_ret9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 36 'extractvalue' 'head_ctx_ref_0_ret2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 37 [1/1] (0.47ns)   --->   "%br_ln219 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 37 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217 & !icmp_ln218_1)> <Delay = 0.47>
ST_3 : Operation 38 [1/1] (0.47ns)   --->   "%br_ln219 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 38 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217 & icmp_ln218_1)> <Delay = 0.47>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_flag_0 = phi i1 0, void %entry, i1 0, void %if.end, i1 1, void %start_head2.case.0, i1 1, void %arrayidx.default"   --->   Operation 39 'phi' 'head_ctx_ref_0_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_loc_0 = phi i66 %head_ctx_ref_0_read, void %entry, i66 %head_ctx_ref_0_read, void %if.end, i66 %head_ctx_ref_0_ret4, void %start_head2.case.0, i66 %head_ctx_ref_0_ret2, void %arrayidx.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 40 'phi' 'head_ctx_ref_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%group_finished = phi i1 1, void %entry, i1 1, void %if.end, i1 %tmp_1, void %start_head2.case.0, i1 %tmp_2, void %arrayidx.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 41 'phi' 'group_finished' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.end.1, void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 42 'br' 'br_ln212' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%head_ctx_ref_1_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 43 'read' 'head_ctx_ref_1_read' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 44 'partselect' 'trunc_ln217_1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.76ns)   --->   "%icmp_ln217_1 = icmp_eq  i8 %trunc_ln217_1, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 45 'icmp' 'icmp_ln217_1' <Predicate = (!icmp_ln212)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln217 = br i1 %icmp_ln217_1, void %if.then3.1, void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 46 'br' 'br_ln217' <Predicate = (!icmp_ln212)> <Delay = 0.42>
ST_3 : Operation 47 [1/1] (0.76ns)   --->   "%icmp_ln218_2 = icmp_eq  i8 %trunc_ln217_1, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 47 'icmp' 'icmp_ln218_2' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.28ns)   --->   "%and_ln218_1 = and i1 %icmp_ln218_2, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 48 'and' 'and_ln218_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.01ns)   --->   "%icmp_ln218_3 = icmp_eq  i32 %group_idx_read, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 49 'icmp' 'icmp_ln218_3' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218_3, void %arrayidx.1.default, void %start_head2.1.case.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 50 'br' 'br_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 51 'partselect' 'tmp_71' <Predicate = (!icmp_ln212 & icmp_ln217 & !icmp_ln217_1 & icmp_ln218_3) | (!icmp_ln212 & !icmp_ln217 & icmp_ln218_1 & !icmp_ln217_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln218_1 = trunc i66 %head_ctx_ref_1_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 52 'trunc' 'trunc_ln218_1' <Predicate = (!icmp_ln212 & icmp_ln217 & !icmp_ln217_1 & icmp_ln218_3) | (!icmp_ln212 & !icmp_ln217 & icmp_ln218_1 & !icmp_ln217_1)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 7.04>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i66 %head_ctx_ref_0_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 54 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_s, i1 %and_ln218, i51 %trunc_ln218" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (7.04ns)   --->   "%call_ret7 = call i67 @run_single_head, i66 %or_ln, i32 %layer_idx_read, i1 %and_ln218" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 56 'call' 'call_ret7' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i67 %call_ret7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 57 'extractvalue' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret4 = extractvalue i67 %call_ret7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 58 'extractvalue' 'head_ctx_ref_0_ret4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.04>
ST_5 : Operation 59 [1/1] (7.04ns)   --->   "%call_ret = call i67 @run_single_head, i66 %head_ctx_ref_0_loc_0, i32 %layer_idx_read, i1 %and_ln218_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 60 'extractvalue' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 61 'extractvalue' 'head_ctx_ref_0_ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.14>
ST_6 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln219 = br void %arrayidx.1.exit" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 62 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217_1 & !icmp_ln218_3)> <Delay = 0.42>
ST_6 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln219 = br void %arrayidx.1.exit" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 63 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217_1 & icmp_ln218_3)> <Delay = 0.42>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_flag_1 = phi i1 %head_ctx_ref_0_flag_0, void %start_head2.1.case.1, i1 1, void %arrayidx.1.default"   --->   Operation 64 'phi' 'head_ctx_ref_0_flag_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_new_1 = phi i66 %head_ctx_ref_0_loc_0, void %start_head2.1.case.1, i66 %head_ctx_ref_0_ret, void %arrayidx.1.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 65 'phi' 'head_ctx_ref_0_new_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node group_finished_1)   --->   "%head_done = phi i1 %tmp_4, void %start_head2.1.case.1, i1 %tmp_5, void %arrayidx.1.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 66 'phi' 'head_done' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_1 = and i1 %head_done, i1 %group_finished" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 67 'and' 'group_finished_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln224 = br void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:224]   --->   Operation 68 'br' 'br_ln224' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.42>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_flag_2 = phi i1 %head_ctx_ref_0_flag_0, void %cleanup, i1 %head_ctx_ref_0_flag_0, void %if.end.1, i1 %head_ctx_ref_0_flag_1, void %arrayidx.1.exit"   --->   Operation 69 'phi' 'head_ctx_ref_0_flag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_new_2 = phi i66 %head_ctx_ref_0_loc_0, void %cleanup, i66 %head_ctx_ref_0_loc_0, void %if.end.1, i66 %head_ctx_ref_0_new_1, void %arrayidx.1.exit" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 70 'phi' 'head_ctx_ref_0_new_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%group_finished_2 = phi i1 %group_finished, void %cleanup, i1 %group_finished, void %if.end.1, i1 %group_finished_1, void %arrayidx.1.exit"   --->   Operation 71 'phi' 'group_finished_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %head_ctx_ref_0_flag_2, void %cleanup.1.new, void %mergeST"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 %head_ctx_ref_0_new_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 73 'write' 'write_ln218' <Predicate = (head_ctx_ref_0_flag_2)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.1.new"   --->   Operation 74 'br' 'br_ln0' <Predicate = (head_ctx_ref_0_flag_2)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln233 = ret i1 %group_finished_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:233]   --->   Operation 75 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.04>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln218_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_71, i1 %and_ln218_1, i51 %trunc_ln218_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 76 'bitconcatenate' 'or_ln218_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (7.04ns)   --->   "%call_ret1 = call i67 @run_single_head, i66 %or_ln218_1, i32 %layer_idx_read, i1 %and_ln218_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 77 'call' 'call_ret1' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 78 'extractvalue' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%head_ctx_ref_1_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 79 'extractvalue' 'head_ctx_ref_1_ret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln219 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 %head_ctx_ref_1_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 80 'write' 'write_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.482ns
The critical path consists of the following:
	wire read operation ('group_idx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193) on port 'group_idx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193) [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln212', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212) [22]  (1.006 ns)
	multiplexor before 'phi' operation 1 bit ('head_ctx_ref_0_flag_0') [48]  (0.476 ns)

 <State 2>: 7.042ns
The critical path consists of the following:
	'call' operation 67 bit ('call_ret9', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) to 'run_single_head' [35]  (7.042 ns)

 <State 3>: 1.192ns
The critical path consists of the following:
	wire read operation ('head_ctx_ref_1_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217) on port 'head_ctx_ref_1' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217) [53]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln217_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217) [55]  (0.765 ns)
	multiplexor before 'phi' operation 1 bit ('head_ctx_ref_0_flag_2') [83]  (0.427 ns)

 <State 4>: 7.042ns
The critical path consists of the following:
	'call' operation 67 bit ('call_ret7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) to 'run_single_head' [43]  (7.042 ns)

 <State 5>: 7.042ns
The critical path consists of the following:
	'call' operation 67 bit ('call_ret', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) to 'run_single_head' [63]  (7.042 ns)

 <State 6>: 1.141ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) with incoming values : ('tmp_5', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) ('tmp_4', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) [79]  (0.427 ns)
	'phi' operation 1 bit ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) with incoming values : ('tmp_5', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) ('tmp_4', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) [79]  (0.000 ns)
	'and' operation 1 bit ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223) [80]  (0.287 ns)
	multiplexor before 'phi' operation 1 bit ('group_finished') with incoming values : ('tmp_2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) ('tmp_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223) [85]  (0.427 ns)
	'phi' operation 1 bit ('group_finished') with incoming values : ('tmp_2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) ('tmp_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223) [85]  (0.000 ns)

 <State 7>: 7.042ns
The critical path consists of the following:
	'call' operation 67 bit ('call_ret1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219) to 'run_single_head' [71]  (7.042 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
