# System-Verilog-Design-and-Verification
This repository contains SystemVerilog-based labs completed as part of the **Cadence Online Training** program. All designs were simulated using EDA Playground, Cadence Xcelium simulator , and testbenches follow modern verification practices.
