{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 17:18:24 2015 " "Info: Processing started: Wed Sep 30 17:18:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off train -c train --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off train -c train --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PB\[2\] " "Info: Assuming node \"PB\[2\]\" is an undefined clock" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 168 656 824 184 "PB\[2..1\]" "" } { 24 576 656 40 "PB\[1\]" "" } { 40 576 656 56 "PB\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst24 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst24\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst25 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst25\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 984 240 304 1032 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst42 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst42\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst23~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst23~0\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23~0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28\" as buffer" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst51~2 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst51~2\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51~2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst51~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst51 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst51\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst23 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst23\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst53 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst53\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "VGA_SYNC.vhd" 10 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "VGA_SYNC.vhd" 10 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2 " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst42~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst42~0\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0\" as buffer" {  } { { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst31 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst31\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1032 240 304 1080 "inst31" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29\" as buffer" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0\" as buffer" {  } { { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst40 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst40\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1080 240 304 1128 "inst40" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\]\" as buffer" {  } { { "DIG_OUT.vhd" "" { Text "DIG_OUT.vhd" 33 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] -4.638 ns " "Info: Slack time is -4.638 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" between source register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.092 ns + Largest register register " "Info: + Largest register to register requirement is -4.092 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.666 ns + " "Info: + Setup relationship between source and destination is 1.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.640 ns " "Info: + Latch edge is 2.640 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.974 ns " "Info: - Launch edge is 0.974 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.544 ns + Largest " "Info: + Largest clock skew is -5.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y16_N19 6 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X33_Y16_N19; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 8.182 ns - Longest register " "Info: - Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 2.918 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X30_Y16_N9 12 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X30_Y16_N9; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.242 ns) 3.498 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X30_Y16_N0 1 " "Info: 4: + IC(0.338 ns) + CELL(0.242 ns) = 3.498 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.150 ns) 4.319 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X31_Y17_N2 5 " "Info: 5: + IC(0.671 ns) + CELL(0.150 ns) = 4.319 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 4.928 ns TrainSetSimulator:inst5\|inst23 6 COMB LCCOMB_X32_Y17_N22 1 " "Info: 6: + IC(0.459 ns) + CELL(0.150 ns) = 4.928 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 6.628 ns TrainSetSimulator:inst5\|inst23~clkctrl 7 COMB CLKCTRL_G14 17 " "Info: 7: + IC(1.700 ns) + CELL(0.000 ns) = 6.628 ns; Loc. = CLKCTRL_G14; Fanout = 17; COMB Node = 'TrainSetSimulator:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 8.182 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X33_Y16_N3 1 " "Info: 8: + IC(1.017 ns) + CELL(0.537 ns) = 8.182 ns; Loc. = LCFF_X33_Y16_N3; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 22.81 % ) " "Info: Total cell delay = 1.866 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.316 ns ( 77.19 % ) " "Info: Total interconnect delay = 6.316 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.459ns 1.700ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.459ns 1.700ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.459ns 1.700ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Longest register register " "Info: - Longest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X33_Y16_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N3; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.149 ns) 0.462 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X33_Y16_N18 1 " "Info: 2: + IC(0.313 ns) + CELL(0.149 ns) = 0.462 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y16_N19 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X33_Y16_N19; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.67 % ) " "Info: Total cell delay = 0.233 ns ( 42.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.33 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.459ns 1.700ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 memory TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a8~porta_address_reg10 register TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[13\] 4.008 ns " "Info: Slack time is 4.008 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" between source memory \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a8~porta_address_reg10\" and destination register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "58.88 MHz 16.984 ns " "Info: Fmax is 58.88 MHz (period= 16.984 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.284 ns + Largest memory register " "Info: + Largest memory to register requirement is 12.284 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.142 ns " "Info: - Launch edge is 10.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.043 ns + Largest " "Info: + Largest clock skew is -0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[13\] 3 REG LCFF_X27_Y17_N19 11 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 11; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 2.712 ns - Longest memory " "Info: - Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source memory is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.661 ns) 2.712 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a8~porta_address_reg10 3 MEM M4K_X52_Y17 2 " "Info: 3: + IC(0.960 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X52_Y17; Fanout = 2; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a8~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 204 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.37 % ) " "Info: Total cell delay = 0.661 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.051 ns ( 75.63 % ) " "Info: Total interconnect delay = 2.051 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 204 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.276 ns - Longest memory register " "Info: - Longest memory to register delay is 8.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a8~porta_address_reg10 1 MEM M4K_X52_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y17; Fanout = 2; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a8~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 204 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|q_a\[9\] 2 MEM M4K_X52_Y17 10 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y17; Fanout = 10; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|q_a\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.150 ns) 5.258 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~49 3 COMB LCCOMB_X28_Y17_N26 2 " "Info: 3: + IC(2.115 ns) + CELL(0.150 ns) = 5.258 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[9] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 5.901 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~56 4 COMB LCCOMB_X28_Y17_N4 2 " "Info: 4: + IC(0.250 ns) + CELL(0.393 ns) = 5.901 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~49 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.972 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~58 5 COMB LCCOMB_X28_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.972 ns; Loc. = LCCOMB_X28_Y17_N6; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~56 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.043 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~60 6 COMB LCCOMB_X28_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.043 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~58 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.114 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~62 7 COMB LCCOMB_X28_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.114 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~60 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.524 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~63 8 COMB LCCOMB_X28_Y17_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 6.524 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~62 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.275 ns) 7.268 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector14~8 9 COMB LCCOMB_X27_Y17_N22 1 " "Info: 9: + IC(0.469 ns) + CELL(0.275 ns) = 7.268 ns; Loc. = LCCOMB_X27_Y17_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector14~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~63 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~8 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.660 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector14~9 10 COMB LCCOMB_X27_Y17_N20 1 " "Info: 10: + IC(0.242 ns) + CELL(0.150 ns) = 7.660 ns; Loc. = LCCOMB_X27_Y17_N20; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector14~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~8 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~9 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 8.192 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector14~10 11 COMB LCCOMB_X27_Y17_N18 1 " "Info: 11: + IC(0.257 ns) + CELL(0.275 ns) = 8.192 ns; Loc. = LCCOMB_X27_Y17_N18; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector14~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~10 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.276 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[13\] 12 REG LCFF_X27_Y17_N19 11 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 8.276 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 11; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.943 ns ( 59.73 % ) " "Info: Total cell delay = 4.943 ns ( 59.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.333 ns ( 40.27 % ) " "Info: Total interconnect delay = 3.333 ns ( 40.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[9] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~49 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~56 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~58 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~60 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~62 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~63 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~8 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[9] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~49 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~56 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~58 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~60 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~62 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~63 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~8 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~9 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] {} } { 0.000ns 0.000ns 2.115ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.469ns 0.242ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[9] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~49 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~56 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~58 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~60 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~62 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~63 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~8 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a8~porta_address_reg10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[9] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~49 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~56 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~58 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~60 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~62 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~63 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~8 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~9 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector14~10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[13] {} } { 0.000ns 0.000ns 2.115ns 0.250ns 0.000ns 0.000ns 0.000ns 0.000ns 0.469ns 0.242ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_50 " "Info: No valid register-to-register data paths exist for clock \"CLK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PB\[2\] " "Info: No valid register-to-register data paths exist for clock \"PB\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 544 ps " "Info: Minimum slack time is 544 ps for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" between source register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.560 ns + Shortest register register " "Info: + Shortest register to register delay is 0.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X33_Y16_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N19; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.149 ns) 0.476 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X33_Y16_N4 1 " "Info: 2: + IC(0.327 ns) + CELL(0.149 ns) = 0.476 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.560 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y16_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.560 ns; Loc. = LCFF_X33_Y16_N5; Fanout = 3; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 41.61 % ) " "Info: Total cell delay = 0.233 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.327 ns ( 58.39 % ) " "Info: Total interconnect delay = 0.327 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.560 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.327ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 destination 2.638 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y16_N5 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X33_Y16_N5; Fanout = 3; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 source 2.638 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y16_N19 6 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X33_Y16_N19; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.560 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.327ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 register TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[10\] register TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\] -5.837 ns " "Info: Minimum slack time is -5.837 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" between source register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[10\]\" and destination register \"TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.540 ns + Shortest register register " "Info: + Shortest register to register delay is 0.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[10\] 1 REG LCFF_X29_Y13_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N19; Fanout = 4; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.149 ns) 0.456 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\]~feeder 2 COMB LCCOMB_X29_Y13_N2 1 " "Info: 2: + IC(0.307 ns) + CELL(0.149 ns) = 0.456 ns; Loc. = LCCOMB_X29_Y13_N2; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2]~feeder } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.540 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\] 3 REG LCFF_X29_Y13_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.540 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.15 % ) " "Info: Total cell delay = 0.233 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 56.85 % ) " "Info: Total interconnect delay = 0.307 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2]~feeder {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.377 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.377 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.361 ns + Smallest " "Info: + Smallest clock skew is 6.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 9.017 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 9.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 2.918 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X30_Y16_N9 12 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X30_Y16_N9; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.242 ns) 3.498 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X30_Y16_N0 1 " "Info: 4: + IC(0.338 ns) + CELL(0.242 ns) = 3.498 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.150 ns) 4.319 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X31_Y17_N2 5 " "Info: 5: + IC(0.671 ns) + CELL(0.150 ns) = 4.319 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 4.736 ns TrainSetSimulator:inst5\|inst42~0 6 COMB LCCOMB_X31_Y17_N4 4 " "Info: 6: + IC(0.267 ns) + CELL(0.150 ns) = 4.736 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 4; COMB Node = 'TrainSetSimulator:inst5\|inst42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 5.568 ns TrainSetSimulator:inst5\|inst24 7 COMB LCCOMB_X31_Y17_N0 1 " "Info: 7: + IC(0.682 ns) + CELL(0.150 ns) = 5.568 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 7.446 ns TrainSetSimulator:inst5\|inst24~clkctrl 8 COMB CLKCTRL_G13 16 " "Info: 8: + IC(1.878 ns) + CELL(0.000 ns) = 7.446 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|inst24~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 9.017 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\] 9 REG LCFF_X29_Y13_N3 7 " "Info: 9: + IC(1.034 ns) + CELL(0.537 ns) = 9.017 ns; Loc. = LCFF_X29_Y13_N3; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 22.36 % ) " "Info: Total cell delay = 2.016 ns ( 22.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.001 ns ( 77.64 % ) " "Info: Total interconnect delay = 7.001 ns ( 77.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.267ns 0.682ns 1.878ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[10\] 3 REG LCFF_X29_Y13_N19 4 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X29_Y13_N19; Fanout = 4; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.267ns 0.682ns 1.878ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.267ns 0.682ns 1.878ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2]~feeder {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.267ns 0.682ns 1.878ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[10] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 134 " "Warning: Can't achieve minimum setup and hold requirement TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 along 134 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[3\] PB\[1\] CLK_50 10.311 ns register " "Info: tsu for register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[3\]\" (data pin = \"PB\[1\]\", clock pin = \"CLK_50\") is 10.311 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.631 ns + Longest pin register " "Info: + Longest pin to register delay is 10.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PB\[1\] 1 PIN PIN_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'PB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[1] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 168 656 824 184 "PB\[2..1\]" "" } { 24 576 656 40 "PB\[1\]" "" } { 40 576 656 56 "PB\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.904 ns) + CELL(0.150 ns) 6.896 ns TrainSetSimulator:inst5\|inst10 2 COMB LCCOMB_X33_Y16_N14 19 " "Info: 2: + IC(5.904 ns) + CELL(0.150 ns) = 6.896 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 19; COMB Node = 'TrainSetSimulator:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { PB[1] TrainSetSimulator:inst5|inst10 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 136 368 432 184 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.437 ns) 7.831 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[0\]~2 3 COMB LCCOMB_X34_Y16_N18 2 " "Info: 3: + IC(0.498 ns) + CELL(0.437 ns) = 7.831 ns; Loc. = LCCOMB_X34_Y16_N18; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.420 ns) 8.994 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[0\]~5 4 COMB LCCOMB_X34_Y13_N18 99 " "Info: 4: + IC(0.743 ns) + CELL(0.420 ns) = 8.994 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 99; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~2 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~5 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.660 ns) 10.631 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[3\] 5 REG LCFF_X36_Y16_N25 2 " "Info: 5: + IC(0.977 ns) + CELL(0.660 ns) = 10.631 ns; Loc. = LCFF_X36_Y16_N25; Fanout = 2; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~5 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.509 ns ( 23.60 % ) " "Info: Total cell delay = 2.509 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.122 ns ( 76.40 % ) " "Info: Total interconnect delay = 8.122 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { PB[1] TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~2 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~5 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { PB[1] {} PB[1]~combout {} TrainSetSimulator:inst5|inst10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~2 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~5 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] {} } { 0.000ns 0.000ns 5.904ns 0.498ns 0.743ns 0.977ns } { 0.000ns 0.842ns 0.150ns 0.437ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[3\] 3 REG LCFF_X36_Y16_N25 2 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X36_Y16_N25; Fanout = 2; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|PC_STACK\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { PB[1] TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~2 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~5 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { PB[1] {} PB[1]~combout {} TrainSetSimulator:inst5|inst10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~2 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][0]~5 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] {} } { 0.000ns 0.000ns 5.904ns 0.498ns 0.743ns 0.977ns } { 0.000ns 0.842ns 0.150ns 0.437ns 0.420ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|PC_STACK[0][3] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50 sseg_ctrl\[12\] TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[0\] 13.580 ns register " "Info: tco from clock \"CLK_50\" to destination pin \"sseg_ctrl\[12\]\" through register \"TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[0\]\" is 13.580 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 9.017 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 9.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 2.918 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X30_Y16_N9 12 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X30_Y16_N9; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.242 ns) 3.498 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X30_Y16_N0 1 " "Info: 4: + IC(0.338 ns) + CELL(0.242 ns) = 3.498 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.150 ns) 4.319 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X31_Y17_N2 5 " "Info: 5: + IC(0.671 ns) + CELL(0.150 ns) = 4.319 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 4.736 ns TrainSetSimulator:inst5\|inst42~0 6 COMB LCCOMB_X31_Y17_N4 4 " "Info: 6: + IC(0.267 ns) + CELL(0.150 ns) = 4.736 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 4; COMB Node = 'TrainSetSimulator:inst5\|inst42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 5.568 ns TrainSetSimulator:inst5\|inst24 7 COMB LCCOMB_X31_Y17_N0 1 " "Info: 7: + IC(0.682 ns) + CELL(0.150 ns) = 5.568 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 7.446 ns TrainSetSimulator:inst5\|inst24~clkctrl 8 COMB CLKCTRL_G13 16 " "Info: 8: + IC(1.878 ns) + CELL(0.000 ns) = 7.446 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|inst24~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 9.017 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[0\] 9 REG LCFF_X29_Y13_N5 7 " "Info: 9: + IC(1.034 ns) + CELL(0.537 ns) = 9.017 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 22.36 % ) " "Info: Total cell delay = 2.016 ns ( 22.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.001 ns ( 77.64 % ) " "Info: Total interconnect delay = 7.001 ns ( 77.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.267ns 0.682ns 1.878ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.671 ns + Longest register pin " "Info: + Longest register to pin delay is 6.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[0\] 1 REG LCFF_X29_Y13_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|latched_hex\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.438 ns) 1.348 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|Mux1~0 2 COMB LCCOMB_X28_Y16_N22 1 " "Info: 2: + IC(0.910 ns) + CELL(0.438 ns) = 1.348 ns; Loc. = LCCOMB_X28_Y16_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst21\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|Mux1~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(2.622 ns) 6.671 ns sseg_ctrl\[12\] 3 PIN PIN_M5 0 " "Info: 3: + IC(2.701 ns) + CELL(2.622 ns) = 6.671 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'sseg_ctrl\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|Mux1~0 sseg_ctrl[12] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 80 968 1144 96 "sseg_ctrl\[55..0\]" "" } { 72 888 974 88 "sseg_ctrl\[55..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.060 ns ( 45.87 % ) " "Info: Total cell delay = 3.060 ns ( 45.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.611 ns ( 54.13 % ) " "Info: Total interconnect delay = 3.611 ns ( 54.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|Mux1~0 sseg_ctrl[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|Mux1~0 {} sseg_ctrl[12] {} } { 0.000ns 0.910ns 2.701ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.017 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.267ns 0.682ns 1.878ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|Mux1~0 sseg_ctrl[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|latched_hex[0] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst21|Mux1~0 {} sseg_ctrl[12] {} } { 0.000ns 0.910ns 2.701ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sram_data\[3\] vga_ctrl\[22\] 12.779 ns Longest " "Info: Longest tpd from source pin \"sram_data\[3\]\" to destination pin \"vga_ctrl\[22\]\" is 12.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_data\[3\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'sram_data\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 48 968 1146 64 "sram_data\[15..0\]" "" } { 40 888 981 56 "sram_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|RD_OUT\[3\] 2 COMB IOC_X11_Y0_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X11_Y0_N0; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|RD_OUT\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { sram_data[3] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[3] } "NODE_NAME" } } { "SRAM_CTLR_DFFC.bdf" "" { Schematic "SRAM_CTLR_DFFC.bdf" { { -3384 896 1072 -3368 "RD_OUT\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(0.275 ns) 7.715 ns TrainSetSimulator:inst5\|busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~3 3 COMB LCCOMB_X25_Y16_N8 3 " "Info: 3: + IC(6.600 ns) + CELL(0.275 ns) = 7.715 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 3; COMB Node = 'TrainSetSimulator:inst5\|busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[3] TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~3 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "db/mux_smc.tdf" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(2.788 ns) 12.779 ns vga_ctrl\[22\] 4 PIN PIN_E12 0 " "Info: 4: + IC(2.276 ns) + CELL(2.788 ns) = 12.779 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'vga_ctrl\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~3 vga_ctrl[22] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 16 968 1144 32 "vga_ctrl\[33..0\]" "" } { 8 888 969 24 "vga_ctrl\[33..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.903 ns ( 30.54 % ) " "Info: Total cell delay = 3.903 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.876 ns ( 69.46 % ) " "Info: Total interconnect delay = 8.876 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.779 ns" { sram_data[3] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[3] TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~3 vga_ctrl[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.779 ns" { sram_data[3] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[3] {} TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~3 {} vga_ctrl[22] {} } { 0.000ns 0.000ns 6.600ns 2.276ns } { 0.000ns 0.840ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\] SLIDESW\[0\] CLK_50 3.553 ns register " "Info: th for register \"TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\]\" (data pin = \"SLIDESW\[0\]\", clock pin = \"CLK_50\") is 3.553 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 8.447 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 8.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 2.918 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X30_Y16_N9 12 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X30_Y16_N9; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.242 ns) 3.498 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X30_Y16_N0 1 " "Info: 4: + IC(0.338 ns) + CELL(0.242 ns) = 3.498 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.150 ns) 4.319 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X31_Y17_N2 5 " "Info: 5: + IC(0.671 ns) + CELL(0.150 ns) = 4.319 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 4.741 ns TrainSetSimulator:inst5\|inst51~2 6 COMB LCCOMB_X31_Y17_N26 2 " "Info: 6: + IC(0.272 ns) + CELL(0.150 ns) = 4.741 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|inst51~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51~2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 5.159 ns TrainSetSimulator:inst5\|inst53 7 COMB LCCOMB_X31_Y17_N22 1 " "Info: 7: + IC(0.268 ns) + CELL(0.150 ns) = 5.159 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 6.882 ns TrainSetSimulator:inst5\|inst53~clkctrl 8 COMB CLKCTRL_G10 8 " "Info: 8: + IC(1.723 ns) + CELL(0.000 ns) = 6.882 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'TrainSetSimulator:inst5\|inst53~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 8.447 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\] 9 REG LCFF_X29_Y15_N5 1 " "Info: 9: + IC(1.028 ns) + CELL(0.537 ns) = 8.447 ns; Loc. = LCFF_X29_Y15_N5; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 23.87 % ) " "Info: Total cell delay = 2.016 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.431 ns ( 76.13 % ) " "Info: Total interconnect delay = 6.431 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.447 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.447 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst51~2 {} TrainSetSimulator:inst5|inst53 {} TrainSetSimulator:inst5|inst53~clkctrl {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.272ns 0.268ns 1.723ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.802 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SLIDESW\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SLIDESW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLIDESW[0] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_6_train/TrainTop.bdf" { { 184 656 824 200 "SLIDESW\[7..0\]" "" } { 56 576 661 72 "SLIDESW\[3..0\]" "" } { 72 576 661 88 "SLIDESW\[7..4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.149 ns) 2.718 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\]~feeder 2 COMB LCCOMB_X29_Y15_N4 1 " "Info: 2: + IC(1.570 ns) + CELL(0.149 ns) = 2.718 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { SLIDESW[0] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0]~feeder } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.802 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\] 3 REG LCFF_X29_Y15_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.802 ns; Loc. = LCFF_X29_Y15_N5; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0]~feeder TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 43.97 % ) " "Info: Total cell delay = 1.232 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.570 ns ( 56.03 % ) " "Info: Total interconnect delay = 1.570 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { SLIDESW[0] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0]~feeder TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { SLIDESW[0] {} SLIDESW[0]~combout {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0]~feeder {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] {} } { 0.000ns 0.000ns 1.570ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.447 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.447 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst51~2 {} TrainSetSimulator:inst5|inst53 {} TrainSetSimulator:inst5|inst53~clkctrl {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] {} } { 0.000ns 1.091ns 1.040ns 0.338ns 0.671ns 0.272ns 0.268ns 1.723ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.150ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { SLIDESW[0] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0]~feeder TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { SLIDESW[0] {} SLIDESW[0]~combout {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0]~feeder {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[0] {} } { 0.000ns 0.000ns 1.570ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 17:18:25 2015 " "Info: Processing ended: Wed Sep 30 17:18:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
