add_file_target(FILE dff_one_clock.sim.v SCANNER_TYPE verilog)
v2x_test_model(NAME dff_one_clock TOP_MODULE block)
