<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>AVRliberty: E:/!Work/AVR/avr-liberty/sramsw.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>E:/!Work/AVR/avr-liberty/sramsw.c</h1><a href="sramsw_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 <span class="comment">//*****************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">//</span>
<a name="l00004"></a>00004 <span class="comment">// File Name    : &apos;sramsw.c&apos;</span>
<a name="l00005"></a>00005 <span class="comment">// Title                : Software-driven SRAM memory bus access functions</span>
<a name="l00006"></a>00006 <span class="comment">// Author               : Pascal Stang - Copyright (C) 2002</span>
<a name="l00007"></a>00007 <span class="comment">// Created              : 11/11/2002</span>
<a name="l00008"></a>00008 <span class="comment">// Revised              : 11/13/2002</span>
<a name="l00009"></a>00009 <span class="comment">// Version              : 1.0</span>
<a name="l00010"></a>00010 <span class="comment">// Target MCU   : Atmel AVR series</span>
<a name="l00011"></a>00011 <span class="comment">// Editor Tabs  : 4</span>
<a name="l00012"></a>00012 <span class="comment">//</span>
<a name="l00013"></a>00013 <span class="comment">// This code is distributed under the GNU Public License</span>
<a name="l00014"></a>00014 <span class="comment">//              which can be found at http://www.gnu.org/licenses/gpl.txt</span>
<a name="l00015"></a>00015 <span class="comment">//</span>
<a name="l00016"></a>00016 <span class="comment">//*****************************************************************************</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="preprocessor">#include &lt;avr/io.h&gt;</span>
<a name="l00019"></a>00019 <span class="preprocessor">#include &lt;avr/interrupt.h&gt;</span>
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="preprocessor">#include &quot;global.h&quot;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &quot;<a class="code" href="sramsw_8h.html" title="Software-driven SRAM memory bus access functions.">sramsw.h</a>&quot;</span>
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// global variables</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="comment">// functions</span>
<a name="l00027"></a><a class="code" href="sramsw_8h.html#a265602d8b9833b022685187249084a13">00027</a> <span class="keywordtype">void</span> <a class="code" href="sramsw_8c.html#a265602d8b9833b022685187249084a13" title="Initialize the memory bus.">sramswInit</a>(<span class="keywordtype">void</span>)
<a name="l00028"></a>00028 {
<a name="l00029"></a>00029         <span class="comment">// initialize port state</span>
<a name="l00030"></a>00030         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL, 0xFF);           <span class="comment">// addr/data port set to 0xFF (pull-ups enabled)</span>
<a name="l00031"></a>00031         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_AH, 0x00);            <span class="comment">// high addr port set to 0x00</span>
<a name="l00032"></a>00032         <span class="comment">// initialize port directions</span>
<a name="l00033"></a>00033         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL_DDR, 0x00);       <span class="comment">// addr/data port set to input</span>
<a name="l00034"></a>00034         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_AH_DDR, 0xFF);        <span class="comment">// high addr port set to output</span>
<a name="l00035"></a>00035         <span class="comment">// initialize control line states</span>
<a name="l00036"></a>00036         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL, SRAM_WR);        <span class="comment">// de-assert write (active low)</span>
<a name="l00037"></a>00037         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL, SRAM_RD);        <span class="comment">// de-assert read (active low)</span>
<a name="l00038"></a>00038         <a class="code" href="avrlibdefs_8h.html#aa088c60e054842f8d77d5bcd8a863a81">cbi</a>(SRAM_CTRL, SRAM_ALE);       <span class="comment">// de-assert ALE (active high)</span>
<a name="l00039"></a>00039         <span class="comment">// set control line direction</span>
<a name="l00040"></a>00040         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL_DDR, SRAM_WR);
<a name="l00041"></a>00041         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL_DDR, SRAM_RD);
<a name="l00042"></a>00042         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL_DDR, SRAM_ALE);
<a name="l00043"></a>00043         <span class="comment">// set page lines direction</span>
<a name="l00044"></a>00044         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_PAGE_DDR, <a class="code" href="avrlibdefs_8h.html#a6324892f8728986cf9ff0a153210c670">inb</a>(SRAM_PAGE_DDR) | SRAM_PAGE_MASK );
<a name="l00045"></a>00045         <span class="comment">// initialize page</span>
<a name="l00046"></a>00046         <a class="code" href="sramsw_8c.html#aaf88f1142d62e8280c655c01e91b44cf" title="Set memory page.">sramswSetPage</a>(0);
<a name="l00047"></a>00047 }
<a name="l00048"></a>00048 
<a name="l00049"></a><a class="code" href="sramsw_8c.html#a59d5fadc4b48e549d9a26f5e32f79778">00049</a> <span class="keywordtype">void</span> <a class="code" href="sramsw_8c.html#a59d5fadc4b48e549d9a26f5e32f79778">sramswOff</a>(<span class="keywordtype">void</span>)
<a name="l00050"></a>00050 {
<a name="l00051"></a>00051 }
<a name="l00052"></a>00052 
<a name="l00053"></a><a class="code" href="sramsw_8h.html#a6cea1aa998fe5166f8c1186c44afe048">00053</a> <span class="keywordtype">void</span> <a class="code" href="sramsw_8c.html#a6cea1aa998fe5166f8c1186c44afe048" title="Write data using the memory bus.">sramswWrite</a>(<a class="code" href="avrlibtypes_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> addr, <a class="code" href="avrlibtypes_8h.html#a4a020a9446b094e07e53376ac939a64d">u08</a> data)
<a name="l00054"></a>00054 {
<a name="l00055"></a>00055         <span class="comment">// set page</span>
<a name="l00056"></a>00056         <a class="code" href="sramsw_8c.html#aaf88f1142d62e8280c655c01e91b44cf" title="Set memory page.">sramswSetPage</a>( (addr &amp; 0x00FF0000)&gt;&gt;16 );
<a name="l00057"></a>00057         <span class="comment">// set high-order address</span>
<a name="l00058"></a>00058         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_AH, (addr &amp; 0x0000FF00)&gt;&gt;8 );
<a name="l00059"></a>00059         <span class="comment">// set low-order address</span>
<a name="l00060"></a>00060         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL, addr &amp; 0x000000FF);
<a name="l00061"></a>00061         <span class="comment">// apply low-order address to latch</span>
<a name="l00062"></a>00062         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL_DDR, 0xFF);
<a name="l00063"></a>00063         <span class="comment">// clock latch to save low-order address</span>
<a name="l00064"></a>00064         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL, SRAM_ALE);       <span class="comment">// assert ALE (active high)</span>
<a name="l00065"></a>00065         <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00066"></a>00066         <a class="code" href="avrlibdefs_8h.html#aa088c60e054842f8d77d5bcd8a863a81">cbi</a>(SRAM_CTRL, SRAM_ALE);       <span class="comment">// de-assert ALE (active high)</span>
<a name="l00067"></a>00067 
<a name="l00068"></a>00068         <span class="comment">// apply data to memory</span>
<a name="l00069"></a>00069         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL, data);
<a name="l00070"></a>00070         <span class="comment">// clock write line to store data</span>
<a name="l00071"></a>00071         <a class="code" href="avrlibdefs_8h.html#aa088c60e054842f8d77d5bcd8a863a81">cbi</a>(SRAM_CTRL, SRAM_WR);        <span class="comment">// assert write (active low)</span>
<a name="l00072"></a>00072         <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00073"></a>00073         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL, SRAM_WR);        <span class="comment">// de-assert write (active low)</span>
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 
<a name="l00076"></a><a class="code" href="sramsw_8h.html#afb1b5b8cfd503e1eec43e991002272af">00076</a> <a class="code" href="avrlibtypes_8h.html#a4a020a9446b094e07e53376ac939a64d">u08</a> <a class="code" href="sramsw_8c.html#afb1b5b8cfd503e1eec43e991002272af" title="Read data using the memory bus.">sramswRead</a>(<a class="code" href="avrlibtypes_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> addr)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078         <a class="code" href="avrlibtypes_8h.html#a4a020a9446b094e07e53376ac939a64d">u08</a> data;
<a name="l00079"></a>00079 
<a name="l00080"></a>00080         <span class="comment">// set page</span>
<a name="l00081"></a>00081         <a class="code" href="sramsw_8c.html#aaf88f1142d62e8280c655c01e91b44cf" title="Set memory page.">sramswSetPage</a>( (addr &amp; 0x00FF0000)&gt;&gt;16 );
<a name="l00082"></a>00082         <span class="comment">// set high-order address</span>
<a name="l00083"></a>00083         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_AH, (addr &amp; 0x0000FF00)&gt;&gt;8 );
<a name="l00084"></a>00084         <span class="comment">// set low-order address</span>
<a name="l00085"></a>00085         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL, addr &amp; 0x000000FF);
<a name="l00086"></a>00086         <span class="comment">// apply low-order address to latch</span>
<a name="l00087"></a>00087         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL_DDR, 0xFF);
<a name="l00088"></a>00088         <span class="comment">// clock latch to save low-order address</span>
<a name="l00089"></a>00089         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL, SRAM_ALE);       <span class="comment">// assert ALE (active high)</span>
<a name="l00090"></a>00090         <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00091"></a>00091         <a class="code" href="avrlibdefs_8h.html#aa088c60e054842f8d77d5bcd8a863a81">cbi</a>(SRAM_CTRL, SRAM_ALE);       <span class="comment">// de-assert ALE (active high)</span>
<a name="l00092"></a>00092 
<a name="l00093"></a>00093         <span class="comment">// switch data bus to input</span>
<a name="l00094"></a>00094         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL_DDR, 0x00);
<a name="l00095"></a>00095         <span class="comment">// clear pullups</span>
<a name="l00096"></a>00096         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL, 0x00);
<a name="l00097"></a>00097         <span class="comment">// request data from memory</span>
<a name="l00098"></a>00098         <a class="code" href="avrlibdefs_8h.html#aa088c60e054842f8d77d5bcd8a863a81">cbi</a>(SRAM_CTRL, SRAM_RD);        <span class="comment">// assert read (active low)</span>
<a name="l00099"></a>00099         <span class="comment">// retrieve data</span>
<a name="l00100"></a>00100         <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00101"></a>00101         data = <a class="code" href="avrlibdefs_8h.html#a6324892f8728986cf9ff0a153210c670">inb</a>(SRAM_ADL_IN);
<a name="l00102"></a>00102         <span class="comment">// release read line</span>
<a name="l00103"></a>00103         <a class="code" href="avrlibdefs_8h.html#af99479fff216597a9fa50b0187920509">sbi</a>(SRAM_CTRL, SRAM_RD);        <span class="comment">// de-assert read (active low)</span>
<a name="l00104"></a>00104         <span class="comment">// switch data bus to output</span>
<a name="l00105"></a>00105         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_ADL_DDR, 0xFF);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         <span class="keywordflow">return</span> data;
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 
<a name="l00110"></a><a class="code" href="sramsw_8h.html#aaf88f1142d62e8280c655c01e91b44cf">00110</a> <span class="keywordtype">void</span> <a class="code" href="sramsw_8c.html#aaf88f1142d62e8280c655c01e91b44cf" title="Set memory page.">sramswSetPage</a>(<a class="code" href="avrlibtypes_8h.html#a4a020a9446b094e07e53376ac939a64d">u08</a> page)
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112         <a class="code" href="avrlibdefs_8h.html#ae561444dd5a69b5ac942afb6abaaa18f">outb</a>(SRAM_PAGE, (page &amp; SRAM_PAGE_MASK));
<a name="l00113"></a>00113 }
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on Tue Sep 22 16:50:37 2009 for AVRliberty by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
