<p>Environment</p><ul><li>RTL: Nov 30th RTL (RC release)</li><li>100 cycle SRAM delay model at DMI</li><li>All cache miss case</li><li>DCE is configured 46/64</li></ul><p>In case of 64, expecting 80% of the full performance. </p><p><br/></p><p><span class="legacy-color-text-blue4"><strong>CAIU0 standalone back to back test</strong></span></p><p><strong>1) Observation:</strong></p><p>For the read standalone test, the bottleneck is <strong>NOT</strong> from resource/credit any more in this case. Because we have two DMIs,  the BW expected for each DCE is increased. </p><p>Since we are using 100 cycle SRAM model (77 ns), 46 OTT size cannot cover the full BW → Increased ATT size and compared the results. </p><ul><li>One DMI case: cannot achieve the performance because ATT is full. DCE cannot generate back to back traffic. </li><li>Two DMI case: Observing back to back transaction between cmd/mrd request in DCE when using 64 OTT size. (Still <span class="legacy-color-text-red2">need to find out 7%!!! where !!)</span></li><li>For the write standalone test, RB credit is relatively high but not stressing the system yet. </li></ul><p><br/></p><p><strong>2) BW and Latency</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 57.3361%;"><colgroup><col style="width: 11.8052%;"/><col style="width: 7.80427%;"/><col style="width: 12.6033%;"/><col style="width: 14.144%;"/><col style="width: 13.6069%;"/><col style="width: 14.7014%;"/><col style="width: 12.7906%;"/><col style="width: 12.5227%;"/></colgroup><tbody><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="2" class="confluenceTd">two DMIs (64 DCEs)</td><td colspan="2" style="text-align: left;" class="confluenceTd">Two DMIs (46 DCE)</td><td colspan="2" style="text-align: left;" class="confluenceTd">One DMI (46 DCE)</td></tr><tr><th style="text-align: left;" class="confluenceTh">Traffic Type</th><th colspan="1" class="confluenceTh">SMC</th><th colspan="1" class="confluenceTh">Ave L</th><th colspan="1" class="confluenceTh">BW (GB/s)</th><th style="text-align: left;" class="confluenceTh">Ave L</th><th style="text-align: left;" class="confluenceTh">BW(GB/s)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ave L</th><th colspan="1" style="text-align: left;" class="confluenceTh">BW (GB/s)</th></tr><tr><td style="text-align: left;" class="confluenceTd">ReadShared</td><td colspan="1" class="confluenceTd">Miss</td><td colspan="1" class="confluenceTd">181.01</td><td colspan="1" class="confluenceTd">38.86 (93.41%)</td><td style="text-align: left;" class="confluenceTd">190.56</td><td style="text-align: left;" class="confluenceTd">36.00 (86.6%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">278.43</td><td colspan="1" style="text-align: left;" class="confluenceTd">25.52 (61%)</td></tr><tr><td style="text-align: left;" class="confluenceTd">ReadShared</td><td colspan="1" class="confluenceTd">Hit</td><td colspan="1" class="confluenceTd">170.68</td><td colspan="1" class="confluenceTd">40.74 (97.94%)</td><td style="text-align: left;" class="confluenceTd">170.68</td><td style="text-align: left;" class="confluenceTd">40.74 (97.94%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">170.41</td><td colspan="1" style="text-align: left;" class="confluenceTd">40.78 (98.04)</td></tr><tr><td style="text-align: left;" class="confluenceTd">WriteUniqueFull</td><td colspan="1" class="confluenceTd">Miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;" class="confluenceTd">150.8</td><td style="text-align: left;" class="confluenceTd">41.06(98.7%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">278.44</td><td colspan="1" style="text-align: left;" class="confluenceTd">23.01 (55%)</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">WriteUniqueFull</td><td colspan="1" class="confluenceTd">Hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd">150.8</td><td colspan="1" style="text-align: left;" class="confluenceTd">41.06(98.7%)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr></tbody></table></div><p class="auto-cursor-target"><span class="legacy-color-text-blue4"><strong>CAIU0/CAIU1 back to back test</strong></span></p><p><span style="letter-spacing: 0.0px;">Used readOnce to simplify measurement - to begin with basic test. </span></p><p><span style="letter-spacing: 0.0px;"><span style="font-weight: bold;" class="legacy-color-text-default">1) Observation:</span></span></p><p>46 DCE case, Two DMI, Read</p><ul><li>Read back to back shows &lt; 45% of the performance with 46 DCE</li><li>Showing the similar behavior with CAIU0 standalone case - system is congested by DCE ATT.</li></ul><p>64 DCE case, Two DMI, Read</p><ul><li>Read back to back shows &lt; 78% of the performance with 46 DCE</li><li>80% is not bad considering all miss and 64 ATT size. </li><li>Still observing MRD is not generated in a back to back way because of the ATT credit, but the percentage is reduced. </li></ul><p>46 DCE case, Two DMI, Write</p><ul><li>Write back to back shows 70% performance</li><li>Bottleneck is from RBID credit</li></ul><p>64 DCE case, Two DMI, Write</p><ul><li>Write shows same performance, because the bottleneck was not ATT outstanding capability. </li></ul><p><br/></p><p><strong>2) Read BW and Latency</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 51.4563%;"><colgroup><col style="width: 22.9133%;"/><col style="width: 14.2864%;"/><col style="width: 14.6913%;"/><col style="width: 14.7014%;"/><col style="width: 15.3661%;"/><col style="width: 18.0685%;"/></colgroup><tbody><tr><td colspan="1" style="text-align: left;" class="confluenceTd">46 ATT DCE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU0</td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU1</td></tr><tr><th style="text-align: left;" class="confluenceTh">Traffic Type</th><th colspan="1" class="confluenceTh">SMC</th><th style="text-align: left;" class="confluenceTh">Ave L</th><th style="text-align: left;" class="confluenceTh">BW(GB/s)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ave L</th><th colspan="1" style="text-align: left;" class="confluenceTh">BW (GB/s)</th></tr><tr><td style="text-align: left;" class="confluenceTd">ReadOnce</td><td colspan="1" class="confluenceTd">Miss</td><td style="text-align: left;" class="confluenceTd">388.3</td><td style="text-align: left;" class="confluenceTd">18.54 (44.57%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">396,71</td><td colspan="1" style="text-align: left;" class="confluenceTd">18.51 (44.50%)</td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 50.7628%;"><colgroup><col style="width: 22.7137%;"/><col style="width: 15.0513%;"/><col style="width: 15.0513%;"/><col style="width: 16.1457%;"/><col style="width: 14.3673%;"/><col style="width: 16.698%;"/></colgroup><tbody><tr><td colspan="1" style="text-align: left;" class="confluenceTd">64 ATT DCE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU0</td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU1</td></tr><tr><th style="text-align: left;" class="confluenceTh">Traffic Type</th><th colspan="1" class="confluenceTh">SMC</th><th style="text-align: left;" class="confluenceTh">Ave L</th><th style="text-align: left;" class="confluenceTh">BW(GB/s)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ave L</th><th colspan="1" style="text-align: left;" class="confluenceTh">BW (GB/s)</th></tr><tr><td style="text-align: left;" class="confluenceTd">ReadOnce</td><td colspan="1" class="confluenceTd">Miss</td><td style="text-align: left;" class="confluenceTd">216.98</td><td style="text-align: left;" class="confluenceTd">32.743 (78.71%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">218.62</td><td colspan="1" style="text-align: left;" class="confluenceTd">32.666 (78.52%)</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>3) Write BW and Latency</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 55.7976%;"><colgroup><col style="width: 22.7002%;"/><col style="width: 14.8818%;"/><col style="width: 15.3862%;"/><col style="width: 16.1428%;"/><col style="width: 14.2513%;"/><col style="width: 16.6504%;"/></colgroup><tbody><tr><td colspan="1" style="text-align: left;" class="confluenceTd">46 ATT DCE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU0</td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU1</td></tr><tr><th style="text-align: left;" class="confluenceTh">Traffic Type</th><th colspan="1" class="confluenceTh">SMC</th><th style="text-align: left;" class="confluenceTh">Ave L</th><th style="text-align: left;" class="confluenceTh">BW(GB/s)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ave L</th><th colspan="1" style="text-align: left;" class="confluenceTh">BW (GB/s)</th></tr><tr><td style="text-align: left;" class="confluenceTd">WriteLineUnique</td><td colspan="1" class="confluenceTd">Miss</td><td style="text-align: left;" class="confluenceTd">219</td><td style="text-align: left;" class="confluenceTd">29.48 (70.87%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">220.4</td><td colspan="1" style="text-align: left;" class="confluenceTd">29.46 (70.82%)</td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 22.7002%;"/><col style="width: 14.8818%;"/><col style="width: 15.3862%;"/><col style="width: 16.1428%;"/><col style="width: 14.2513%;"/><col style="width: 16.6504%;"/></colgroup><tbody><tr><td colspan="1" style="text-align: left;" class="confluenceTd">64 ATT DCE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU0</td><td colspan="2" style="text-align: left;" class="confluenceTd">CAIU1</td></tr><tr><th style="text-align: left;" class="confluenceTh">Traffic Type</th><th colspan="1" class="confluenceTh">SMC</th><th style="text-align: left;" class="confluenceTh">Ave L</th><th style="text-align: left;" class="confluenceTh">BW(GB/s)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ave L</th><th colspan="1" style="text-align: left;" class="confluenceTh">BW (GB/s)</th></tr><tr><td style="text-align: left;" class="confluenceTd">WriteLineUnique</td><td colspan="1" class="confluenceTd">Miss</td><td style="text-align: left;" class="confluenceTd">219</td><td style="text-align: left;" class="confluenceTd">29.41 (70.77%)</td><td colspan="1" style="text-align: left;" class="confluenceTd">220.1</td><td colspan="1" style="text-align: left;" class="confluenceTd">29.4 (70.67%)</td></tr></tbody></table></div><p class="auto-cursor-target"><strong><span style="letter-spacing: 0.0px;">Current environment issues:</span></strong></p><p class="auto-cursor-target">Cannot generate write back transaction. </p><p class="auto-cursor-target">Generate data is allocated below:</p><p class="auto-cursor-target"><a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/junie_um/EcruGJZ8211Kh9GT99YMZBABFwkntPUtSUlGNb3c52ijzg?e=QjT6ni" rel="nofollow">https://arteris-my.sharepoint.com/:x:/p/junie_um/EcruGJZ8211Kh9GT99YMZBABFwkntPUtSUlGNb3c52ijzg?e=QjT6ni</a></p>