// Seed: 364737950
module module_0;
  string id_1;
  wire id_2;
  logic [7:0] id_3;
  assign id_1 = id_3[1];
  assign id_1 = "";
endmodule
module module_1 (
    input supply0 id_0
    , id_9,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    output wire id_4,
    input wor id_5,
    input wire id_6,
    input tri0 id_7
);
  xnor primCall (id_4, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = "";
  id_4(
      .id_0(1 ^ id_0 ^ id_0 ^ 1'b0 ^ 1), .id_1(), .id_2(id_3), .id_3(1), .id_4(1), .id_5()
  );
endmodule
