

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14'
================================================================
* Date:           Sat Jan 31 19:51:29 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_114_13_VITIS_LOOP_115_14  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:115]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:114]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln114_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln114"   --->   Operation 9 'read' 'sext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln114_cast = sext i62 %sext_ln114_read"   --->   Operation 10 'sext' 'sext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten13"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln114 = store i9 0, i9 %i" [top.cpp:114]   --->   Operation 13 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln115 = store i7 0, i7 %j" [top.cpp:115]   --->   Operation 14 'store' 'store_ln115' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc154"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i15 %indvar_flatten13" [top.cpp:114]   --->   Operation 16 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln114 = icmp_eq  i15 %indvar_flatten13_load, i15 16384" [top.cpp:114]   --->   Operation 18 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln114_1 = add i15 %indvar_flatten13_load, i15 1" [top.cpp:114]   --->   Operation 19 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc157, void %for.end159.exitStub" [top.cpp:114]   --->   Operation 20 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:115]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:114]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln114 = add i9 %i_load, i9 1" [top.cpp:114]   --->   Operation 23 'add' 'add_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.89ns)   --->   "%icmp_ln115 = icmp_eq  i7 %j_load, i7 64" [top.cpp:115]   --->   Operation 24 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%select_ln114 = select i1 %icmp_ln115, i7 0, i7 %j_load" [top.cpp:114]   --->   Operation 25 'select' 'select_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln114_1 = select i1 %icmp_ln115, i9 %add_ln114, i9 %i_load" [top.cpp:114]   --->   Operation 26 'select' 'select_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i9 %select_ln114_1" [top.cpp:115]   --->   Operation 27 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i7 %select_ln114" [top.cpp:115]   --->   Operation 28 'trunc' 'trunc_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln114, i32 1, i32 5" [top.cpp:115]   --->   Operation 29 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln115, i5 %lshr_ln3" [top.cpp:117]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i13 %tmp_s" [top.cpp:117]   --->   Operation 31 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln117_1" [top.cpp:117]   --->   Operation 32 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_1_addr_32 = getelementptr i24 %C_1_15, i64 0, i64 %zext_ln117_1" [top.cpp:117]   --->   Operation 33 'getelementptr' 'C_1_addr_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.35ns)   --->   "%C_1_load = load i13 %C_1_addr" [top.cpp:117]   --->   Operation 34 'load' 'C_1_load' <Predicate = (!icmp_ln114)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_1 : Operation 35 [2/2] (1.35ns)   --->   "%C_1_load_33 = load i13 %C_1_addr_32" [top.cpp:117]   --->   Operation 35 'load' 'C_1_load_33' <Predicate = (!icmp_ln114)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_1 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln115 = add i7 %select_ln114, i7 1" [top.cpp:115]   --->   Operation 36 'add' 'add_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln114 = store i15 %add_ln114_1, i15 %indvar_flatten13" [top.cpp:114]   --->   Operation 37 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln114 = store i9 %select_ln114_1, i9 %i" [top.cpp:114]   --->   Operation 38 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln115 = store i7 %add_ln115, i7 %j" [top.cpp:115]   --->   Operation 39 'store' 'store_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 40 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i13 %C_1_addr" [top.cpp:117]   --->   Operation 40 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_2 : Operation 41 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load_33 = load i13 %C_1_addr_32" [top.cpp:117]   --->   Operation 41 'load' 'C_1_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_2 : Operation 42 [1/1] (0.43ns)   --->   "%select_ln117 = select i1 %trunc_ln115_1, i24 %C_1_load_33, i24 %C_1_load" [top.cpp:117]   --->   Operation 42 'select' 'select_ln117' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln114_cast" [top.cpp:114]   --->   Operation 43 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_13_VITIS_LOOP_115_14_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:116]   --->   Operation 46 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i24 %select_ln117" [top.cpp:117]   --->   Operation 47 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln117, i4 15" [top.cpp:117]   --->   Operation 48 'write' 'write_ln117' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc154" [top.cpp:115]   --->   Operation 49 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_1_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten13      (alloca           ) [ 0100]
sext_ln114_read       (read             ) [ 0000]
sext_ln114_cast       (sext             ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln114           (store            ) [ 0000]
store_ln115           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten13_load (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln114            (icmp             ) [ 0110]
add_ln114_1           (add              ) [ 0000]
br_ln114              (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln114             (add              ) [ 0000]
icmp_ln115            (icmp             ) [ 0000]
select_ln114          (select           ) [ 0000]
select_ln114_1        (select           ) [ 0000]
trunc_ln115           (trunc            ) [ 0000]
trunc_ln115_1         (trunc            ) [ 0110]
lshr_ln3              (partselect       ) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln117_1          (zext             ) [ 0000]
C_1_addr              (getelementptr    ) [ 0110]
C_1_addr_32           (getelementptr    ) [ 0110]
add_ln115             (add              ) [ 0000]
store_ln114           (store            ) [ 0000]
store_ln114           (store            ) [ 0000]
store_ln115           (store            ) [ 0000]
C_1_load              (load             ) [ 0000]
C_1_load_33           (load             ) [ 0000]
select_ln117          (select           ) [ 0101]
C_addr                (getelementptr    ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln116    (specpipeline     ) [ 0000]
zext_ln117            (zext             ) [ 0000]
write_ln117           (write            ) [ 0000]
br_ln115              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln114">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_1_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_114_13_VITIS_LOOP_115_14_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten13_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln114_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="0"/>
<pin id="82" dir="0" index="1" bw="62" slack="0"/>
<pin id="83" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln114_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="C_1_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="C_1_addr_32_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="24" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="13" slack="0"/>
<pin id="97" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr_32/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="13" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load_33/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln117_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="24" slack="0"/>
<pin id="116" dir="0" index="3" bw="1" slack="0"/>
<pin id="117" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln114_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln114_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln115_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten13_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="0"/>
<pin id="141" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln114_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln114_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln114_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln115_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln114_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln114_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="9" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln115_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln115_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lshr_ln3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln117_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln115_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln114_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln114_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="9" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln115_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln117_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="24" slack="0"/>
<pin id="244" dir="0" index="2" bw="24" slack="0"/>
<pin id="245" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="C_addr_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="62" slack="2"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln117_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="j_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="272" class="1005" name="indvar_flatten13_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="0"/>
<pin id="274" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="sext_ln114_cast_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="2"/>
<pin id="281" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln114_cast "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln114_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="288" class="1005" name="trunc_ln115_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln115_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="C_1_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="1"/>
<pin id="295" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="C_1_addr_32_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="1"/>
<pin id="300" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr_32 "/>
</bind>
</comp>

<comp id="303" class="1005" name="select_ln117_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="1"/>
<pin id="305" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln117 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="93" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="80" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="154" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="166" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="160" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="157" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="172" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="172" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="188" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="196" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="224"><net_src comp="172" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="148" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="180" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="220" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="106" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="100" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="248" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="261"><net_src comp="68" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="268"><net_src comp="72" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="275"><net_src comp="76" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="282"><net_src comp="120" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="287"><net_src comp="142" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="192" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="296"><net_src comp="86" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="301"><net_src comp="93" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="306"><net_src comp="241" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="254" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14 : sext_ln114 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14 : C_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14 : C_1_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln114 : 1
		store_ln115 : 1
		indvar_flatten13_load : 1
		icmp_ln114 : 2
		add_ln114_1 : 2
		br_ln114 : 3
		j_load : 1
		i_load : 1
		add_ln114 : 2
		icmp_ln115 : 2
		select_ln114 : 3
		select_ln114_1 : 3
		trunc_ln115 : 4
		trunc_ln115_1 : 4
		lshr_ln3 : 4
		tmp_s : 5
		zext_ln117_1 : 6
		C_1_addr : 7
		C_1_addr_32 : 7
		C_1_load : 8
		C_1_load_33 : 8
		add_ln115 : 4
		store_ln114 : 3
		store_ln114 : 4
		store_ln115 : 5
	State 2
		select_ln117 : 1
	State 3
		write_ln117 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln114_1_fu_148     |    0    |    22   |
|    add   |      add_ln114_fu_160      |    0    |    16   |
|          |      add_ln115_fu_220      |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |     select_ln114_fu_172    |    0    |    7    |
|  select  |    select_ln114_1_fu_180   |    0    |    8    |
|          |     select_ln117_fu_241    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln114_fu_142     |    0    |    22   |
|          |      icmp_ln115_fu_166     |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln114_read_read_fu_80 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln117_write_fu_112  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln114_cast_fu_120   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln115_fu_188     |    0    |    0    |
|          |    trunc_ln115_1_fu_192    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln3_fu_196      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_206        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln117_1_fu_214    |    0    |    0    |
|          |      zext_ln117_fu_254     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   127   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   C_1_addr_32_reg_298  |   13   |
|    C_1_addr_reg_293    |   13   |
|        i_reg_265       |    9   |
|   icmp_ln114_reg_284   |    1   |
|indvar_flatten13_reg_272|   15   |
|        j_reg_258       |    7   |
|  select_ln117_reg_303  |   24   |
| sext_ln114_cast_reg_279|   64   |
|  trunc_ln115_1_reg_288 |    1   |
+------------------------+--------+
|          Total         |   147  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_106 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   52   ||  0.978  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   147  |   145  |
+-----------+--------+--------+--------+
