m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/VLSIGURU/THEORY_AND_LAB/3.VERILOG/verilog_JULY/THEORY/ses_16_07_2022
vtop
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 Czl[Q6mVNS=I7J?XkNjf@3
IeocTMaYPo7HbOX]:LizGX0
R0
w1657970254
8reg_ex.v
Freg_ex.v
L0 7
OL;L;10.7c;67
31
!s108 1657970255.000000
!s107 reg_ex.v|
!s90 -reportprogress|300|reg_ex.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
