{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418120629900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418120629900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 02:23:49 2014 " "Processing started: Tue Dec 09 02:23:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418120629900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418120629900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418120629900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1418120630208 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.sv(574) " "Verilog HDL information at vga.sv(574): always construct contains both blocking and non-blocking assignments" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 574 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1418120630262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 26 26 " "Found 26 design units, including 26 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_DS " "Found entity 1: vga_DS" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "2 datatypehiscore " "Found entity 2: datatypehiscore" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "3 datatypepath " "Found entity 3: datatypepath" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "4 datatyperoll " "Found entity 4: datatyperoll" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "5 datatypeextra " "Found entity 5: datatypeextra" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "6 datatyperesult " "Found entity 6: datatyperesult" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "7 datatypeoctagon " "Found entity 7: datatypeoctagon" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "8 datatypetimer " "Found entity 8: datatypetimer" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "9 datatypescore " "Found entity 9: datatypescore" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "10 ringbuffer " "Found entity 10: ringbuffer" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "11 separator " "Found entity 11: separator" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "12 vgaController " "Found entity 12: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "13 videoGen " "Found entity 13: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "14 octagonv2 " "Found entity 14: octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "15 roll_octagonv2 " "Found entity 15: roll_octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "16 path_end_octagonv2 " "Found entity 16: path_end_octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "17 draw_result " "Found entity 17: draw_result" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "18 draw_health " "Found entity 18: draw_health" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "19 draw_score " "Found entity 19: draw_score" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "20 draw_game_over " "Found entity 20: draw_game_over" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "21 to_decimal " "Found entity 21: to_decimal" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "22 draw_mouse " "Found entity 22: draw_mouse" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "23 draw_path " "Found entity 23: draw_path" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "24 chargenrom " "Found entity 24: chargenrom" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "25 spi_slave_receive_only " "Found entity 25: spi_slave_receive_only" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""} { "Info" "ISGN_ENTITY_NAME" "26 spi_frm_slave " "Found entity 26: spi_frm_slave" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120630267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1418120630784 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120630784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sfl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sfl-SYN " "Found design unit 1: sfl-SYN" {  } { { "sfl.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/sfl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1418120630787 ""} { "Info" "ISGN_ENTITY_NAME" "1 sfl " "Found entity 1: sfl" {  } { { "sfl.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/sfl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120630787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120630787 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(291) " "Verilog HDL Instantiation warning at vga.sv(291): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 291 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630789 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(292) " "Verilog HDL Instantiation warning at vga.sv(292): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 292 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630789 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(294) " "Verilog HDL Instantiation warning at vga.sv(294): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 294 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(296) " "Verilog HDL Instantiation warning at vga.sv(296): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 296 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(300) " "Verilog HDL Instantiation warning at vga.sv(300): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 300 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(301) " "Verilog HDL Instantiation warning at vga.sv(301): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 301 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(304) " "Verilog HDL Instantiation warning at vga.sv(304): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 304 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630791 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(305) " "Verilog HDL Instantiation warning at vga.sv(305): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 305 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630791 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(328) " "Verilog HDL Instantiation warning at vga.sv(328): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 328 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120630792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_DS " "Elaborating entity \"vga_DS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1418120630939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120630955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:vgapll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:vgapll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgapll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:vgapll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120631005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgapll\|altpll:altpll_component " "Instantiated megafunction \"pll:vgapll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1600 " "Parameter \"clk0_divide_by\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120631009 ""}  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120631009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120631079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120631079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_frm_slave spi_frm_slave:spireceive " "Elaborating entity \"spi_frm_slave\" for hierarchy \"spi_frm_slave:spireceive\"" {  } { { "vga.sv" "spireceive" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga.sv(690) " "Verilog HDL assignment warning at vga.sv(690): truncated value with size 32 to match size of target (5)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631102 "|vga_DS|spi_frm_slave:spireceive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypehiscore videoGen:videoGen\|datatypehiscore:comb_3 " "Elaborating entity \"datatypehiscore\" for hierarchy \"videoGen:videoGen\|datatypehiscore:comb_3\"" {  } { { "vga.sv" "comb_3" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypeextra videoGen:videoGen\|datatypeextra:comb_4 " "Elaborating entity \"datatypeextra\" for hierarchy \"videoGen:videoGen\|datatypeextra:comb_4\"" {  } { { "vga.sv" "comb_4" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(96) " "Verilog HDL assignment warning at vga.sv(96): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631237 "|vga_DS|videoGen:videoGen|datatypeextra:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatyperoll videoGen:videoGen\|datatyperoll:comb_5 " "Elaborating entity \"datatyperoll\" for hierarchy \"videoGen:videoGen\|datatyperoll:comb_5\"" {  } { { "vga.sv" "comb_5" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(85) " "Verilog HDL assignment warning at vga.sv(85): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631263 "|vga_DS|videoGen:videoGen|datatyperoll:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypepath videoGen:videoGen\|datatypepath:comb_6 " "Elaborating entity \"datatypepath\" for hierarchy \"videoGen:videoGen\|datatypepath:comb_6\"" {  } { { "vga.sv" "comb_6" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(68) " "Verilog HDL assignment warning at vga.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631315 "|vga_DS|videoGen:videoGen|datatypepath:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypeoctagon videoGen:videoGen\|datatypeoctagon:comb_7 " "Elaborating entity \"datatypeoctagon\" for hierarchy \"videoGen:videoGen\|datatypeoctagon:comb_7\"" {  } { { "vga.sv" "comb_7" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.sv(134) " "Verilog HDL assignment warning at vga.sv(134): truncated value with size 32 to match size of target (8)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631335 "|vga_DS|videoGen:videoGen|datatypeoctagon:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datatoringbuffer\[2..0\] vga.sv(120) " "Output port \"datatoringbuffer\[2..0\]\" at vga.sv(120) has no driver" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1418120631337 "|vga_DS|videoGen:videoGen|datatypeoctagon:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatyperesult videoGen:videoGen\|datatyperesult:comb_8 " "Elaborating entity \"datatyperesult\" for hierarchy \"videoGen:videoGen\|datatyperesult:comb_8\"" {  } { { "vga.sv" "comb_8" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(113) " "Verilog HDL assignment warning at vga.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631352 "|vga_DS|videoGen:videoGen|datatyperesult:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypetimer videoGen:videoGen\|datatypetimer:comb_9 " "Elaborating entity \"datatypetimer\" for hierarchy \"videoGen:videoGen\|datatypetimer:comb_9\"" {  } { { "vga.sv" "comb_9" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypescore videoGen:videoGen\|datatypescore:comb_10 " "Elaborating entity \"datatypescore\" for hierarchy \"videoGen:videoGen\|datatypescore:comb_10\"" {  } { { "vga.sv" "comb_10" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_decimal videoGen:videoGen\|to_decimal:digits " "Elaborating entity \"to_decimal\" for hierarchy \"videoGen:videoGen\|to_decimal:digits\"" {  } { { "vga.sv" "digits" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(580) " "Verilog HDL assignment warning at vga.sv(580): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631430 "|vga_DS|videoGen:videoGen|to_decimal:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.sv(581) " "Verilog HDL assignment warning at vga.sv(581): truncated value with size 32 to match size of target (4)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631431 "|vga_DS|videoGen:videoGen|to_decimal:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(582) " "Verilog HDL assignment warning at vga.sv(582): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631431 "|vga_DS|videoGen:videoGen|to_decimal:digits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer videoGen:videoGen\|ringbuffer:ring " "Elaborating entity \"ringbuffer\" for hierarchy \"videoGen:videoGen\|ringbuffer:ring\"" {  } { { "vga.sv" "ring" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(190) " "Verilog HDL assignment warning at vga.sv(190): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631459 "|vga_DS|videoGen:videoGen|ringbuffer:ring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(194) " "Verilog HDL assignment warning at vga.sv(194): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631459 "|vga_DS|videoGen:videoGen|ringbuffer:ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_path videoGen:videoGen\|draw_path:path " "Elaborating entity \"draw_path\" for hierarchy \"videoGen:videoGen\|draw_path:path\"" {  } { { "vga.sv" "path" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(628) " "Verilog HDL assignment warning at vga.sv(628): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631545 "|vga_DS|videoGen:videoGen|draw_path:path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(629) " "Verilog HDL assignment warning at vga.sv(629): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631546 "|vga_DS|videoGen:videoGen|draw_path:path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_end_octagonv2 videoGen:videoGen\|path_end_octagonv2:comb_22 " "Elaborating entity \"path_end_octagonv2\" for hierarchy \"videoGen:videoGen\|path_end_octagonv2:comb_22\"" {  } { { "vga.sv" "comb_22" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separator videoGen:videoGen\|separator:gen_code_label\[0\].sep " "Elaborating entity \"separator\" for hierarchy \"videoGen:videoGen\|separator:gen_code_label\[0\].sep\"" {  } { { "vga.sv" "gen_code_label\[0\].sep" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octagonv2 videoGen:videoGen\|octagonv2:gen_code_label\[0\].test " "Elaborating entity \"octagonv2\" for hierarchy \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\"" {  } { { "vga.sv" "gen_code_label\[0\].test" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(363) " "Verilog HDL assignment warning at vga.sv(363): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631600 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\"" {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631625 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "752 0 2047 vga.sv(651) " "Verilog HDL warning at vga.sv(651): number of words (752) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 651 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1418120631630 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 vga.sv(645) " "Net \"charrom.data_a\" at vga.sv(645) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1418120631650 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 vga.sv(645) " "Net \"charrom.waddr_a\" at vga.sv(645) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1418120631650 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 vga.sv(645) " "Net \"charrom.we_a\" at vga.sv(645) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1418120631650 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roll_octagonv2 videoGen:videoGen\|roll_octagonv2:roll " "Elaborating entity \"roll_octagonv2\" for hierarchy \"videoGen:videoGen\|roll_octagonv2:roll\"" {  } { { "vga.sv" "roll" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_result videoGen:videoGen\|draw_result:result " "Elaborating entity \"draw_result\" for hierarchy \"videoGen:videoGen\|draw_result:result\"" {  } { { "vga.sv" "result" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(474) " "Verilog HDL assignment warning at vga.sv(474): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631706 "|vga_DS|videoGen:videoGen|draw_result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(475) " "Verilog HDL assignment warning at vga.sv(475): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631706 "|vga_DS|videoGen:videoGen|draw_result:result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_health videoGen:videoGen\|draw_health:hp " "Elaborating entity \"draw_health\" for hierarchy \"videoGen:videoGen\|draw_health:hp\"" {  } { { "vga.sv" "hp" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_score videoGen:videoGen\|draw_score:sc " "Elaborating entity \"draw_score\" for hierarchy \"videoGen:videoGen\|draw_score:sc\"" {  } { { "vga.sv" "sc" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(520) " "Verilog HDL assignment warning at vga.sv(520): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631754 "|vga_DS|videoGen:videoGen|draw_score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(521) " "Verilog HDL assignment warning at vga.sv(521): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631755 "|vga_DS|videoGen:videoGen|draw_score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_game_over videoGen:videoGen\|draw_game_over:go " "Elaborating entity \"draw_game_over\" for hierarchy \"videoGen:videoGen\|draw_game_over:go\"" {  } { { "vga.sv" "go" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(549) " "Verilog HDL assignment warning at vga.sv(549): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631774 "|vga_DS|videoGen:videoGen|draw_game_over:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(550) " "Verilog HDL assignment warning at vga.sv(550): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120631775 "|vga_DS|videoGen:videoGen|draw_game_over:go"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_mouse videoGen:videoGen\|draw_mouse:mo " "Elaborating entity \"draw_mouse\" for hierarchy \"videoGen:videoGen\|draw_mouse:mo\"" {  } { { "vga.sv" "mo" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120631797 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632038 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632038 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632038 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632041 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632041 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632041 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632044 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632044 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632044 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632047 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632047 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632047 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632050 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632050 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632050 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632053 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632053 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632053 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632056 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632056 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120632056 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "11 " "Found 11 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[1\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[1\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[2\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[2\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[3\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[3\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[4\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[4\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[5\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[5\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[6\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[6\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[7\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[7\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_result:result\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_result:result\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_score:sc\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_score:sc\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_game_over:go\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_game_over:go\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120634947 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1418120634947 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634970 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634975 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634979 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634983 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634988 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634993 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120634997 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120635001 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120635005 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120635010 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120635014 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|draw_path:path\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|draw_path:path\|Mult0\"" {  } { { "vga.sv" "Mult0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 627 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120639637 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|draw_path:path\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|draw_path:path\|Mult2\"" {  } { { "vga.sv" "Mult2" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120639637 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|draw_path:path\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|draw_path:path\|Mult1\"" {  } { { "vga.sv" "Mult1" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 628 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120639637 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:videoGen\|to_decimal:digits\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:videoGen\|to_decimal:digits\|Mod0\"" {  } { { "vga.sv" "Mod0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120639637 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:videoGen\|to_decimal:digits\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:videoGen\|to_decimal:digits\|Div0\"" {  } { { "vga.sv" "Div0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120639637 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1418120639637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 627 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120639687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0 " "Instantiated megafunction \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639688 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 627 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c4t " "Found entity 1: mult_c4t" {  } { { "db/mult_c4t.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_c4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120639745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120639745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120639755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2 " "Instantiated megafunction \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639755 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120639755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_e4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120639814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120639814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120639847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0 " "Instantiated megafunction \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120639848 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120639848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120639905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120639905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120639916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120639916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120639945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120639945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120640010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120640010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120640068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120640068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120640077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0 " "Instantiated megafunction \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120640078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120640078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120640078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120640078 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120640078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120640134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120640134 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1418120641011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1418120647410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg " "Generated suppressed messages file C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1418120660883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1418120661365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1418120661365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5461 " "Implemented 5461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1418120661879 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1418120661879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5414 " "Implemented 5414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1418120661879 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1418120661879 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1418120661879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1418120661879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418120661952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 02:24:21 2014 " "Processing ended: Tue Dec 09 02:24:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418120661952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418120661952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418120661952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120661952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418120663165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418120663165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 02:24:22 2014 " "Processing started: Tue Dec 09 02:24:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418120663165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418120663165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418120663165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1418120663297 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_DS EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"vga_DS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1418120663595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418120663648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418120663648 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 92 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1418120663704 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 17 27 0 0 " "Implementing clock multiplication of 17, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1418120663704 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 92 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1418120663704 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1418120663928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1418120664295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1418120664295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1418120664295 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1418120664295 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 0 { 0 ""} 0 9652 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418120664303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 0 { 0 ""} 0 9654 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418120664303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 0 { 0 ""} 0 9656 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418120664303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 0 { 0 ""} 0 9658 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418120664303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1418120664303 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1418120664305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_DS.sdc " "Synopsys Design Constraints File file not found: 'vga_DS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1418120665968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1418120665968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1418120665977 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1418120666022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1418120666023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1418120666024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418120666491 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 5 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 0 { 0 ""} 0 9643 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1418120666491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418120666491 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418120666491 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 0 { 0 ""} 0 1398 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1418120666491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1418120667735 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1418120667740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1418120667741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1418120667747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1418120667754 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1418120667759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1418120667857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1418120667863 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1418120667863 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418120667987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1418120669636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418120673825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1418120673858 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1418120679528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418120679528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1418120681024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1418120684429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1418120684429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418120687656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1418120687660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1418120687660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1418120687855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1418120688899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1418120688988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1418120690493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.fit.smsg " "Generated suppressed messages file C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1418120694408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418120696110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 02:24:56 2014 " "Processing ended: Tue Dec 09 02:24:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418120696110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418120696110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418120696110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120696110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418120697450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418120697451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 02:24:57 2014 " "Processing started: Tue Dec 09 02:24:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418120697451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418120697451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418120697451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418120697597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418120697599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 02:24:57 2014 " "Processing started: Tue Dec 09 02:24:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418120697599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418120697599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_DS -c vga_DS " "Command: quartus_sta vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418120697599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1418120697721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1418120698059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418120698122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418120698123 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1418120698835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1418120698875 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_DS.sdc " "Synopsys Design Constraints File file not found: 'vga_DS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1418120699056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1418120699057 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1418120699069 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1418120699069 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1418120699069 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1418120699069 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sck sck " "create_clock -period 1.000 -name sck sck" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418120699074 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418120699074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1418120699239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1418120699242 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1418120699274 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1418120699362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418120699392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 02:24:59 2014 " "Processing ended: Tue Dec 09 02:24:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418120699392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418120699392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418120699392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120699392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1418120699401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.728 " "Worst-case setup slack is -25.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.728      -712.672 clk  " "  -25.728      -712.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761       -38.260 sck  " "   -1.761       -38.260 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.293         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.293         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120699409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 clk  " "    0.452         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 sck  " "    0.485         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.532         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120699435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418120699441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418120699449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.506 sck  " "   -3.000       -59.506 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.288         0.000 clk  " "   12.288         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.571         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.571         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120699457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120699457 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1418120700484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1418120700542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1418120702390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1418120702936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1418120702996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.275 " "Worst-case setup slack is -21.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.275      -587.310 clk  " "  -21.275      -587.310 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577       -33.683 sck  " "   -1.577       -33.683 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.587         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.587         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120703006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 clk  " "    0.400         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 sck  " "    0.430         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.496         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120703029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418120703039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418120703048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.506 sck  " "   -3.000       -59.506 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295         0.000 clk  " "   12.295         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.569         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.569         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120703057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120703057 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1418120703863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1418120704349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1418120704384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.144 " "Worst-case setup slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144        -0.177 sck  " "   -0.144        -0.177 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044        -0.142 clk  " "   -0.044        -0.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.833         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.833         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120704396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 sck  " "    0.201         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.218         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120704441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418120704455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418120704468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -45.602 sck  " "   -3.000       -45.602 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.935         0.000 clk  " "   11.935         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.649         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.649         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418120704480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418120704480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1418120705902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1418120705922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418120706287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 02:25:06 2014 " "Processing ended: Tue Dec 09 02:25:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418120706287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418120706287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418120706287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120706287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418120707696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418120707697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 02:25:07 2014 " "Processing started: Tue Dec 09 02:25:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418120707697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418120707697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418120707697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_85c_slow.svo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_85c_slow.svo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120709985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_0c_slow.svo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_0c_slow.svo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120711274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_min_1200mv_0c_fast.svo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_min_1200mv_0c_fast.svo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120712459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS.svo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS.svo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120713656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_85c_v_slow.sdo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120714631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_0c_v_slow.sdo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120715499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_min_1200mv_0c_v_fast.sdo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120716388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_v.sdo C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_v.sdo in folder \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1418120717284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418120717481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 02:25:17 2014 " "Processing ended: Tue Dec 09 02:25:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418120717481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418120717481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418120717481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120717481 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1418120718208 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus II Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120718209 ""}
