{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709644008110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709644008111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  5 10:06:47 2024 " "Processing started: Tue Mar  5 10:06:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709644008111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709644008111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ckt74161 -c Ckt74161 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ckt74161 -c Ckt74161" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709644008111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709644008277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709644008278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ckt74161.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Ckt74161.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ckt74161 " "Found entity 1: Ckt74161" {  } { { "Ckt74161.bdf" "" { Schematic "/home/daniel.f2005/QUARTUS/ELD-II/LAB1/Ckt74161.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709644015269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709644015269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ckt74161 " "Elaborating entity \"Ckt74161\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709644015310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst " "Elaborating entity \"74161\" for hierarchy \"74161:inst\"" {  } { { "Ckt74161.bdf" "inst" { Schematic "/home/daniel.f2005/QUARTUS/ELD-II/LAB1/Ckt74161.bdf" { { 152 352 472 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709644015318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst " "Elaborated megafunction instantiation \"74161:inst\"" {  } { { "Ckt74161.bdf" "" { Schematic "/home/daniel.f2005/QUARTUS/ELD-II/LAB1/Ckt74161.bdf" { { 152 352 472 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709644015319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "/opt/intelFPGA/20.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709644015322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst\|f74161:sub 74161:inst " "Elaborated megafunction instantiation \"74161:inst\|f74161:sub\", which is child of megafunction instantiation \"74161:inst\"" {  } { { "74161.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Ckt74161.bdf" "" { Schematic "/home/daniel.f2005/QUARTUS/ELD-II/LAB1/Ckt74161.bdf" { { 152 352 472 336 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709644015323 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1709644015494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709644015505 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709644015505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709644015505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709644015505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709644015547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  5 10:06:55 2024 " "Processing ended: Tue Mar  5 10:06:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709644015547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709644015547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709644015547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709644015547 ""}
