// Seed: 3356698358
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    id_5,
    input tri1 id_2,
    input supply0 id_3
);
  assign id_6 = 1 & -1 & -1;
  reg id_7 = id_5;
  initial id_5 <= 1;
  wand id_8 = {id_0, id_5 == id_7};
  id_9(
      .id_0(id_1)
  );
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    output uwire id_8,
    input wor id_9,
    output wire id_10,
    input supply1 id_11,
    id_14,
    input supply1 id_12
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_12,
      id_9
  );
endmodule
