 /******************************************************************************
 *  Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a coded representation of power resource
* nodes and their dependencies.
*
***************************************************************/

#include "bchp_pwr.h"
#include "bchp_pwr_resources.h"
#include "bchp_pwr_resources_priv.h"

/* Resource definitions */
const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD,
    BDBG_STRING("AVD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0,
    BDBG_STRING("AVD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_CLK,
    BDBG_STRING("AVD0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_PWR,
    BDBG_STRING("AVD0_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_AIO[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_AIO,
    BDBG_STRING("AUD_AIO")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_DAC,
    BDBG_STRING("AUD_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA,
    BDBG_STRING("RAAGA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_CLK,
    BDBG_STRING("RAAGA0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_DSP,
    BDBG_STRING("RAAGA0_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_SRAM,
    BDBG_STRING("RAAGA0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC,
    BDBG_STRING("VDC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BVN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BVN,
    BDBG_STRING("BVN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_DAC,
    BDBG_STRING("VDC_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_VEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_VEC,
    BDBG_STRING("VDC_VEC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_656_OUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_656_OUT,
    BDBG_STRING("VDC_656_OUT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_HDMI_TX_PHY0,
    BDBG_STRING("VDC_HDMI_TX_PHY0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_HDMI_RX_CLK0,
    BDBG_STRING("VDC_HDMI_RX_CLK0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT,
    BDBG_STRING("XPT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PARSER[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PARSER,
    BDBG_STRING("XPT_PARSER")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PLAYBACK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PLAYBACK,
    BDBG_STRING("XPT_PLAYBACK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_RAVE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_RAVE,
    BDBG_STRING("XPT_RAVE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PACKETSUB[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PACKETSUB,
    BDBG_STRING("XPT_PACKETSUB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_REMUX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_REMUX,
    BDBG_STRING("XPT_REMUX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_WAKEUP,
    BDBG_STRING("XPT_WAKEUP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_XMEMIF[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_XMEMIF,
    BDBG_STRING("XPT_XMEMIF")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MTSIF_TX0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_MTSIF_TX0,
    BDBG_STRING("MTSIF_TX0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MTSIF_TX1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_MTSIF_TX1,
    BDBG_STRING("MTSIF_TX1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX,
    BDBG_STRING("HDMI_TX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_CLK,
    BDBG_STRING("HDMI_TX_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_PHY,
    BDBG_STRING("HDMI_TX_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX,
    BDBG_STRING("HDMI_RX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0,
    BDBG_STRING("HDMI_RX0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_CLK,
    BDBG_STRING("HDMI_RX0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_PHY,
    BDBG_STRING("HDMI_RX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC,
    BDBG_STRING("M2MC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0,
    BDBG_STRING("M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC_SRAM,
    BDBG_STRING("M2MC_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0_SRAM,
    BDBG_STRING("M2MC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D,
    BDBG_STRING("GRAPHICS3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D_SRAM,
    BDBG_STRING("GRAPHICS3D_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HSM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HSM,
    BDBG_STRING("HSM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DMA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_DMA,
    BDBG_STRING("DMA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD,
    BDBG_STRING("SMARTCARD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD0,
    BDBG_STRING("SMARTCARD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD1,
    BDBG_STRING("SMARTCARD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID,
    BDBG_STRING("SID")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID_SRAM,
    BDBG_STRING("SID_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RFM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RFM,
    BDBG_STRING("RFM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RFM_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RFM_PHY,
    BDBG_STRING("RFM_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VIP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VIP,
    BDBG_STRING("VIP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AFEC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AFEC0,
    BDBG_STRING("AFEC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AFEC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AFEC0_SRAM,
    BDBG_STRING("AFEC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AFEC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AFEC1,
    BDBG_STRING("AFEC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AFEC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AFEC1_SRAM,
    BDBG_STRING("AFEC1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AIFMDAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AIFMDAC,
    BDBG_STRING("AIFMDAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AIFSAT0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AIFSAT0,
    BDBG_STRING("AIFSAT0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_CHAN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_CHAN,
    BDBG_STRING("CHAN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DSEC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_DSEC0,
    BDBG_STRING("DSEC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DSEC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_DSEC0_SRAM,
    BDBG_STRING("DSEC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_FSK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_FSK,
    BDBG_STRING("FSK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_FSK_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_FSK_SRAM,
    BDBG_STRING("FSK_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_LEAP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_LEAP,
    BDBG_STRING("LEAP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_LEAP_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_LEAP_SRAM,
    BDBG_STRING("LEAP_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SDS0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SDS0,
    BDBG_STRING("SDS0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SDS0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SDS0_SRAM,
    BDBG_STRING("SDS0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SDS1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SDS1,
    BDBG_STRING("SDS1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SDS1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SDS1_SRAM,
    BDBG_STRING("SDS1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_TFEC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_TFEC0,
    BDBG_STRING("TFEC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_TFEC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_TFEC1,
    BDBG_STRING("TFEC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_DEMOD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_DEMOD,
    BDBG_STRING("XPT_DEMOD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL0,
    BDBG_STRING("AUD_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL1,
    BDBG_STRING("AUD_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BINT_OPEN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BINT_OPEN,
    BDBG_STRING("BINT_OPEN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MAGNUM_CONTROLLED[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_MAGNUM_CONTROLLED,
    BDBG_STRING("MAGNUM_CONTROLLED")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SECURE_ACCESS[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SECURE_ACCESS,
    BDBG_STRING("SECURE_ACCESS")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_SCB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_SCB_CLK,
    BDBG_STRING("HW_HVD0_SCB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_GISB_CLK,
    BDBG_STRING("HW_HVD0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_108_54_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_108_54_CLK,
    BDBG_STRING("HW_HVD0_108_54_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_SRAM,
    BDBG_STRING("HW_HVD0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIO_CLK,
    BDBG_STRING("HW_AIO_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_108_CLK,
    BDBG_STRING("HW_RAAGA0_108_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_GISB_CLK,
    BDBG_STRING("HW_RAAGA0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_AIO_54_CLK,
    BDBG_STRING("HW_VEC_AIO_54_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIO_SRAM,
    BDBG_STRING("HW_AIO_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_SCB_54_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_SCB_54_CLK,
    BDBG_STRING("HW_RAAGA0_SCB_54_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_SRAM,
    BDBG_STRING("HW_RAAGA0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_CLK,
    BDBG_STRING("HW_BVN_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_BVB_GISB_CLK,
    BDBG_STRING("HW_BVN_BVB_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_SRAM,
    BDBG_STRING("HW_BVN_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VDC_DAC,
    BDBG_STRING("HW_VDC_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_CLK,
    BDBG_STRING("HW_VEC_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_BVB_216_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_BVB_216_CLK,
    BDBG_STRING("HW_VEC_BVB_216_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VIP_BVB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VIP_BVB,
    BDBG_STRING("HW_VIP_BVB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_SRAM,
    BDBG_STRING("HW_VEC_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_ITU_656_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_ITU_656_CLK,
    BDBG_STRING("HW_ITU_656_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_CLK,
    BDBG_STRING("HW_HDMI_RX0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_BVB_216_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_BVB_216_CLK,
    BDBG_STRING("HW_HDMI_RX0_BVB_216_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_CLK,
    BDBG_STRING("HW_XPT_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_CORE_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_CORE_GISB_CLK,
    BDBG_STRING("HW_XPT_CORE_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_WAKEUP_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_WAKEUP_CLK,
    BDBG_STRING("HW_XPT_WAKEUP_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_TX_CLK,
    BDBG_STRING("HW_HDMI_TX_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_IIC_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_IIC_CLK,
    BDBG_STRING("HW_HDMI_IIC_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_SRAM,
    BDBG_STRING("HW_HDMI_RX0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC0_SRAM,
    BDBG_STRING("HW_M2MC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_V3D_SRAM,
    BDBG_STRING("HW_V3D_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SID_SRAM,
    BDBG_STRING("HW_SID_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RFM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RFM,
    BDBG_STRING("HW_RFM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VIP_SCB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VIP_SCB,
    BDBG_STRING("HW_VIP_SCB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AFEC0_AFEC1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AFEC0_AFEC1,
    BDBG_STRING("HW_AFEC0_AFEC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_FE[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_FE,
    BDBG_STRING("HW_FE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AFEC0_SRAM_AFEC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AFEC0_SRAM_AFEC1_SRAM,
    BDBG_STRING("HW_AFEC0_SRAM_AFEC1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIFMDAC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIFMDAC,
    BDBG_STRING("HW_AIFMDAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIFSAT0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIFSAT0,
    BDBG_STRING("HW_AIFSAT0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_CHAN[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_CHAN,
    BDBG_STRING("HW_CHAN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_FSK_DSEC0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_FSK_DSEC0,
    BDBG_STRING("HW_FSK_DSEC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_DSEC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_DSEC0_SRAM,
    BDBG_STRING("HW_DSEC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_FSK_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_FSK_SRAM,
    BDBG_STRING("HW_FSK_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_LEAP[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_LEAP,
    BDBG_STRING("HW_LEAP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_LEAP_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_LEAP_SRAM,
    BDBG_STRING("HW_LEAP_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SDS0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SDS0,
    BDBG_STRING("HW_SDS0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SDS0_SRAM_SDS1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SDS0_SRAM_SDS1_SRAM,
    BDBG_STRING("HW_SDS0_SRAM_SDS1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SDS1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SDS1,
    BDBG_STRING("HW_SDS1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVX[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_AVX,
    BDBG_STRING("HW_PLL_AVX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL0,
    BDBG_STRING("HW_PLL_VCXO_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL1,
    BDBG_STRING("HW_PLL_VCXO_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SCD0,
    BDBG_STRING("HW_PLL_SCD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SCD1,
    BDBG_STRING("HW_PLL_SCD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_RAAGA,
    BDBG_STRING("HW_PLL_RAAGA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_NETWORK_CH1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_NETWORK_CH1,
    BDBG_STRING("HW_PLL_NETWORK_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_LC_CH4[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_LC_CH4,
    BDBG_STRING("HW_PLL_LC_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD0_CORE_CLK,
    BDBG_STRING("HW_HVD0_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_CPU_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD0_CPU_CLK,
    BDBG_STRING("HW_HVD0_CPU_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_DAC,
    BDBG_STRING("HW_AUD_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_DSP_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RAAGA0_DSP_CLK,
    BDBG_STRING("HW_RAAGA0_DSP_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_TX0_PHY,
    BDBG_STRING("HW_HDMI_TX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_MTSIF_TX0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_MTSIF_TX0,
    BDBG_STRING("HW_MTSIF_TX0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_MTSIF_TX1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_MTSIF_TX1,
    BDBG_STRING("HW_MTSIF_TX1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_RX0_PHY,
    BDBG_STRING("HW_HDMI_RX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_M2MC0,
    BDBG_STRING("HW_M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_V3D,
    BDBG_STRING("HW_V3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SCD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SCD0,
    BDBG_STRING("HW_SCD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SCD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SCD1,
    BDBG_STRING("HW_SCD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SID_CORE_CLK,
    BDBG_STRING("HW_SID_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RFM_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RFM_PHY,
    BDBG_STRING("HW_RFM_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_FSK_FSK_DIG[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_FSK_FSK_DIG,
    BDBG_STRING("HW_FSK_FSK_DIG")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_DUALSDS_SDS0TFEC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_DUALSDS_SDS0TFEC0,
    BDBG_STRING("HW_DUALSDS_SDS0TFEC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_DUALSDS_SDS0TFEC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_DUALSDS_SDS0TFEC1,
    BDBG_STRING("HW_DUALSDS_SDS0TFEC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVX_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVX_CH0,
    BDBG_STRING("HW_PLL_AVX_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_CPU_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_CPU_CH3,
    BDBG_STRING("HW_PLL_CPU_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVX_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVX_CH1,
    BDBG_STRING("HW_PLL_AVX_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_CPU_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_CPU_CH2,
    BDBG_STRING("HW_PLL_CPU_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVX_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVX_CH2,
    BDBG_STRING("HW_PLL_AVX_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVX_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVX_CH3,
    BDBG_STRING("HW_PLL_AVX_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_CPU_CH4[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_CPU_CH4,
    BDBG_STRING("HW_PLL_CPU_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVX_CH4[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVX_CH4,
    BDBG_STRING("HW_PLL_AVX_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_CPU_CH5[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_CPU_CH5,
    BDBG_STRING("HW_PLL_CPU_CH5")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL0,
    BDBG_STRING("HW_AUD_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL1,
    BDBG_STRING("HW_AUD_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH1,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH1,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SCD0_CH0,
    BDBG_STRING("HW_PLL_SCD0_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SCD1_CH0,
    BDBG_STRING("HW_PLL_SCD1_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH0,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_CPU_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_CPU_CH1,
    BDBG_STRING("HW_PLL_CPU_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH1,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH2,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH3,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MX_SID_CORE_SELECT[] = {{
    BCHP_PWR_P_ResourceType_eMux,
    BCHP_PWR_MX_SID_CORE_SELECT,
    BDBG_STRING("MX_SID_CORE_SELECT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MX_HVD_SID0_CPU_SELECT[] = {{
    BCHP_PWR_P_ResourceType_eMux,
    BCHP_PWR_MX_HVD_SID0_CPU_SELECT,
    BDBG_STRING("MX_HVD_SID0_CPU_SELECT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MX_HVD_SID0_CORE_SELECT[] = {{
    BCHP_PWR_P_ResourceType_eMux,
    BCHP_PWR_MX_HVD_SID0_CORE_SELECT,
    BDBG_STRING("MX_HVD_SID0_CORE_SELECT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MX_M2MC0_SELECT[] = {{
    BCHP_PWR_P_ResourceType_eMux,
    BCHP_PWR_MX_M2MC0_SELECT,
    BDBG_STRING("MX_M2MC0_SELECT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MX_V3D_SELECT[] = {{
    BCHP_PWR_P_ResourceType_eMux,
    BCHP_PWR_MX_V3D_SELECT,
    BDBG_STRING("MX_V3D_SELECT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MX_RAAGA0_DSP_SELECT[] = {{
    BCHP_PWR_P_ResourceType_eMux,
    BCHP_PWR_MX_RAAGA0_DSP_SELECT,
    BDBG_STRING("MX_RAAGA0_DSP_SELECT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_AVX_CH0[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_AVX_CH0,
    BDBG_STRING("DV_PLL_AVX_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_AVX_CH1[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_AVX_CH1,
    BDBG_STRING("DV_PLL_AVX_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_AVX_CH2[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_AVX_CH2,
    BDBG_STRING("DV_PLL_AVX_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_AVX_CH3[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_AVX_CH3,
    BDBG_STRING("DV_PLL_AVX_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_AVX_CH4[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_AVX_CH4,
    BDBG_STRING("DV_PLL_AVX_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_CPU_CH2[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_CPU_CH2,
    BDBG_STRING("DV_PLL_CPU_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_CPU_CH3[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_CPU_CH3,
    BDBG_STRING("DV_PLL_CPU_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_CPU_CH4[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_CPU_CH4,
    BDBG_STRING("DV_PLL_CPU_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_CPU_CH5[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_CPU_CH5,
    BDBG_STRING("DV_PLL_CPU_CH5")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH0[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_RAAGA_PLL_CH0,
    BDBG_STRING("DV_PLL_RAAGA_PLL_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_CPU_CH1[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_CPU_CH1,
    BDBG_STRING("DV_PLL_CPU_CH1")
}};

/* List of resources */
const BCHP_PWR_P_Resource* const BCHP_PWR_P_ResourceList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_AUD_DAC,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_RAAGA0_CLK,
    BCHP_PWR_P_Resource_RAAGA0_DSP,
    BCHP_PWR_P_Resource_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    BCHP_PWR_P_Resource_MTSIF_TX0,
    BCHP_PWR_P_Resource_MTSIF_TX1,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_PHY,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_HDMI_RX0,
    BCHP_PWR_P_Resource_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC_SRAM,
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_HSM,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_RFM_PHY,
    BCHP_PWR_P_Resource_VIP,
    BCHP_PWR_P_Resource_AFEC0,
    BCHP_PWR_P_Resource_AFEC0_SRAM,
    BCHP_PWR_P_Resource_AFEC1,
    BCHP_PWR_P_Resource_AFEC1_SRAM,
    BCHP_PWR_P_Resource_AIFMDAC,
    BCHP_PWR_P_Resource_AIFSAT0,
    BCHP_PWR_P_Resource_CHAN,
    BCHP_PWR_P_Resource_DSEC0,
    BCHP_PWR_P_Resource_DSEC0_SRAM,
    BCHP_PWR_P_Resource_FSK,
    BCHP_PWR_P_Resource_FSK_SRAM,
    BCHP_PWR_P_Resource_LEAP,
    BCHP_PWR_P_Resource_LEAP_SRAM,
    BCHP_PWR_P_Resource_SDS0,
    BCHP_PWR_P_Resource_SDS0_SRAM,
    BCHP_PWR_P_Resource_SDS1,
    BCHP_PWR_P_Resource_SDS1_SRAM,
    BCHP_PWR_P_Resource_TFEC0,
    BCHP_PWR_P_Resource_TFEC1,
    BCHP_PWR_P_Resource_XPT_DEMOD,
    BCHP_PWR_P_Resource_AUD_PLL0,
    BCHP_PWR_P_Resource_AUD_PLL1,
    BCHP_PWR_P_Resource_BINT_OPEN,
    BCHP_PWR_P_Resource_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Resource_SECURE_ACCESS,
    BCHP_PWR_P_Resource_HW_HVD0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SCB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_108_54_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SRAM,
    BCHP_PWR_P_Resource_HW_AIO_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    BCHP_PWR_P_Resource_HW_AUD_DAC,
    BCHP_PWR_P_Resource_HW_RAAGA0_SCB_54_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_HW_BVN_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    BCHP_PWR_P_Resource_HW_VDC_DAC,
    BCHP_PWR_P_Resource_HW_VEC_CLK,
    BCHP_PWR_P_Resource_HW_VEC_BVB_216_CLK,
    BCHP_PWR_P_Resource_HW_VIP_BVB,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    BCHP_PWR_P_Resource_HW_ITU_656_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_BVB_216_CLK,
    BCHP_PWR_P_Resource_HW_XPT_CLK,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB_CLK,
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP_CLK,
    BCHP_PWR_P_Resource_HW_MTSIF_TX0,
    BCHP_PWR_P_Resource_HW_MTSIF_TX1,
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_IIC_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    BCHP_PWR_P_Resource_HW_M2MC0,
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    BCHP_PWR_P_Resource_HW_V3D,
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    BCHP_PWR_P_Resource_HW_SCD0,
    BCHP_PWR_P_Resource_HW_SCD1,
    BCHP_PWR_P_Resource_HW_SID_CORE_CLK,
    BCHP_PWR_P_Resource_HW_SID_SRAM,
    BCHP_PWR_P_Resource_HW_RFM,
    BCHP_PWR_P_Resource_HW_RFM_PHY,
    BCHP_PWR_P_Resource_HW_VIP_SCB,
    BCHP_PWR_P_Resource_HW_AFEC0_AFEC1,
    BCHP_PWR_P_Resource_HW_FE,
    BCHP_PWR_P_Resource_HW_AFEC0_SRAM_AFEC1_SRAM,
    BCHP_PWR_P_Resource_HW_AIFMDAC,
    BCHP_PWR_P_Resource_HW_AIFSAT0,
    BCHP_PWR_P_Resource_HW_CHAN,
    BCHP_PWR_P_Resource_HW_FSK_DSEC0,
    BCHP_PWR_P_Resource_HW_FSK_FSK_DIG,
    BCHP_PWR_P_Resource_HW_DSEC0_SRAM,
    BCHP_PWR_P_Resource_HW_FSK_SRAM,
    BCHP_PWR_P_Resource_HW_LEAP,
    BCHP_PWR_P_Resource_HW_LEAP_SRAM,
    BCHP_PWR_P_Resource_HW_SDS0,
    BCHP_PWR_P_Resource_HW_SDS0_SRAM_SDS1_SRAM,
    BCHP_PWR_P_Resource_HW_SDS1,
    BCHP_PWR_P_Resource_HW_DUALSDS_SDS0TFEC0,
    BCHP_PWR_P_Resource_HW_DUALSDS_SDS0TFEC1,
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH0,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH3,
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH1,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH2,
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH2,
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH3,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH4,
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH4,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH5,
    BCHP_PWR_P_Resource_HW_PLL_AVX,
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SCD0,
    BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SCD1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH2,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH3,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    BCHP_PWR_P_Resource_HW_PLL_NETWORK_CH1,
    BCHP_PWR_P_Resource_HW_PLL_LC_CH4,
    BCHP_PWR_P_Resource_MX_SID_CORE_SELECT,
    BCHP_PWR_P_Resource_MX_HVD_SID0_CPU_SELECT,
    BCHP_PWR_P_Resource_MX_HVD_SID0_CORE_SELECT,
    BCHP_PWR_P_Resource_MX_M2MC0_SELECT,
    BCHP_PWR_P_Resource_MX_V3D_SELECT,
    BCHP_PWR_P_Resource_MX_RAAGA0_DSP_SELECT,
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH0,
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH1,
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH2,
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH3,
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH4,
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH2,
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH3,
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH4,
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH5,
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH1,
};

/* Coded dependencies */
static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD[] = {
    BCHP_PWR_P_Resource_AVD0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0[] = {
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0_CLK[] = {
    BCHP_PWR_P_Resource_HW_HVD0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SCB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_108_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0_PWR[] = {
    BCHP_PWR_P_Resource_HW_HVD0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_AIO[] = {
    BCHP_PWR_P_Resource_HW_AIO_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_DAC[] = {
    BCHP_PWR_P_Resource_HW_AUD_DAC,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA[] = {
    BCHP_PWR_P_Resource_RAAGA0_CLK,
    BCHP_PWR_P_Resource_RAAGA0_DSP,
    BCHP_PWR_P_Resource_RAAGA0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_CLK[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_SCB_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_DSP[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC[] = {
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_BVN[] = {
    BCHP_PWR_P_Resource_HW_BVN_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_DAC[] = {
    BCHP_PWR_P_Resource_HW_VDC_DAC,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_VEC[] = {
    BCHP_PWR_P_Resource_HW_VEC_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VEC_BVB_216_CLK,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    BCHP_PWR_P_Resource_HW_VIP_BVB,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_656_OUT[] = {
    BCHP_PWR_P_Resource_HW_ITU_656_CLK,
    BCHP_PWR_P_Resource_HW_VEC_BVB_216_CLK,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_HDMI_TX_PHY0[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_HDMI_RX_CLK0[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_BVB_216_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT[] = {
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PARSER[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PLAYBACK[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_RAVE[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PACKETSUB[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_REMUX[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_WAKEUP[] = {
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_XMEMIF[] = {
    BCHP_PWR_P_Resource_HW_XPT_CLK,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MTSIF_TX0[] = {
    BCHP_PWR_P_Resource_HW_MTSIF_TX0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MTSIF_TX1[] = {
    BCHP_PWR_P_Resource_HW_MTSIF_TX1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX[] = {
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_IIC_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX[] = {
    BCHP_PWR_P_Resource_HDMI_RX0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0[] = {
    BCHP_PWR_P_Resource_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HDMI_RX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_BVB_216_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC[] = {
    BCHP_PWR_P_Resource_M2MC0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_M2MC0,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC_SRAM[] = {
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_GRAPHICS3D[] = {
    BCHP_PWR_P_Resource_HW_V3D,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_GRAPHICS3D_SRAM[] = {
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HSM[] = {
    BCHP_PWR_P_Resource_DMA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DMA[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD[] = {
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD0[] = {
    BCHP_PWR_P_Resource_HW_SCD0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD1[] = {
    BCHP_PWR_P_Resource_HW_SCD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SID[] = {
    BCHP_PWR_P_Resource_HW_SID_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SCB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SID_SRAM[] = {
    BCHP_PWR_P_Resource_HW_SID_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RFM[] = {
    BCHP_PWR_P_Resource_HW_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RFM_PHY[] = {
    BCHP_PWR_P_Resource_HW_RFM_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VIP[] = {
    BCHP_PWR_P_Resource_HW_VIP_BVB,
    BCHP_PWR_P_Resource_HW_VIP_SCB,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AFEC0[] = {
    BCHP_PWR_P_Resource_HW_AFEC0_AFEC1,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AFEC0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_AFEC0_SRAM_AFEC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AFEC1[] = {
    BCHP_PWR_P_Resource_HW_AFEC0_AFEC1,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AFEC1_SRAM[] = {
    BCHP_PWR_P_Resource_HW_AFEC0_SRAM_AFEC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AIFMDAC[] = {
    BCHP_PWR_P_Resource_HW_AIFMDAC,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AIFSAT0[] = {
    BCHP_PWR_P_Resource_HW_AIFSAT0,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_CHAN[] = {
    BCHP_PWR_P_Resource_HW_CHAN,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DSEC0[] = {
    BCHP_PWR_P_Resource_HW_FSK_DSEC0,
    BCHP_PWR_P_Resource_HW_FSK_FSK_DIG,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DSEC0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_DSEC0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_FSK[] = {
    BCHP_PWR_P_Resource_HW_FSK_DSEC0,
    BCHP_PWR_P_Resource_HW_FSK_FSK_DIG,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_FSK_SRAM[] = {
    BCHP_PWR_P_Resource_HW_FSK_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_LEAP[] = {
    BCHP_PWR_P_Resource_HW_LEAP,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_LEAP_SRAM[] = {
    BCHP_PWR_P_Resource_HW_LEAP_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SDS0[] = {
    BCHP_PWR_P_Resource_HW_FE,
    BCHP_PWR_P_Resource_HW_SDS0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SDS0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_SDS0_SRAM_SDS1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SDS1[] = {
    BCHP_PWR_P_Resource_HW_FE,
    BCHP_PWR_P_Resource_HW_SDS1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SDS1_SRAM[] = {
    BCHP_PWR_P_Resource_HW_SDS0_SRAM_SDS1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_TFEC0[] = {
    BCHP_PWR_P_Resource_HW_DUALSDS_SDS0TFEC0,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_TFEC1[] = {
    BCHP_PWR_P_Resource_HW_DUALSDS_SDS0TFEC1,
    BCHP_PWR_P_Resource_HW_FE,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_DEMOD[] = {
    BCHP_PWR_P_Resource_HW_FE,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_BINT_OPEN[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_AFEC0,
    BCHP_PWR_P_Resource_AFEC1,
    BCHP_PWR_P_Resource_AIFMDAC,
    BCHP_PWR_P_Resource_AIFSAT0,
    BCHP_PWR_P_Resource_CHAN,
    BCHP_PWR_P_Resource_DSEC0,
    BCHP_PWR_P_Resource_FSK,
    BCHP_PWR_P_Resource_LEAP,
    BCHP_PWR_P_Resource_SDS0,
    BCHP_PWR_P_Resource_SDS1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MAGNUM_CONTROLLED[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_AUD_PLL0,
    BCHP_PWR_P_Resource_AUD_PLL1,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_AUD_DAC,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_M2MC_SRAM,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_RFM_PHY,
    BCHP_PWR_P_Resource_AFEC0,
    BCHP_PWR_P_Resource_AFEC1,
    BCHP_PWR_P_Resource_AFEC0_SRAM,
    BCHP_PWR_P_Resource_AFEC1_SRAM,
    BCHP_PWR_P_Resource_AIFMDAC,
    BCHP_PWR_P_Resource_AIFSAT0,
    BCHP_PWR_P_Resource_CHAN,
    BCHP_PWR_P_Resource_LEAP,
    BCHP_PWR_P_Resource_LEAP_SRAM,
    BCHP_PWR_P_Resource_DSEC0,
    BCHP_PWR_P_Resource_DSEC0_SRAM,
    BCHP_PWR_P_Resource_FSK,
    BCHP_PWR_P_Resource_FSK_SRAM,
    BCHP_PWR_P_Resource_SDS0,
    BCHP_PWR_P_Resource_SDS0_SRAM,
    BCHP_PWR_P_Resource_SDS1,
    BCHP_PWR_P_Resource_SDS1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SECURE_ACCESS[] = {
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_BVB_216_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD0_CORE_CLK[] = {
    BCHP_PWR_P_Resource_MX_HVD_SID0_CORE_SELECT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD0_CPU_CLK[] = {
    BCHP_PWR_P_Resource_MX_HVD_SID0_CPU_SELECT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_DAC[] = {
    BCHP_PWR_P_Resource_HW_AIO_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RAAGA0_DSP_CLK[] = {
    BCHP_PWR_P_Resource_MX_RAAGA0_DSP_SELECT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_TX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_MTSIF_TX0[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_MTSIF_TX1[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_RX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_BVB_216_CLK,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_M2MC0[] = {
    BCHP_PWR_P_Resource_MX_M2MC0_SELECT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_V3D[] = {
    BCHP_PWR_P_Resource_MX_V3D_SELECT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SCD0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SCD1[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SID_CORE_CLK[] = {
    BCHP_PWR_P_Resource_MX_SID_CORE_SELECT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RFM_PHY[] = {
    BCHP_PWR_P_Resource_HW_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_FSK_FSK_DIG[] = {
    BCHP_PWR_P_Resource_HW_PLL_LC_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_DUALSDS_SDS0TFEC0[] = {
    BCHP_PWR_P_Resource_HW_PLL_NETWORK_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_DUALSDS_SDS0TFEC1[] = {
    BCHP_PWR_P_Resource_HW_PLL_NETWORK_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_AVX_CH0[] = {
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_CPU_CH3[] = {
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_AVX_CH1[] = {
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_CPU_CH2[] = {
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_AVX_CH2[] = {
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_AVX_CH3[] = {
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_CPU_CH4[] = {
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_AVX_CH4[] = {
    BCHP_PWR_P_Resource_DV_PLL_AVX_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_CPU_CH5[] = {
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH5,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_AIO_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_AIO_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_108_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VEC_AIO_54_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SCD0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SCD1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH0[] = {
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_CPU_CH1[] = {
    BCHP_PWR_P_Resource_DV_PLL_CPU_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH3[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MX_SID_CORE_SELECT[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH0,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MX_HVD_SID0_CPU_SELECT[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH1,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MX_HVD_SID0_CORE_SELECT[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH2,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MX_M2MC0_SELECT[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH3,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MX_V3D_SELECT[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX_CH4,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH5,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MX_RAAGA0_DSP_SELECT[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Resource_HW_PLL_CPU_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_AVX_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_AVX_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_AVX_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_AVX_CH3[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_AVX_CH4[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

/* List of coded dependencies */
const BCHP_PWR_P_Resource* const * const BCHP_PWR_P_DependList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Depend_AVD,
    BCHP_PWR_P_Depend_AVD0,
    BCHP_PWR_P_Depend_AVD0_CLK,
    BCHP_PWR_P_Depend_AVD0_PWR,
    BCHP_PWR_P_Depend_AUD_AIO,
    BCHP_PWR_P_Depend_AUD_DAC,
    BCHP_PWR_P_Depend_RAAGA,
    BCHP_PWR_P_Depend_RAAGA0_CLK,
    BCHP_PWR_P_Depend_RAAGA0_DSP,
    BCHP_PWR_P_Depend_RAAGA0_SRAM,
    BCHP_PWR_P_Depend_VDC,
    BCHP_PWR_P_Depend_BVN,
    BCHP_PWR_P_Depend_VDC_DAC,
    BCHP_PWR_P_Depend_VDC_VEC,
    BCHP_PWR_P_Depend_VDC_656_OUT,
    BCHP_PWR_P_Depend_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Depend_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Depend_XPT,
    BCHP_PWR_P_Depend_XPT_PARSER,
    BCHP_PWR_P_Depend_XPT_PLAYBACK,
    BCHP_PWR_P_Depend_XPT_RAVE,
    BCHP_PWR_P_Depend_XPT_PACKETSUB,
    BCHP_PWR_P_Depend_XPT_REMUX,
    BCHP_PWR_P_Depend_XPT_WAKEUP,
    BCHP_PWR_P_Depend_XPT_XMEMIF,
    BCHP_PWR_P_Depend_MTSIF_TX0,
    BCHP_PWR_P_Depend_MTSIF_TX1,
    BCHP_PWR_P_Depend_HDMI_TX,
    BCHP_PWR_P_Depend_HDMI_TX_CLK,
    BCHP_PWR_P_Depend_HDMI_TX_PHY,
    BCHP_PWR_P_Depend_HDMI_RX,
    BCHP_PWR_P_Depend_HDMI_RX0,
    BCHP_PWR_P_Depend_HDMI_RX0_CLK,
    BCHP_PWR_P_Depend_HDMI_RX0_PHY,
    BCHP_PWR_P_Depend_M2MC,
    BCHP_PWR_P_Depend_M2MC0,
    BCHP_PWR_P_Depend_M2MC_SRAM,
    BCHP_PWR_P_Depend_M2MC0_SRAM,
    BCHP_PWR_P_Depend_GRAPHICS3D,
    BCHP_PWR_P_Depend_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Depend_HSM,
    BCHP_PWR_P_Depend_DMA,
    BCHP_PWR_P_Depend_SMARTCARD,
    BCHP_PWR_P_Depend_SMARTCARD0,
    BCHP_PWR_P_Depend_SMARTCARD1,
    BCHP_PWR_P_Depend_SID,
    BCHP_PWR_P_Depend_SID_SRAM,
    BCHP_PWR_P_Depend_RFM,
    BCHP_PWR_P_Depend_RFM_PHY,
    BCHP_PWR_P_Depend_VIP,
    BCHP_PWR_P_Depend_AFEC0,
    BCHP_PWR_P_Depend_AFEC0_SRAM,
    BCHP_PWR_P_Depend_AFEC1,
    BCHP_PWR_P_Depend_AFEC1_SRAM,
    BCHP_PWR_P_Depend_AIFMDAC,
    BCHP_PWR_P_Depend_AIFSAT0,
    BCHP_PWR_P_Depend_CHAN,
    BCHP_PWR_P_Depend_DSEC0,
    BCHP_PWR_P_Depend_DSEC0_SRAM,
    BCHP_PWR_P_Depend_FSK,
    BCHP_PWR_P_Depend_FSK_SRAM,
    BCHP_PWR_P_Depend_LEAP,
    BCHP_PWR_P_Depend_LEAP_SRAM,
    BCHP_PWR_P_Depend_SDS0,
    BCHP_PWR_P_Depend_SDS0_SRAM,
    BCHP_PWR_P_Depend_SDS1,
    BCHP_PWR_P_Depend_SDS1_SRAM,
    BCHP_PWR_P_Depend_TFEC0,
    BCHP_PWR_P_Depend_TFEC1,
    BCHP_PWR_P_Depend_XPT_DEMOD,
    BCHP_PWR_P_Depend_AUD_PLL0,
    BCHP_PWR_P_Depend_AUD_PLL1,
    BCHP_PWR_P_Depend_BINT_OPEN,
    BCHP_PWR_P_Depend_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Depend_SECURE_ACCESS,
    BCHP_PWR_P_Depend_HW_HVD0_CORE_CLK,
    BCHP_PWR_P_Depend_HW_HVD0_CPU_CLK,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_AUD_DAC,
    NULL,
    BCHP_PWR_P_Depend_HW_RAAGA0_DSP_CLK,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_TX0_PHY,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_MTSIF_TX0,
    BCHP_PWR_P_Depend_HW_MTSIF_TX1,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_RX0_PHY,
    NULL,
    BCHP_PWR_P_Depend_HW_M2MC0,
    NULL,
    BCHP_PWR_P_Depend_HW_V3D,
    NULL,
    BCHP_PWR_P_Depend_HW_SCD0,
    BCHP_PWR_P_Depend_HW_SCD1,
    BCHP_PWR_P_Depend_HW_SID_CORE_CLK,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_RFM_PHY,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_FSK_FSK_DIG,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_DUALSDS_SDS0TFEC0,
    BCHP_PWR_P_Depend_HW_DUALSDS_SDS0TFEC1,
    BCHP_PWR_P_Depend_HW_PLL_AVX_CH0,
    BCHP_PWR_P_Depend_HW_PLL_CPU_CH3,
    BCHP_PWR_P_Depend_HW_PLL_AVX_CH1,
    BCHP_PWR_P_Depend_HW_PLL_CPU_CH2,
    BCHP_PWR_P_Depend_HW_PLL_AVX_CH2,
    BCHP_PWR_P_Depend_HW_PLL_AVX_CH3,
    BCHP_PWR_P_Depend_HW_PLL_CPU_CH4,
    BCHP_PWR_P_Depend_HW_PLL_AVX_CH4,
    BCHP_PWR_P_Depend_HW_PLL_CPU_CH5,
    NULL,
    BCHP_PWR_P_Depend_HW_AUD_PLL0,
    BCHP_PWR_P_Depend_HW_AUD_PLL1,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH1,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH1,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SCD0_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SCD1_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Depend_HW_PLL_CPU_CH1,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH2,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH3,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_MX_SID_CORE_SELECT,
    BCHP_PWR_P_Depend_MX_HVD_SID0_CPU_SELECT,
    BCHP_PWR_P_Depend_MX_HVD_SID0_CORE_SELECT,
    BCHP_PWR_P_Depend_MX_M2MC0_SELECT,
    BCHP_PWR_P_Depend_MX_V3D_SELECT,
    BCHP_PWR_P_Depend_MX_RAAGA0_DSP_SELECT,
    BCHP_PWR_P_Depend_DV_PLL_AVX_CH0,
    BCHP_PWR_P_Depend_DV_PLL_AVX_CH1,
    BCHP_PWR_P_Depend_DV_PLL_AVX_CH2,
    BCHP_PWR_P_Depend_DV_PLL_AVX_CH3,
    BCHP_PWR_P_Depend_DV_PLL_AVX_CH4,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH0,
    NULL,
};

#include "bchp_pwr_impl.c"
#include "bchp_pwr_common.c"

void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate)
{
    switch(id) {
        case BCHP_PWR_HW_HVD0_CORE_CLK:
            BCHP_PWR_P_HW_HVD0_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_CPU_CLK:
            BCHP_PWR_P_HW_HVD0_CPU_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_SCB_CLK:
            BCHP_PWR_P_HW_HVD0_SCB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_GISB_CLK:
            BCHP_PWR_P_HW_HVD0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_108_54_CLK:
            BCHP_PWR_P_HW_HVD0_108_54_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_SRAM:
            BCHP_PWR_P_HW_HVD0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO_CLK:
            BCHP_PWR_P_HW_AIO_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_108_CLK:
            BCHP_PWR_P_HW_RAAGA0_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_GISB_CLK:
            BCHP_PWR_P_HW_RAAGA0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_AIO_54_CLK:
            BCHP_PWR_P_HW_VEC_AIO_54_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO_SRAM:
            BCHP_PWR_P_HW_AIO_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_DAC:
            BCHP_PWR_P_HW_AUD_DAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_SCB_54_CLK:
            BCHP_PWR_P_HW_RAAGA0_SCB_54_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_DSP_CLK:
            BCHP_PWR_P_HW_RAAGA0_DSP_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_SRAM:
            BCHP_PWR_P_HW_RAAGA0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_CLK:
            BCHP_PWR_P_HW_BVN_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_BVB_GISB_CLK:
            BCHP_PWR_P_HW_BVN_BVB_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_SRAM:
            BCHP_PWR_P_HW_BVN_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VDC_DAC:
            BCHP_PWR_P_HW_VDC_DAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_CLK:
            BCHP_PWR_P_HW_VEC_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_BVB_216_CLK:
            BCHP_PWR_P_HW_VEC_BVB_216_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VIP_BVB:
            BCHP_PWR_P_HW_VIP_BVB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_SRAM:
            BCHP_PWR_P_HW_VEC_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_ITU_656_CLK:
            BCHP_PWR_P_HW_ITU_656_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX0_PHY:
            BCHP_PWR_P_HW_HDMI_TX0_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_CLK:
            BCHP_PWR_P_HW_HDMI_RX0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_BVB_216_CLK:
            BCHP_PWR_P_HW_HDMI_RX0_BVB_216_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_CLK:
            BCHP_PWR_P_HW_XPT_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_CORE_GISB_CLK:
            BCHP_PWR_P_HW_XPT_CORE_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_WAKEUP_CLK:
            BCHP_PWR_P_HW_XPT_WAKEUP_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_MTSIF_TX0:
            BCHP_PWR_P_HW_MTSIF_TX0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_MTSIF_TX1:
            BCHP_PWR_P_HW_MTSIF_TX1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_CLK:
            BCHP_PWR_P_HW_HDMI_TX_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_IIC_CLK:
            BCHP_PWR_P_HW_HDMI_IIC_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_PHY:
            BCHP_PWR_P_HW_HDMI_RX0_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_SRAM:
            BCHP_PWR_P_HW_HDMI_RX0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0:
            BCHP_PWR_P_HW_M2MC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0_SRAM:
            BCHP_PWR_P_HW_M2MC0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D:
            BCHP_PWR_P_HW_V3D_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D_SRAM:
            BCHP_PWR_P_HW_V3D_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SCD0:
            BCHP_PWR_P_HW_SCD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SCD1:
            BCHP_PWR_P_HW_SCD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID_CORE_CLK:
            BCHP_PWR_P_HW_SID_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID_SRAM:
            BCHP_PWR_P_HW_SID_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RFM:
            BCHP_PWR_P_HW_RFM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RFM_PHY:
            BCHP_PWR_P_HW_RFM_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VIP_SCB:
            BCHP_PWR_P_HW_VIP_SCB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AFEC0_AFEC1:
            BCHP_PWR_P_HW_AFEC0_AFEC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_FE:
            BCHP_PWR_P_HW_FE_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AFEC0_SRAM_AFEC1_SRAM:
            BCHP_PWR_P_HW_AFEC0_SRAM_AFEC1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIFMDAC:
            BCHP_PWR_P_HW_AIFMDAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIFSAT0:
            BCHP_PWR_P_HW_AIFSAT0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_CHAN:
            BCHP_PWR_P_HW_CHAN_Control(handle, activate);
            break;
        case BCHP_PWR_HW_FSK_DSEC0:
            BCHP_PWR_P_HW_FSK_DSEC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_FSK_FSK_DIG:
            BCHP_PWR_P_HW_FSK_FSK_DIG_Control(handle, activate);
            break;
        case BCHP_PWR_HW_DSEC0_SRAM:
            BCHP_PWR_P_HW_DSEC0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_FSK_SRAM:
            BCHP_PWR_P_HW_FSK_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_LEAP:
            BCHP_PWR_P_HW_LEAP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_LEAP_SRAM:
            BCHP_PWR_P_HW_LEAP_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SDS0:
            BCHP_PWR_P_HW_SDS0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SDS0_SRAM_SDS1_SRAM:
            BCHP_PWR_P_HW_SDS0_SRAM_SDS1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SDS1:
            BCHP_PWR_P_HW_SDS1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_DUALSDS_SDS0TFEC0:
            BCHP_PWR_P_HW_DUALSDS_SDS0TFEC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_DUALSDS_SDS0TFEC1:
            BCHP_PWR_P_HW_DUALSDS_SDS0TFEC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVX_CH0:
            BCHP_PWR_P_HW_PLL_AVX_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_CPU_CH3:
            BCHP_PWR_P_HW_PLL_CPU_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVX_CH1:
            BCHP_PWR_P_HW_PLL_AVX_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_CPU_CH2:
            BCHP_PWR_P_HW_PLL_CPU_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVX_CH2:
            BCHP_PWR_P_HW_PLL_AVX_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVX_CH3:
            BCHP_PWR_P_HW_PLL_AVX_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_CPU_CH4:
            BCHP_PWR_P_HW_PLL_CPU_CH4_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVX_CH4:
            BCHP_PWR_P_HW_PLL_AVX_CH4_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_CPU_CH5:
            BCHP_PWR_P_HW_PLL_CPU_CH5_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVX:
            BCHP_PWR_P_HW_PLL_AVX_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL0:
            BCHP_PWR_P_HW_AUD_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL1:
            BCHP_PWR_P_HW_AUD_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD0_CH0:
            BCHP_PWR_P_HW_PLL_SCD0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD0:
            BCHP_PWR_P_HW_PLL_SCD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD1_CH0:
            BCHP_PWR_P_HW_PLL_SCD1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD1:
            BCHP_PWR_P_HW_PLL_SCD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH0:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_CPU_CH1:
            BCHP_PWR_P_HW_PLL_CPU_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH1:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH2:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH3:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA:
            BCHP_PWR_P_HW_PLL_RAAGA_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_NETWORK_CH1:
            BCHP_PWR_P_HW_PLL_NETWORK_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_LC_CH4:
            BCHP_PWR_P_HW_PLL_LC_CH4_Control(handle, activate);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate)
{
    BCHP_PWR_P_HW_ControlId(handle, resource->id, activate);
}

void BCHP_PWR_P_MUX_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mux, bool set)
{

    switch(resource->id) {
        case BCHP_PWR_MX_SID_CORE_SELECT:
            BCHP_PWR_P_MX_SID_CORE_SELECT_Control(handle, mux, set);
            break;
        case BCHP_PWR_MX_HVD_SID0_CPU_SELECT:
            BCHP_PWR_P_MX_HVD_SID0_CPU_SELECT_Control(handle, mux, set);
            break;
        case BCHP_PWR_MX_HVD_SID0_CORE_SELECT:
            BCHP_PWR_P_MX_HVD_SID0_CORE_SELECT_Control(handle, mux, set);
            break;
        case BCHP_PWR_MX_M2MC0_SELECT:
            BCHP_PWR_P_MX_M2MC0_SELECT_Control(handle, mux, set);
            break;
        case BCHP_PWR_MX_V3D_SELECT:
            BCHP_PWR_P_MX_V3D_SELECT_Control(handle, mux, set);
            break;
        case BCHP_PWR_MX_RAAGA0_DSP_SELECT:
            BCHP_PWR_P_MX_RAAGA0_DSP_SELECT_Control(handle, mux, set);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

void BCHP_PWR_P_DIV_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{

    switch(resource->id) {
        case BCHP_PWR_DV_PLL_AVX_CH0:
            BCHP_PWR_P_DV_PLL_AVX_CH0_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_AVX_CH1:
            BCHP_PWR_P_DV_PLL_AVX_CH1_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_AVX_CH2:
            BCHP_PWR_P_DV_PLL_AVX_CH2_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_AVX_CH3:
            BCHP_PWR_P_DV_PLL_AVX_CH3_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_AVX_CH4:
            BCHP_PWR_P_DV_PLL_AVX_CH4_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_CPU_CH2:
            BCHP_PWR_P_DV_PLL_CPU_CH2_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_CPU_CH3:
            BCHP_PWR_P_DV_PLL_CPU_CH3_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_CPU_CH4:
            BCHP_PWR_P_DV_PLL_CPU_CH4_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_CPU_CH5:
            BCHP_PWR_P_DV_PLL_CPU_CH5_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_RAAGA_PLL_CH0:
            BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH0_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_CPU_CH1:
            BCHP_PWR_P_DV_PLL_CPU_CH1_Control(handle, mult, prediv, postdiv, set);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_AVX_CH0[] = {{167,3,9},{167,3,144}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_AVX_CH1[] = {{167,3,7},{167,3,112}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_AVX_CH2[] = {{167,3,9},{167,3,144}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_AVX_CH3[] = {{167,3,6},{167,3,96}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_AVX_CH4[] = {{167,3,8},{167,3,128}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_CPU_CH1[] = {{167,3,7},{167,3,112}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_CPU_CH2[] = {{167,3,11},{167,3,176}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_CPU_CH3[] = {{167,3,13},{167,3,208}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_CPU_CH4[] = {{167,3,9},{167,3,36}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_CPU_CH5[] = {{167,3,9},{167,3,72}};
const BCHP_PWR_P_DivTable BCHP_PWR_P_DivTable_DV_PLL_RAAGA_PLL_CH0[] = {{120,2,5},{120,2,80}};

const BCHP_PWR_P_FreqMap BCHP_PWR_P_FreqMapList[BCHP_PWR_P_NUM_DIVS] = {
    {BCHP_PWR_DV_PLL_AVX_CH0, BCHP_PWR_P_DivTable_DV_PLL_AVX_CH0},
    {BCHP_PWR_DV_PLL_AVX_CH1, BCHP_PWR_P_DivTable_DV_PLL_AVX_CH1},
    {BCHP_PWR_DV_PLL_AVX_CH2, BCHP_PWR_P_DivTable_DV_PLL_AVX_CH2},
    {BCHP_PWR_DV_PLL_AVX_CH3, BCHP_PWR_P_DivTable_DV_PLL_AVX_CH3},
    {BCHP_PWR_DV_PLL_AVX_CH4, BCHP_PWR_P_DivTable_DV_PLL_AVX_CH4},
    {BCHP_PWR_DV_PLL_CPU_CH1, BCHP_PWR_P_DivTable_DV_PLL_CPU_CH1},
    {BCHP_PWR_DV_PLL_CPU_CH2, BCHP_PWR_P_DivTable_DV_PLL_CPU_CH2},
    {BCHP_PWR_DV_PLL_CPU_CH3, BCHP_PWR_P_DivTable_DV_PLL_CPU_CH3},
    {BCHP_PWR_DV_PLL_CPU_CH4, BCHP_PWR_P_DivTable_DV_PLL_CPU_CH4},
    {BCHP_PWR_DV_PLL_CPU_CH5, BCHP_PWR_P_DivTable_DV_PLL_CPU_CH5},
    {BCHP_PWR_DV_PLL_RAAGA_PLL_CH0, BCHP_PWR_P_DivTable_DV_PLL_RAAGA_PLL_CH0},
};
