

================================================================
== Synthesis Summary Report of 'sparse'
================================================================
+ General Information: 
    * Date:           Sun Jun  9 10:52:48 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Sparse_HLS.prj
    * Solution:       sol (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+-------------+-----+
    |                                 Modules                                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |            |             |     |
    |                                 & Loops                                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+-------------+-----+
    |+ sparse*                                                               |     -|  0.00|        -|          -|         -|        -|     -|  dataflow|  89 (14%)|  236 (13%)|  10075 (2%)|  28991 (12%)|    -|
    | + entry_proc                                                           |     -|  5.42|        0|      0.000|         -|        0|     -|        no|         -|          -|     3 (~0%)|     47 (~0%)|    -|
    | + Block_entry4_proc                                                    |     -|  7.30|        0|      0.000|         -|        0|     -|        no|         -|          -|    83 (~0%)|     38 (~0%)|    -|
    | + load_ap_uint_256_ap_int_8_ap_int_8_32u_s                             |     -|  0.00|        -|          -|         -|        -|     -|        no|   17 (2%)|    6 (~0%)|  1716 (~0%)|   1613 (~0%)|    -|
    |  o VITIS_LOOP_28_1                                                     |     -|  7.30|        -|          -|         3|        -|     -|        no|         -|          -|           -|            -|    -|
    |  o VITIS_LOOP_32_2                                                     |     -|  7.30|        -|          -|         3|        -|     -|        no|         -|          -|           -|            -|    -|
    |  o VITIS_LOOP_36_3                                                     |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|          -|           -|            -|    -|
    |   o VITIS_LOOP_41_4                                                    |     -|  7.30|        -|          -|         2|        -|     -|        no|         -|          -|           -|            -|    -|
    |  o VITIS_LOOP_52_5                                                     |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|          -|           -|            -|    -|
    |   o VITIS_LOOP_54_6                                                    |     -|  7.30|        -|          -|         3|        -|     -|        no|         -|          -|           -|            -|    -|
    |   o VITIS_LOOP_60_7                                                    |     -|  7.30|        -|          -|         2|        -|     -|        no|         -|          -|           -|            -|    -|
    | + mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s                    |     -|  3.62|        -|          -|         -|        -|     -|        no|         -|          -|   966 (~0%)|   2283 (~0%)|    -|
    |  o VITIS_LOOP_79_1                                                     |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|          -|           -|            -|    -|
    |   o VITIS_LOOP_81_2                                                    |     -|  7.30|        -|          -|       257|        -|     -|        no|         -|          -|           -|            -|    -|
    |    o VITIS_LOOP_87_3                                                   |     -|  7.30|      255|  2.550e+03|         1|        -|   255|        no|         -|          -|           -|            -|    -|
    | + quant_ap_uint_256_ap_int_32_ap_int_8_32u_s                           |     -|  0.30|        -|          -|         -|        -|     -|        no|         -|  227 (13%)|  3427 (~0%)|   20377 (8%)|    -|
    |  + quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_113_1  |     -|  0.30|        -|          -|         -|        -|     -|        no|         -|  224 (12%)|  3234 (~0%)|   19853 (8%)|    -|
    |   o VITIS_LOOP_113_1                                                   |     -|  7.30|        -|          -|         4|        1|     -|       yes|         -|          -|           -|            -|    -|
    | + store_ap_uint_256_ap_int_8_ap_int_8_32u_s                            |     -|  0.00|        -|          -|         -|        -|     -|        no|         -|    3 (~0%)|   473 (~0%)|    661 (~0%)|    -|
    |  + store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1   |     -|  0.00|        -|          -|         -|        -|     -|        no|         -|          -|   289 (~0%)|    113 (~0%)|    -|
    |   o VITIS_LOOP_153_1                                                   |     -|  7.30|        -|          -|         3|        1|     -|       yes|         -|          -|           -|            -|    -|
    +------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface         | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                   | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_sparse_data | 256 -> 256 | 64            | 32      | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_sparse_addr | 32         | 7             | 16     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register          | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_sparse_addr | CTRL              | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_sparse_addr | GIER              | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_sparse_addr | IP_IER            | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_sparse_addr | IP_ISR            | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_sparse_addr | input_data_addr1  | 0x10   | 32    | W      | Data signal of input_data_addr1  |                                                                      |
| s_axi_sparse_addr | input_data_addr2  | 0x18   | 32    | W      | Data signal of input_data_addr2  |                                                                      |
| s_axi_sparse_addr | output_data_addr3 | 0x20   | 32    | W      | Data signal of output_data_addr3 |                                                                      |
| s_axi_sparse_addr | am_ROWS           | 0x28   | 32    | W      | Data signal of am_ROWS           |                                                                      |
| s_axi_sparse_addr | am_COLS           | 0x30   | 32    | W      | Data signal of am_COLS           |                                                                      |
| s_axi_sparse_addr | fm_ROWS           | 0x38   | 32    | W      | Data signal of fm_ROWS           |                                                                      |
| s_axi_sparse_addr | fm_COLS           | 0x40   | 32    | W      | Data signal of fm_COLS           |                                                                      |
| s_axi_sparse_addr | inputs_1          | 0x48   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_sparse_addr | inputs_2          | 0x4c   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_sparse_addr | outputs_1         | 0x54   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_sparse_addr | outputs_2         | 0x58   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_sparse_addr | quant_shift       | 0x60   | 32    | W      | Data signal of quant_shift       |                                                                      |
| s_axi_sparse_addr | quant_mul         | 0x68   | 32    | W      | Data signal of quant_mul         |                                                                      |
| s_axi_sparse_addr | sparse_flag       | 0x70   | 32    | R      | Data signal of sparse_flag       |                                                                      |
| s_axi_sparse_addr | sparse_flag_ctrl  | 0x74   | 32    | R      | Control signal of sparse_flag    | 0=sparse_flag_ap_vld                                                 |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| input_data_addr1  | in        | unsigned int  |
| input_data_addr2  | in        | unsigned int  |
| output_data_addr3 | in        | unsigned int  |
| am_ROWS           | in        | unsigned int  |
| am_COLS           | in        | unsigned int  |
| fm_ROWS           | in        | unsigned int  |
| fm_COLS           | in        | unsigned int  |
| inputs            | inout     | ap_uint<256>* |
| outputs           | inout     | ap_uint<256>* |
| quant_shift       | in        | int           |
| quant_mul         | in        | int           |
| sparse_flag       | out       | bool&         |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| Argument          | HW Interface      | HW Type   | HW Usage | HW Info                                     |
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| input_data_addr1  | s_axi_sparse_addr | register  |          | name=input_data_addr1 offset=0x10 range=32  |
| input_data_addr2  | s_axi_sparse_addr | register  |          | name=input_data_addr2 offset=0x18 range=32  |
| output_data_addr3 | s_axi_sparse_addr | register  |          | name=output_data_addr3 offset=0x20 range=32 |
| am_ROWS           | s_axi_sparse_addr | register  |          | name=am_ROWS offset=0x28 range=32           |
| am_COLS           | s_axi_sparse_addr | register  |          | name=am_COLS offset=0x30 range=32           |
| fm_ROWS           | s_axi_sparse_addr | register  |          | name=fm_ROWS offset=0x38 range=32           |
| fm_COLS           | s_axi_sparse_addr | register  |          | name=fm_COLS offset=0x40 range=32           |
| inputs            | m_axi_sparse_data | interface |          |                                             |
| inputs            | s_axi_sparse_addr | register  | offset   | name=inputs_1 offset=0x48 range=32          |
| inputs            | s_axi_sparse_addr | register  | offset   | name=inputs_2 offset=0x4c range=32          |
| outputs           | m_axi_sparse_data | interface |          |                                             |
| outputs           | s_axi_sparse_addr | register  | offset   | name=outputs_1 offset=0x54 range=32         |
| outputs           | s_axi_sparse_addr | register  | offset   | name=outputs_2 offset=0x58 range=32         |
| quant_shift       | s_axi_sparse_addr | register  |          | name=quant_shift offset=0x60 range=32       |
| quant_mul         | s_axi_sparse_addr | register  |          | name=quant_mul offset=0x68 range=32         |
| sparse_flag       | s_axi_sparse_addr | register  |          | name=sparse_flag offset=0x70 range=32       |
| sparse_flag       | s_axi_sparse_addr | register  |          | name=sparse_flag_ctrl offset=0x74 range=32  |
+-------------------+-------------------+-----------+----------+---------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-------------------+------------------+-----------+----------+-------+---------------------------------------------------------------------------------------------------------------+
| HW Interface      | Loop             | Direction | Length   | Width | Location                                                                                                      |
+-------------------+------------------+-----------+----------+-------+---------------------------------------------------------------------------------------------------------------+
| m_axi_sparse_data | VITIS_LOOP_28_1  | read      | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:28:19  |
| m_axi_sparse_data | VITIS_LOOP_32_2  | read      | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:32:19  |
| m_axi_sparse_data | VITIS_LOOP_153_1 | write     | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153:20 |
+-------------------+------------------+-----------+----------+-------+---------------------------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
| HW Interface      | Variable | Loop             | Problem                                                                                                | Resolution | Location                                                                                                      |
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
| m_axi_sparse_data | inputs   | VITIS_LOOP_32_2  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:32:19  |
| m_axi_sparse_data | inputs   | VITIS_LOOP_28_1  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:28:19  |
| m_axi_sparse_data | outputs  | VITIS_LOOP_153_1 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:153:20 |
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------------+-----+--------+-------------------------------------------+------+--------+---------+
| Name                                                                   | DSP | Pragma | Variable                                  | Op   | Impl   | Latency |
+------------------------------------------------------------------------+-----+--------+-------------------------------------------+------+--------+---------+
| + sparse                                                               | 236 |        |                                           |      |        |         |
|   input_data_addr1_assign_cast_loc_channel_U                           | -   |        | input_data_addr1_assign_cast_loc_channel  | fifo | srl    | 0       |
|   input_data_addr2_assign_cast_loc_channel_U                           | -   |        | input_data_addr2_assign_cast_loc_channel  | fifo | srl    | 0       |
|   output_data_addr3_assign_cast_loc_channel_U                          | -   |        | output_data_addr3_assign_cast_loc_channel | fifo | srl    | 0       |
|  + load_ap_uint_256_ap_int_8_ap_int_8_32u_s                            | 6   |        |                                           |      |        |         |
|    mul_32s_32s_32_1_1_U10                                              | 3   |        | mul_ln21                                  | mul  | auto   | 0       |
|    mul_32s_32s_32_1_1_U11                                              | 3   |        | mul_ln22                                  | mul  | auto   | 0       |
|    add_ln28_fu_578_p2                                                  | -   |        | add_ln28                                  | add  | fabric | 0       |
|    add_ln28_1_fu_644_p2                                                | -   |        | add_ln28_1                                | add  | fabric | 0       |
|    add_ln32_fu_666_p2                                                  | -   |        | add_ln32                                  | add  | fabric | 0       |
|    add_ln32_1_fu_708_p2                                                | -   |        | add_ln32_1                                | add  | fabric | 0       |
|    add_ln49_fu_747_p2                                                  | -   |        | add_ln49                                  | add  | fabric | 0       |
|    add_ln41_fu_1086_p2                                                 | -   |        | add_ln41                                  | add  | fabric | 0       |
|    count_2_fu_1140_p2                                                  | -   |        | count_2                                   | add  | fabric | 0       |
|    idx_num_2_fu_1151_p2                                                | -   |        | idx_num_2                                 | add  | fabric | 0       |
|    block_4_fu_1184_p2                                                  | -   |        | block_4                                   | add  | fabric | 0       |
|    add_ln54_fu_1217_p2                                                 | -   |        | add_ln54                                  | add  | fabric | 0       |
|    add_ln57_fu_1227_p2                                                 | -   |        | add_ln57                                  | add  | fabric | 0       |
|    add_ln60_fu_1252_p2                                                 | -   |        | add_ln60                                  | add  | fabric | 0       |
|  + mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s                   | 0   |        |                                           |      |        |         |
|    block_2_fu_652_p2                                                   | -   |        | block_2                                   | add  | fabric | 0       |
|    row_1_fu_663_p2                                                     | -   |        | row_1                                     | add  | fabric | 0       |
|    count_1_fu_678_p2                                                   | -   |        | count_1                                   | add  | fabric | 0       |
|    sub_ln94_fu_1018_p2                                                 | -   |        | sub_ln94                                  | sub  | fabric | 0       |
|    add_ln94_fu_1028_p2                                                 | -   |        | add_ln94                                  | add  | fabric | 0       |
|    sub_ln94_1_fu_1060_p2                                               | -   |        | sub_ln94_1                                | sub  | fabric | 0       |
|    add_ln94_1_fu_1070_p2                                               | -   |        | add_ln94_1                                | add  | fabric | 0       |
|    sub_ln94_2_fu_1102_p2                                               | -   |        | sub_ln94_2                                | sub  | fabric | 0       |
|    add_ln94_2_fu_1112_p2                                               | -   |        | add_ln94_2                                | add  | fabric | 0       |
|    sub_ln94_3_fu_1144_p2                                               | -   |        | sub_ln94_3                                | sub  | fabric | 0       |
|    add_ln94_3_fu_1154_p2                                               | -   |        | add_ln94_3                                | add  | fabric | 0       |
|    sub_ln94_4_fu_1186_p2                                               | -   |        | sub_ln94_4                                | sub  | fabric | 0       |
|    add_ln94_4_fu_1196_p2                                               | -   |        | add_ln94_4                                | add  | fabric | 0       |
|    sub_ln94_5_fu_1228_p2                                               | -   |        | sub_ln94_5                                | sub  | fabric | 0       |
|    add_ln94_5_fu_1238_p2                                               | -   |        | add_ln94_5                                | add  | fabric | 0       |
|    sub_ln94_6_fu_1270_p2                                               | -   |        | sub_ln94_6                                | sub  | fabric | 0       |
|    add_ln94_6_fu_1280_p2                                               | -   |        | add_ln94_6                                | add  | fabric | 0       |
|    sub_ln94_7_fu_1312_p2                                               | -   |        | sub_ln94_7                                | sub  | fabric | 0       |
|    add_ln94_7_fu_1322_p2                                               | -   |        | add_ln94_7                                | add  | fabric | 0       |
|    sub_ln94_8_fu_1354_p2                                               | -   |        | sub_ln94_8                                | sub  | fabric | 0       |
|    add_ln94_8_fu_1364_p2                                               | -   |        | add_ln94_8                                | add  | fabric | 0       |
|    sub_ln94_9_fu_1396_p2                                               | -   |        | sub_ln94_9                                | sub  | fabric | 0       |
|    add_ln94_9_fu_1406_p2                                               | -   |        | add_ln94_9                                | add  | fabric | 0       |
|    sub_ln94_10_fu_1438_p2                                              | -   |        | sub_ln94_10                               | sub  | fabric | 0       |
|    add_ln94_10_fu_1448_p2                                              | -   |        | add_ln94_10                               | add  | fabric | 0       |
|    sub_ln94_11_fu_1480_p2                                              | -   |        | sub_ln94_11                               | sub  | fabric | 0       |
|    add_ln94_11_fu_1490_p2                                              | -   |        | add_ln94_11                               | add  | fabric | 0       |
|    sub_ln94_12_fu_1522_p2                                              | -   |        | sub_ln94_12                               | sub  | fabric | 0       |
|    add_ln94_12_fu_1532_p2                                              | -   |        | add_ln94_12                               | add  | fabric | 0       |
|    sub_ln94_13_fu_1564_p2                                              | -   |        | sub_ln94_13                               | sub  | fabric | 0       |
|    add_ln94_13_fu_1574_p2                                              | -   |        | add_ln94_13                               | add  | fabric | 0       |
|    sub_ln94_14_fu_1606_p2                                              | -   |        | sub_ln94_14                               | sub  | fabric | 0       |
|    add_ln94_14_fu_1616_p2                                              | -   |        | add_ln94_14                               | add  | fabric | 0       |
|    sub_ln94_15_fu_1648_p2                                              | -   |        | sub_ln94_15                               | sub  | fabric | 0       |
|    add_ln94_15_fu_1658_p2                                              | -   |        | add_ln94_15                               | add  | fabric | 0       |
|    sub_ln94_16_fu_1690_p2                                              | -   |        | sub_ln94_16                               | sub  | fabric | 0       |
|    add_ln94_16_fu_1700_p2                                              | -   |        | add_ln94_16                               | add  | fabric | 0       |
|    sub_ln94_17_fu_1732_p2                                              | -   |        | sub_ln94_17                               | sub  | fabric | 0       |
|    add_ln94_17_fu_1742_p2                                              | -   |        | add_ln94_17                               | add  | fabric | 0       |
|    sub_ln94_18_fu_1774_p2                                              | -   |        | sub_ln94_18                               | sub  | fabric | 0       |
|    add_ln94_18_fu_1784_p2                                              | -   |        | add_ln94_18                               | add  | fabric | 0       |
|    sub_ln94_19_fu_1816_p2                                              | -   |        | sub_ln94_19                               | sub  | fabric | 0       |
|    add_ln94_19_fu_1826_p2                                              | -   |        | add_ln94_19                               | add  | fabric | 0       |
|    sub_ln94_20_fu_1858_p2                                              | -   |        | sub_ln94_20                               | sub  | fabric | 0       |
|    add_ln94_20_fu_1868_p2                                              | -   |        | add_ln94_20                               | add  | fabric | 0       |
|    sub_ln94_21_fu_1900_p2                                              | -   |        | sub_ln94_21                               | sub  | fabric | 0       |
|    add_ln94_21_fu_1910_p2                                              | -   |        | add_ln94_21                               | add  | fabric | 0       |
|    sub_ln94_22_fu_1942_p2                                              | -   |        | sub_ln94_22                               | sub  | fabric | 0       |
|    add_ln94_22_fu_1952_p2                                              | -   |        | add_ln94_22                               | add  | fabric | 0       |
|    sub_ln94_23_fu_1984_p2                                              | -   |        | sub_ln94_23                               | sub  | fabric | 0       |
|    add_ln94_23_fu_1994_p2                                              | -   |        | add_ln94_23                               | add  | fabric | 0       |
|    sub_ln94_24_fu_2026_p2                                              | -   |        | sub_ln94_24                               | sub  | fabric | 0       |
|    add_ln94_24_fu_2036_p2                                              | -   |        | add_ln94_24                               | add  | fabric | 0       |
|    sub_ln94_25_fu_2068_p2                                              | -   |        | sub_ln94_25                               | sub  | fabric | 0       |
|    add_ln94_25_fu_2078_p2                                              | -   |        | add_ln94_25                               | add  | fabric | 0       |
|    sub_ln94_26_fu_2110_p2                                              | -   |        | sub_ln94_26                               | sub  | fabric | 0       |
|    add_ln94_26_fu_2120_p2                                              | -   |        | add_ln94_26                               | add  | fabric | 0       |
|    sub_ln94_27_fu_2152_p2                                              | -   |        | sub_ln94_27                               | sub  | fabric | 0       |
|    add_ln94_27_fu_2162_p2                                              | -   |        | add_ln94_27                               | add  | fabric | 0       |
|    sub_ln94_28_fu_2194_p2                                              | -   |        | sub_ln94_28                               | sub  | fabric | 0       |
|    add_ln94_28_fu_2204_p2                                              | -   |        | add_ln94_28                               | add  | fabric | 0       |
|    sub_ln94_29_fu_2236_p2                                              | -   |        | sub_ln94_29                               | sub  | fabric | 0       |
|    add_ln94_29_fu_2246_p2                                              | -   |        | add_ln94_29                               | add  | fabric | 0       |
|    sub_ln94_30_fu_2278_p2                                              | -   |        | sub_ln94_30                               | sub  | fabric | 0       |
|    add_ln94_30_fu_2288_p2                                              | -   |        | add_ln94_30                               | add  | fabric | 0       |
|    sub_ln94_31_fu_2320_p2                                              | -   |        | sub_ln94_31                               | sub  | fabric | 0       |
|    add_ln94_31_fu_2330_p2                                              | -   |        | add_ln94_31                               | add  | fabric | 0       |
|  + quant_ap_uint_256_ap_int_32_ap_int_8_32u_s                          | 227 |        |                                           |      |        |         |
|    mul_32s_32s_32_1_1_U81                                              | 3   |        | mul                                       | mul  | auto   | 0       |
|    sub_fu_130_p2                                                       | -   |        | sub                                       | sub  | fabric | 0       |
|    quant_shift_op_fu_144_p2                                            | -   |        | quant_shift_op                            | add  | fabric | 0       |
|    sub15_fu_162_p2                                                     | -   |        | sub15                                     | add  | fabric | 0       |
|   + quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_113_1 | 224 |        |                                           |      |        |         |
|     i_3_fu_271_p2                                                      | -   |        | i_3                                       | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U40                                             | 7   |        | mul_ln123                                 | mul  | auto   | 0       |
|     add_ln126_fu_616_p2                                                | -   |        | add_ln126                                 | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U41                                             | 7   |        | mul_ln123_1                               | mul  | auto   | 0       |
|     add_ln126_1_fu_641_p2                                              | -   |        | add_ln126_1                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U42                                             | 7   |        | mul_ln123_2                               | mul  | auto   | 0       |
|     add_ln126_2_fu_666_p2                                              | -   |        | add_ln126_2                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U43                                             | 7   |        | mul_ln123_3                               | mul  | auto   | 0       |
|     add_ln126_3_fu_691_p2                                              | -   |        | add_ln126_3                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U44                                             | 7   |        | mul_ln123_4                               | mul  | auto   | 0       |
|     add_ln126_4_fu_716_p2                                              | -   |        | add_ln126_4                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U45                                             | 7   |        | mul_ln123_5                               | mul  | auto   | 0       |
|     add_ln126_5_fu_741_p2                                              | -   |        | add_ln126_5                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U46                                             | 7   |        | mul_ln123_6                               | mul  | auto   | 0       |
|     add_ln126_6_fu_766_p2                                              | -   |        | add_ln126_6                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U47                                             | 7   |        | mul_ln123_7                               | mul  | auto   | 0       |
|     add_ln126_7_fu_791_p2                                              | -   |        | add_ln126_7                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U48                                             | 7   |        | mul_ln123_8                               | mul  | auto   | 0       |
|     add_ln126_8_fu_816_p2                                              | -   |        | add_ln126_8                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U49                                             | 7   |        | mul_ln123_9                               | mul  | auto   | 0       |
|     add_ln126_9_fu_841_p2                                              | -   |        | add_ln126_9                               | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U50                                             | 7   |        | mul_ln123_10                              | mul  | auto   | 0       |
|     add_ln126_10_fu_866_p2                                             | -   |        | add_ln126_10                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U51                                             | 7   |        | mul_ln123_11                              | mul  | auto   | 0       |
|     add_ln126_11_fu_891_p2                                             | -   |        | add_ln126_11                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U52                                             | 7   |        | mul_ln123_12                              | mul  | auto   | 0       |
|     add_ln126_12_fu_916_p2                                             | -   |        | add_ln126_12                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U53                                             | 7   |        | mul_ln123_13                              | mul  | auto   | 0       |
|     add_ln126_13_fu_941_p2                                             | -   |        | add_ln126_13                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U54                                             | 7   |        | mul_ln123_14                              | mul  | auto   | 0       |
|     add_ln126_14_fu_966_p2                                             | -   |        | add_ln126_14                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U55                                             | 7   |        | mul_ln123_15                              | mul  | auto   | 0       |
|     add_ln126_15_fu_991_p2                                             | -   |        | add_ln126_15                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U56                                             | 7   |        | mul_ln123_16                              | mul  | auto   | 0       |
|     add_ln126_16_fu_1016_p2                                            | -   |        | add_ln126_16                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U57                                             | 7   |        | mul_ln123_17                              | mul  | auto   | 0       |
|     add_ln126_17_fu_1041_p2                                            | -   |        | add_ln126_17                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U58                                             | 7   |        | mul_ln123_18                              | mul  | auto   | 0       |
|     add_ln126_18_fu_1066_p2                                            | -   |        | add_ln126_18                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U59                                             | 7   |        | mul_ln123_19                              | mul  | auto   | 0       |
|     add_ln126_19_fu_1091_p2                                            | -   |        | add_ln126_19                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U60                                             | 7   |        | mul_ln123_20                              | mul  | auto   | 0       |
|     add_ln126_20_fu_1116_p2                                            | -   |        | add_ln126_20                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U61                                             | 7   |        | mul_ln123_21                              | mul  | auto   | 0       |
|     add_ln126_21_fu_1141_p2                                            | -   |        | add_ln126_21                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U62                                             | 7   |        | mul_ln123_22                              | mul  | auto   | 0       |
|     add_ln126_22_fu_1166_p2                                            | -   |        | add_ln126_22                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U63                                             | 7   |        | mul_ln123_23                              | mul  | auto   | 0       |
|     add_ln126_23_fu_1191_p2                                            | -   |        | add_ln126_23                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U64                                             | 7   |        | mul_ln123_24                              | mul  | auto   | 0       |
|     add_ln126_24_fu_1216_p2                                            | -   |        | add_ln126_24                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U65                                             | 7   |        | mul_ln123_25                              | mul  | auto   | 0       |
|     add_ln126_25_fu_1241_p2                                            | -   |        | add_ln126_25                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U66                                             | 7   |        | mul_ln123_26                              | mul  | auto   | 0       |
|     add_ln126_26_fu_1266_p2                                            | -   |        | add_ln126_26                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U67                                             | 7   |        | mul_ln123_27                              | mul  | auto   | 0       |
|     add_ln126_27_fu_1291_p2                                            | -   |        | add_ln126_27                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U68                                             | 7   |        | mul_ln123_28                              | mul  | auto   | 0       |
|     add_ln126_28_fu_1316_p2                                            | -   |        | add_ln126_28                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U69                                             | 7   |        | mul_ln123_29                              | mul  | auto   | 0       |
|     add_ln126_29_fu_1341_p2                                            | -   |        | add_ln126_29                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U70                                             | 7   |        | mul_ln123_30                              | mul  | auto   | 0       |
|     add_ln126_30_fu_1366_p2                                            | -   |        | add_ln126_30                              | add  | fabric | 0       |
|     mul_64s_32s_64_1_1_U71                                             | 7   |        | mul_ln123_31                              | mul  | auto   | 0       |
|     add_ln126_31_fu_1391_p2                                            | -   |        | add_ln126_31                              | add  | fabric | 0       |
|  + store_ap_uint_256_ap_int_8_ap_int_8_32u_s                           | 3   |        |                                           |      |        |         |
|    mul_32s_32s_32_1_1_U94                                              | 3   |        | mul_ln150                                 | mul  | auto   | 0       |
|    add_ln153_fu_174_p2                                                 | -   |        | add_ln153                                 | add  | fabric | 0       |
|   + store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_153_1  | 0   |        |                                           |      |        |         |
|     add_ln153_fu_104_p2                                                | -   |        | add_ln153                                 | add  | fabric | 0       |
+------------------------------------------------------------------------+-----+--------+-------------------------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+---------------+---------+--------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable      | Storage | Impl   | Latency |
+---------------------------------------------+------+------+--------+---------------+---------+--------+---------+
| + sparse                                    | 89   | 0    |        |               |         |        |         |
|   quant_mul_c_U                             | -    | -    |        | quant_mul_c   | fifo    | srl    | 0       |
|   quant_shift_c_U                           | -    | -    |        | quant_shift_c | fifo    | srl    | 0       |
|   outputs_c_U                               | -    | -    |        | outputs_c     | fifo    | srl    | 0       |
|   fm_COLS_c16_U                             | -    | -    |        | fm_COLS_c16   | fifo    | srl    | 0       |
|   fm_COLS_c15_U                             | -    | -    |        | fm_COLS_c15   | fifo    | srl    | 0       |
|   fm_COLS_c_U                               | -    | -    |        | fm_COLS_c     | fifo    | srl    | 0       |
|   fm_ROWS_c14_U                             | -    | -    |        | fm_ROWS_c14   | fifo    | srl    | 0       |
|   fm_ROWS_c_U                               | -    | -    |        | fm_ROWS_c     | fifo    | srl    | 0       |
|   am_ROWS_c_U                               | -    | -    |        | am_ROWS_c     | fifo    | srl    | 0       |
|   data_out_U                                | 57   | -    |        | data_out      | fifo    | memory | 0       |
|   quant_out_U                               | -    | -    |        | quant_out     | fifo    | srl    | 0       |
|   fm_stream_U                               | 15   | -    |        | fm_stream     | fifo    | memory | 0       |
|   idx_stream_U                              | -    | -    |        | idx_stream    | fifo    | srl    | 0       |
|   count_stream_U                            | -    | -    |        | count_stream  | fifo    | srl    | 0       |
|  + load_ap_uint_256_ap_int_8_ap_int_8_32u_s | 17   | 0    |        |               |         |        |         |
|    am_ram_V_U                               | 8    | -    |        | am_ram_V      | ram_1p  | auto   | 1       |
|    fm_ram_V_U                               | 8    | -    |        | fm_ram_V      | ram_1p  | auto   | 1       |
|    idx_ram_U                                | 1    | -    |        | idx_ram       | ram_1p  | auto   | 1       |
|    count_ram_U                              | -    | -    |        | count_ram     | ram_1p  | auto   | 1       |
+---------------------------------------------+------+------+--------+---------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                    | Messages                                                                                                                                                                           |
+----------+---------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | src/sparse.cpp:51 in sparse | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| Type            | Options                                                        | Location                                                           |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| pipeline        |                                                                | include/helpers.hpp:27 in load                                     |
| unroll          |                                                                | include/helpers.hpp:40 in load                                     |
| pipeline        |                                                                | include/helpers.hpp:51 in load                                     |
| pipeline        | II = 1                                                         | include/helpers.hpp:78 in mul                                      |
| unroll          |                                                                | include/helpers.hpp:86 in mul                                      |
| pipeline        |                                                                | include/helpers.hpp:155 in store                                   |
| inline          |                                                                | include/types.hpp:53 in getval                                     |
| inline          |                                                                | include/types.hpp:60 in operator[]                                 |
| inline          |                                                                | include/types.hpp:67 in operator[]                                 |
| inline          |                                                                | include/types.hpp:74 in getvaladdr                                 |
| inline          |                                                                | include/types.hpp:79 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:80 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:84 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:85 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:90 in constructor                                |
| unroll          |                                                                | include/types.hpp:92 in constructor                                |
| inline          |                                                                | include/types.hpp:97 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:98 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:102 in constructor                               |
| unroll          |                                                                | include/types.hpp:104 in constructor                               |
| inline          |                                                                | include/types.hpp:111 in widetype<t, t_width, t_datawidth, enable> |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:112 in widetype<t, t_width, t_datawidth, enable> |
| inline          |                                                                | include/types.hpp:116 in constructor                               |
| unroll          |                                                                | include/types.hpp:118 in constructor                               |
| unroll          |                                                                | include/types.hpp:126 in operator const ap_uint<t_typewidth>       |
| inline          |                                                                | include/types.hpp:143 in shift                                     |
| unroll          |                                                                | include/types.hpp:147 in shift                                     |
| inline          |                                                                | include/types.hpp:156 in shift                                     |
| unroll          |                                                                | include/types.hpp:159 in shift                                     |
| inline          |                                                                | include/types.hpp:167 in unshift                                   |
| unroll          |                                                                | include/types.hpp:170 in unshift                                   |
| inline          |                                                                | include/types.hpp:178 in unshift                                   |
| unroll          |                                                                | include/types.hpp:181 in unshift                                   |
| unroll          |                                                                | include/types.hpp:192 in zero                                      |
| inline          |                                                                | include/types.hpp:227 in operator[]                                |
| inline          |                                                                | include/types.hpp:235 in operator[]                                |
| inline          |                                                                | include/types.hpp:243 in getvaladdr                                |
| inline          |                                                                | include/types.hpp:296 in hlsreg                                    |
| interface       | ap_none port = return register                                 | include/types.hpp:297 in hlsreg                                    |
| inline          |                                                                | include/types.hpp:317 in boolarr<w>                                |
| array_partition | variable = m_Val COMPLETE                                      | include/types.hpp:318 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:321 in boolarr<w>                                |
| unroll          |                                                                | include/types.hpp:323 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:328 in operator[]                                |
| inline          |                                                                | include/types.hpp:332 in and                                       |
| unroll          |                                                                | include/types.hpp:335 in and                                       |
| inline          |                                                                | include/types.hpp:341 in or                                        |
| unroll          |                                                                | include/types.hpp:344 in or                                        |
| inline          |                                                                | include/types.hpp:350 in reset                                     |
| unroll          |                                                                | include/types.hpp:352 in reset                                     |
| inline          |                                                                | include/types.hpp:360 in streamsareempty                           |
| unroll          |                                                                | include/types.hpp:364 in streamsareempty                           |
| inline          |                                                                | include/types.hpp:425 in convwideval2bits                          |
| unroll          |                                                                | include/types.hpp:433 in convwideval2bits                          |
| inline          |                                                                | include/types.hpp:444 in convbits2widetype                         |
| unroll          |                                                                | include/types.hpp:452 in convbits2widetype                         |
| inline          |                                                                | include/types.hpp:522 in getval                                    |
| inline          |                                                                | include/types.hpp:526 in getflush                                  |
| inline          |                                                                | include/types.hpp:530 in operator=                                 |
| inline          |                                                                | include/types.hpp:536 in operator()                                |
| inline          |                                                                | include/types.hpp:575 in getval                                    |
| inline          |                                                                | include/types.hpp:579 in operator[]                                |
| inline          |                                                                | include/types.hpp:586 in getvectoftaggedvalues                     |
| inline          |                                                                | include/types.hpp:614 in triangsrl<t, t_width>                     |
| array_partition | variable = m_Sreg dim = 1 complete                             | include/types.hpp:615 in triangsrl<t, t_width>                     |
| inline          |                                                                | include/types.hpp:618 in shift                                     |
| unroll          |                                                                | include/types.hpp:622 in shift                                     |
| inline          |                                                                | include/types.hpp:628 in clear                                     |
| pipeline        |                                                                | include/types.hpp:631 in clear                                     |
| inline          |                                                                | include/types.hpp:663 in windowrm<t, t_rows, t_cols>               |
| inline          |                                                                | include/types.hpp:666 in getval                                    |
| inline          |                                                                | include/types.hpp:670 in operator[]                                |
| unroll          |                                                                | include/types.hpp:676 in clear                                     |
| unroll          |                                                                | include/types.hpp:679 in clear                                     |
| inline          |                                                                | include/types.hpp:686 in shift                                     |
| inline          |                                                                | include/types.hpp:691 in shift                                     |
| inline          |                                                                | include/types.hpp:696 in unshift                                   |
| interface       | mode = m_axi port = inputs bundle = sparse_data latency = 32   | src/sparse.cpp:18 in sparse                                        |
| interface       | mode = m_axi port = outputs bundle = sparse_data latency = 32  | src/sparse.cpp:19 in sparse                                        |
| interface       | mode = s_axilite port = input_data_addr1 bundle = sparse_addr  | src/sparse.cpp:20 in sparse                                        |
| interface       | mode = s_axilite port = input_data_addr2 bundle = sparse_addr  | src/sparse.cpp:21 in sparse                                        |
| interface       | mode = s_axilite port = output_data_addr3 bundle = sparse_addr | src/sparse.cpp:22 in sparse                                        |
| interface       | mode = s_axilite port = am_ROWS bundle = sparse_addr           | src/sparse.cpp:23 in sparse                                        |
| interface       | mode = s_axilite port = am_COLS bundle = sparse_addr           | src/sparse.cpp:24 in sparse                                        |
| interface       | mode = s_axilite port = fm_ROWS bundle = sparse_addr           | src/sparse.cpp:25 in sparse                                        |
| interface       | mode = s_axilite port = fm_COLS bundle = sparse_addr           | src/sparse.cpp:26 in sparse                                        |
| interface       | mode = s_axilite port = quant_shift bundle = sparse_addr       | src/sparse.cpp:27 in sparse                                        |
| interface       | mode = s_axilite port = quant_mul bundle = sparse_addr         | src/sparse.cpp:28 in sparse                                        |
| interface       | mode = s_axilite port = sparse_flag bundle = sparse_addr       | src/sparse.cpp:29 in sparse                                        |
| interface       | mode = s_axilite port = return bundle = sparse_addr            | src/sparse.cpp:30 in sparse                                        |
| stream          | variable = data_out depth = 64                                 | src/sparse.cpp:34 in sparse                                        |
| stream          | variable = data_out depth = 64                                 | src/sparse.cpp:36 in sparse                                        |
| stream          | variable = fm_stream depth = 128                               | src/sparse.cpp:38 in sparse                                        |
| stream          | variable = idx_stream depth = 128                              | src/sparse.cpp:40 in sparse                                        |
| stream          | variable = count_stream depth = 64                             | src/sparse.cpp:42 in sparse                                        |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+


