############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com
############################################################################
##  File name :       ps7_constraints.xdc
##
##  Details :     Constraints file
##                    FPGA family:       zynq
##                    FPGA:              xc7z020clg484-1
##                    Device Size:        xc7z020
##                    Package:            clg484
##                    Speedgrade:         -1
##
##
############################################################################
############################################################################
############################################################################
# Clock constraints                                                        #
############################################################################
create_clock -name clk_fpga_0 -period "20" [get_pins "zynq_design_processing_system7_0_0/FCLK_CLK0"]
set_input_jitter clk_fpga_0 0.6
#The clocks are asynchronous, user should constrain them appropriately.#


############################################################################
# I/O STANDARDS and Location Constraints                                   #
############################################################################

set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_VRP_io"]
set_property PACKAGE_PIN "N7" [get_ports "DDR_VRP_io"]
set_property slew "FAST" [get_ports "DDR_VRP_io"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_VRP_io"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_VRN_io"]
set_property PACKAGE_PIN "M7" [get_ports "DDR_VRN_io"]
set_property slew "FAST" [get_ports "DDR_VRN_io"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_VRN_io"]
set_property iostandard "SSTL15" [get_ports "DDR_WEB_io"]
set_property PACKAGE_PIN "R4" [get_ports "DDR_WEB_io"]
set_property slew "SLOW" [get_ports "DDR_WEB_io"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_WEB_io"]
set_property iostandard "SSTL15" [get_ports "DDR_RAS_n_io"]
set_property PACKAGE_PIN "R5" [get_ports "DDR_RAS_n_io"]
set_property slew "SLOW" [get_ports "DDR_RAS_n_io"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_RAS_n_io"]
set_property iostandard "SSTL15" [get_ports "DDR_ODT_io"]
set_property PACKAGE_PIN "P5" [get_ports "DDR_ODT_io"]
set_property slew "SLOW" [get_ports "DDR_ODT_io"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_ODT_io"]
set_property iostandard "SSTL15" [get_ports "DDR_DRSTB_io"]
set_property PACKAGE_PIN "F3" [get_ports "DDR_DRSTB_io"]
set_property slew "FAST" [get_ports "DDR_DRSTB_io"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DRSTB_io"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_io[3]"]
set_property PACKAGE_PIN "V2" [get_ports "DDR_DQS_io[3]"]
set_property slew "FAST" [get_ports "DDR_DQS_io[3]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_io[3]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_io[2]"]
set_property PACKAGE_PIN "N2" [get_ports "DDR_DQS_io[2]"]
set_property slew "FAST" [get_ports "DDR_DQS_io[2]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_io[2]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_io[1]"]
set_property PACKAGE_PIN "H2" [get_ports "DDR_DQS_io[1]"]
set_property slew "FAST" [get_ports "DDR_DQS_io[1]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_io[1]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_io[0]"]
set_property PACKAGE_PIN "C2" [get_ports "DDR_DQS_io[0]"]
set_property slew "FAST" [get_ports "DDR_DQS_io[0]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_io[0]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_n_io[3]"]
set_property PACKAGE_PIN "W2" [get_ports "DDR_DQS_n_io[3]"]
set_property slew "FAST" [get_ports "DDR_DQS_n_io[3]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_n_io[3]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_n_io[2]"]
set_property PACKAGE_PIN "P2" [get_ports "DDR_DQS_n_io[2]"]
set_property slew "FAST" [get_ports "DDR_DQS_n_io[2]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_n_io[2]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_n_io[1]"]
set_property PACKAGE_PIN "J2" [get_ports "DDR_DQS_n_io[1]"]
set_property slew "FAST" [get_ports "DDR_DQS_n_io[1]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_n_io[1]"]
set_property iostandard "DIFF_SSTL15_T_DCI" [get_ports "DDR_DQS_n_io[0]"]
set_property PACKAGE_PIN "D2" [get_ports "DDR_DQS_n_io[0]"]
set_property slew "FAST" [get_ports "DDR_DQS_n_io[0]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQS_n_io[0]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[9]"]
set_property PACKAGE_PIN "G1" [get_ports "DDR_DQ_io[9]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[9]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[9]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[8]"]
set_property PACKAGE_PIN "G2" [get_ports "DDR_DQ_io[8]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[8]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[8]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[7]"]
set_property PACKAGE_PIN "F1" [get_ports "DDR_DQ_io[7]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[7]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[7]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[6]"]
set_property PACKAGE_PIN "F2" [get_ports "DDR_DQ_io[6]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[6]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[6]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[5]"]
set_property PACKAGE_PIN "E1" [get_ports "DDR_DQ_io[5]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[5]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[5]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[4]"]
set_property PACKAGE_PIN "E3" [get_ports "DDR_DQ_io[4]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[4]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[4]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[3]"]
set_property PACKAGE_PIN "D3" [get_ports "DDR_DQ_io[3]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[3]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[3]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[31]"]
set_property PACKAGE_PIN "Y1" [get_ports "DDR_DQ_io[31]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[31]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[31]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[30]"]
set_property PACKAGE_PIN "W3" [get_ports "DDR_DQ_io[30]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[30]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[30]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[2]"]
set_property PACKAGE_PIN "B2" [get_ports "DDR_DQ_io[2]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[2]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[2]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[29]"]
set_property PACKAGE_PIN "Y3" [get_ports "DDR_DQ_io[29]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[29]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[29]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[28]"]
set_property PACKAGE_PIN "W1" [get_ports "DDR_DQ_io[28]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[28]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[28]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[27]"]
set_property PACKAGE_PIN "U2" [get_ports "DDR_DQ_io[27]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[27]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[27]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[26]"]
set_property PACKAGE_PIN "AA1" [get_ports "DDR_DQ_io[26]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[26]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[26]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[25]"]
set_property PACKAGE_PIN "U1" [get_ports "DDR_DQ_io[25]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[25]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[25]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[24]"]
set_property PACKAGE_PIN "AA3" [get_ports "DDR_DQ_io[24]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[24]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[24]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[23]"]
set_property PACKAGE_PIN "R1" [get_ports "DDR_DQ_io[23]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[23]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[23]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[22]"]
set_property PACKAGE_PIN "M2" [get_ports "DDR_DQ_io[22]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[22]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[22]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[21]"]
set_property PACKAGE_PIN "T2" [get_ports "DDR_DQ_io[21]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[21]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[21]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[20]"]
set_property PACKAGE_PIN "R3" [get_ports "DDR_DQ_io[20]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[20]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[20]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[1]"]
set_property PACKAGE_PIN "C3" [get_ports "DDR_DQ_io[1]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[1]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[1]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[19]"]
set_property PACKAGE_PIN "T1" [get_ports "DDR_DQ_io[19]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[19]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[19]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[18]"]
set_property PACKAGE_PIN "N3" [get_ports "DDR_DQ_io[18]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[18]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[18]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[17]"]
set_property PACKAGE_PIN "T3" [get_ports "DDR_DQ_io[17]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[17]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[17]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[16]"]
set_property PACKAGE_PIN "M1" [get_ports "DDR_DQ_io[16]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[16]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[16]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[15]"]
set_property PACKAGE_PIN "K3" [get_ports "DDR_DQ_io[15]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[15]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[15]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[14]"]
set_property PACKAGE_PIN "J1" [get_ports "DDR_DQ_io[14]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[14]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[14]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[13]"]
set_property PACKAGE_PIN "K1" [get_ports "DDR_DQ_io[13]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[13]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[13]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[12]"]
set_property PACKAGE_PIN "L3" [get_ports "DDR_DQ_io[12]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[12]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[12]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[11]"]
set_property PACKAGE_PIN "L2" [get_ports "DDR_DQ_io[11]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[11]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[11]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[10]"]
set_property PACKAGE_PIN "L1" [get_ports "DDR_DQ_io[10]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[10]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[10]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DQ_io[0]"]
set_property PACKAGE_PIN "D1" [get_ports "DDR_DQ_io[0]"]
set_property slew "FAST" [get_ports "DDR_DQ_io[0]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DQ_io[0]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DM_io[3]"]
set_property PACKAGE_PIN "AA2" [get_ports "DDR_DM_io[3]"]
set_property slew "FAST" [get_ports "DDR_DM_io[3]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DM_io[3]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DM_io[2]"]
set_property PACKAGE_PIN "P1" [get_ports "DDR_DM_io[2]"]
set_property slew "FAST" [get_ports "DDR_DM_io[2]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DM_io[2]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DM_io[1]"]
set_property PACKAGE_PIN "H3" [get_ports "DDR_DM_io[1]"]
set_property slew "FAST" [get_ports "DDR_DM_io[1]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DM_io[1]"]
set_property iostandard "SSTL15_T_DCI" [get_ports "DDR_DM_io[0]"]
set_property PACKAGE_PIN "B1" [get_ports "DDR_DM_io[0]"]
set_property slew "FAST" [get_ports "DDR_DM_io[0]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "DDR_DM_io[0]"]
set_property iostandard "SSTL15" [get_ports "DDR_CS_n_io"]
set_property PACKAGE_PIN "P6" [get_ports "DDR_CS_n_io"]
set_property slew "SLOW" [get_ports "DDR_CS_n_io"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_CS_n_io"]
set_property iostandard "SSTL15" [get_ports "DDR_CKE_io"]
set_property PACKAGE_PIN "V3" [get_ports "DDR_CKE_io"]
set_property slew "SLOW" [get_ports "DDR_CKE_io"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_CKE_io"]
set_property iostandard "DIFF_SSTL15" [get_ports "DDR_Clk_io"]
set_property PACKAGE_PIN "N4" [get_ports "DDR_Clk_io"]
set_property slew "FAST" [get_ports "DDR_Clk_io"]
set_property PIO_DIRECTION "INPUT" [get_ports "DDR_Clk_io"]
set_property iostandard "DIFF_SSTL15" [get_ports "DDR_Clk_n_io"]
set_property PACKAGE_PIN "N5" [get_ports "DDR_Clk_n_io"]
set_property slew "FAST" [get_ports "DDR_Clk_n_io"]
set_property PIO_DIRECTION "INPUT" [get_ports "DDR_Clk_n_io"]
set_property iostandard "SSTL15" [get_ports "DDR_CAS_n_io"]
set_property PACKAGE_PIN "P3" [get_ports "DDR_CAS_n_io"]
set_property slew "SLOW" [get_ports "DDR_CAS_n_io"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_CAS_n_io"]
set_property iostandard "SSTL15" [get_ports "DDR_BankAddr_io[2]"]
set_property PACKAGE_PIN "M6" [get_ports "DDR_BankAddr_io[2]"]
set_property slew "SLOW" [get_ports "DDR_BankAddr_io[2]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_BankAddr_io[2]"]
set_property iostandard "SSTL15" [get_ports "DDR_BankAddr_io[1]"]
set_property PACKAGE_PIN "L6" [get_ports "DDR_BankAddr_io[1]"]
set_property slew "SLOW" [get_ports "DDR_BankAddr_io[1]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_BankAddr_io[1]"]
set_property iostandard "SSTL15" [get_ports "DDR_BankAddr_io[0]"]
set_property PACKAGE_PIN "L7" [get_ports "DDR_BankAddr_io[0]"]
set_property slew "SLOW" [get_ports "DDR_BankAddr_io[0]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_BankAddr_io[0]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[9]"]
set_property PACKAGE_PIN "H5" [get_ports "DDR_Addr_io[9]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[9]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[9]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[8]"]
set_property PACKAGE_PIN "J5" [get_ports "DDR_Addr_io[8]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[8]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[8]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[7]"]
set_property PACKAGE_PIN "J6" [get_ports "DDR_Addr_io[7]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[7]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[7]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[6]"]
set_property PACKAGE_PIN "J7" [get_ports "DDR_Addr_io[6]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[6]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[6]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[5]"]
set_property PACKAGE_PIN "K5" [get_ports "DDR_Addr_io[5]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[5]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[5]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[4]"]
set_property PACKAGE_PIN "K6" [get_ports "DDR_Addr_io[4]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[4]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[4]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[3]"]
set_property PACKAGE_PIN "L4" [get_ports "DDR_Addr_io[3]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[3]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[3]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[2]"]
set_property PACKAGE_PIN "K4" [get_ports "DDR_Addr_io[2]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[2]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[2]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[1]"]
set_property PACKAGE_PIN "M5" [get_ports "DDR_Addr_io[1]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[1]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[1]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[14]"]
set_property PACKAGE_PIN "G4" [get_ports "DDR_Addr_io[14]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[14]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[14]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[13]"]
set_property PACKAGE_PIN "F4" [get_ports "DDR_Addr_io[13]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[13]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[13]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[12]"]
set_property PACKAGE_PIN "H4" [get_ports "DDR_Addr_io[12]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[12]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[12]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[11]"]
set_property PACKAGE_PIN "G5" [get_ports "DDR_Addr_io[11]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[11]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[11]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[10]"]
set_property PACKAGE_PIN "J3" [get_ports "DDR_Addr_io[10]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[10]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[10]"]
set_property iostandard "SSTL15" [get_ports "DDR_Addr_io[0]"]
set_property PACKAGE_PIN "M4" [get_ports "DDR_Addr_io[0]"]
set_property slew "SLOW" [get_ports "DDR_Addr_io[0]"]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_Addr_io[0]"]
set_property iostandard "LVCMOS33" [get_ports "PS_PORB_io"]
set_property PACKAGE_PIN "B5" [get_ports "PS_PORB_io"]
set_property slew "fast" [get_ports "PS_PORB_io"]
set_property iostandard "LVCMOS33" [get_ports "PS_SRSTB_io"]
set_property PACKAGE_PIN "C9" [get_ports "PS_SRSTB_io"]
set_property slew "fast" [get_ports "PS_SRSTB_io"]
set_property iostandard "LVCMOS33" [get_ports "PS_CLK_io"]
set_property PACKAGE_PIN "F7" [get_ports "PS_CLK_io"]
set_property slew "fast" [get_ports "PS_CLK_io"]

