// Seed: 1528640679
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5
);
  id_7 :
  assert property (@(posedge {id_0++, 1}) 1)
  else $display(1'b0, 1 == 1, id_4, id_7 == 1'b0, 1);
  logic [7:0] id_8;
  wire id_9;
  always @(posedge (1'd0)) begin
    id_8[1] = 1 < id_1;
  end
  wire id_10 = id_9;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wand id_3,
    inout  tri  id_4,
    output tri0 id_5,
    input  tri  id_6,
    input  wor  id_7,
    output tri  id_8
);
  wire id_10, id_11;
  module_0(
      id_8, id_6, id_1, id_6, id_6, id_2
  );
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
