

================================================================
== Vitis HLS Report for 'write_Pipeline_VITIS_LOOP_273_2'
================================================================
* Date:           Fri Dec  9 11:05:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       60|  30.000 ns|  0.300 us|    6|   60|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_273_2  |        4|       58|         4|          2|          1|  1 ~ 28|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     293|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     124|    -|
|Register         |        -|     -|     276|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     276|     417|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln273_1_fu_263_p2      |         +|   0|  0|  71|          64|           4|
    |add_ln273_fu_216_p2        |         +|   0|  0|  69|          62|           1|
    |add_ln278_1_fu_252_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln278_2_fu_284_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln278_3_fu_300_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln278_fu_235_p2        |         +|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_211_p2      |      icmp|   0|  0|  28|          62|          62|
    |or_ln278_1_fu_279_p2       |        or|   0|  0|  13|          13|           2|
    |or_ln278_2_fu_295_p2       |        or|   0|  0|  13|          13|           2|
    |or_ln278_fu_246_p2         |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 293|         282|         128|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |buffer1_0_address0       |  14|          3|   13|         39|
    |buffer1_0_address1       |  14|          3|   13|         39|
    |buffer1_1_address0       |  14|          3|   13|         39|
    |buffer1_1_address1       |  14|          3|   13|         39|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |indvar_fu_82             |   9|          2|   62|        124|
    |x_fu_78                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 124|         27|  183|        419|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |buffer1_0_load_1_reg_433           |  16|   0|   16|          0|
    |buffer1_0_load_2_reg_468           |  16|   0|   16|          0|
    |buffer1_0_load_3_reg_478           |  16|   0|   16|          0|
    |buffer1_0_load_reg_423             |  16|   0|   16|          0|
    |buffer1_1_load_1_reg_438           |  16|   0|   16|          0|
    |buffer1_1_load_2_reg_473           |  16|   0|   16|          0|
    |buffer1_1_load_3_reg_483           |  16|   0|   16|          0|
    |buffer1_1_load_reg_428             |  16|   0|   16|          0|
    |icmp_ln1027_reg_393                |   1|   0|    1|          0|
    |icmp_ln1027_reg_393_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_fu_82                       |  62|   0|   62|          0|
    |indvars_iv32_udiv_reg_397          |  13|   0|   13|          0|
    |x_fu_78                            |  64|   0|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 276|   0|  276|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_273_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_273_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_273_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_273_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_273_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_273_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  128|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   16|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  128|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|sext_ln273_1         |   in|   60|     ap_none|                     sext_ln273_1|        scalar|
|add_ln270_1          |   in|   62|     ap_none|                      add_ln270_1|        scalar|
|zext_ln278_4         |   in|   13|     ap_none|                     zext_ln278_4|        scalar|
|buffer1_0_address0   |  out|   13|   ap_memory|                        buffer1_0|         array|
|buffer1_0_ce0        |  out|    1|   ap_memory|                        buffer1_0|         array|
|buffer1_0_q0         |   in|   16|   ap_memory|                        buffer1_0|         array|
|buffer1_0_address1   |  out|   13|   ap_memory|                        buffer1_0|         array|
|buffer1_0_ce1        |  out|    1|   ap_memory|                        buffer1_0|         array|
|buffer1_0_q1         |   in|   16|   ap_memory|                        buffer1_0|         array|
|buffer1_1_address0   |  out|   13|   ap_memory|                        buffer1_1|         array|
|buffer1_1_ce0        |  out|    1|   ap_memory|                        buffer1_1|         array|
|buffer1_1_q0         |   in|   16|   ap_memory|                        buffer1_1|         array|
|buffer1_1_address1   |  out|   13|   ap_memory|                        buffer1_1|         array|
|buffer1_1_ce1        |  out|    1|   ap_memory|                        buffer1_1|         array|
|buffer1_1_q1         |   in|   16|   ap_memory|                        buffer1_1|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

