{"sha": "724d6566cd11c676f3bc082a9771784c825affb1", "node_id": "C_kwDOANBUbNoAKDcyNGQ2NTY2Y2QxMWM2NzZmM2JjMDgyYTk3NzE3ODRjODI1YWZmYjE", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@arm.com", "date": "2021-10-13T09:16:40Z"}, "committer": {"name": "Christophe Lyon", "email": "christophe.lyon@foss.st.com", "date": "2022-02-22T15:55:08Z"}, "message": "arm: Convert more MVE builtins to predicate qualifiers\n\nThis patch covers all builtins that have an HI operand and use the\n<mode> iterator, thus we can replace HI whe <MVE_vpred>.\n\nMost of the work of this patch series was carried out while I was\nworking at STMicroelectronics as a Linaro assignee.\n\n2022-02-22  Christophe Lyon  <christophe.lyon@arm.com>\n\n\tgcc/\n\tPR target/100757\n\tPR target/101325\n\t* config/arm/arm-builtins.cc (TERNOP_UNONE_UNONE_NONE_UNONE_QUALIFIERS): Change to ...\n\t(TERNOP_UNONE_UNONE_NONE_PRED_QUALIFIERS): ... this.\n\t(TERNOP_UNONE_UNONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(TERNOP_UNONE_UNONE_IMM_PRED_QUALIFIERS): ... this.\n\t(TERNOP_NONE_NONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(TERNOP_NONE_NONE_IMM_PRED_QUALIFIERS): ... this.\n\t(TERNOP_NONE_NONE_UNONE_UNONE_QUALIFIERS): Change to ...\n\t(TERNOP_NONE_NONE_UNONE_PRED_QUALIFIERS): ... this.\n\t(QUADOP_UNONE_UNONE_NONE_NONE_UNONE_QUALIFIERS): Change to ...\n\t(QUADOP_UNONE_UNONE_NONE_NONE_PRED_QUALIFIERS): ... this.\n\t(QUADOP_NONE_NONE_NONE_NONE_PRED_QUALIFIERS): New.\n\t(QUADOP_NONE_NONE_NONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(QUADOP_NONE_NONE_NONE_IMM_PRED_QUALIFIERS): ... this.\n\t(QUADOP_UNONE_UNONE_UNONE_UNONE_PRED_QUALIFIERS): New.\n\t(QUADOP_UNONE_UNONE_NONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(QUADOP_UNONE_UNONE_NONE_IMM_PRED_QUALIFIERS): ... this.\n\t(QUADOP_NONE_NONE_UNONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(QUADOP_NONE_NONE_UNONE_IMM_PRED_QUALIFIERS): ... this.\n\t(QUADOP_UNONE_UNONE_UNONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(QUADOP_UNONE_UNONE_UNONE_IMM_PRED_QUALIFIERS): ... this.\n\t(QUADOP_UNONE_UNONE_UNONE_NONE_UNONE_QUALIFIERS): Change to ...\n\t(QUADOP_UNONE_UNONE_UNONE_NONE_PRED_QUALIFIERS): ... this.\n\t(STRS_P_QUALIFIERS): Use predicate qualifier.\n\t(STRU_P_QUALIFIERS): Likewise.\n\t(STRSU_P_QUALIFIERS): Likewise.\n\t(STRSS_P_QUALIFIERS): Likewise.\n\t(LDRGS_Z_QUALIFIERS): Likewise.\n\t(LDRGU_Z_QUALIFIERS): Likewise.\n\t(LDRS_Z_QUALIFIERS): Likewise.\n\t(LDRU_Z_QUALIFIERS): Likewise.\n\t(QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_UNONE_QUALIFIERS): Change to ...\n\t(QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_PRED_QUALIFIERS): ... this.\n\t(BINOP_NONE_NONE_PRED_QUALIFIERS): New.\n\t(BINOP_UNONE_UNONE_PRED_QUALIFIERS): New.\n\t* config/arm/arm_mve_builtins.def: Use new predicated qualifiers.\n\t* config/arm/mve.md: Use MVE_VPRED instead of HI.", "tree": {"sha": "4ab412d39a112de70002a09cdc1eb91ffa5a027a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4ab412d39a112de70002a09cdc1eb91ffa5a027a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/724d6566cd11c676f3bc082a9771784c825affb1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/724d6566cd11c676f3bc082a9771784c825affb1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/724d6566cd11c676f3bc082a9771784c825affb1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/724d6566cd11c676f3bc082a9771784c825affb1/comments", "author": null, "committer": null, "parents": [{"sha": "e6a4aefce8e47a7d3ba781066a1410ebfa963e59", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6a4aefce8e47a7d3ba781066a1410ebfa963e59", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e6a4aefce8e47a7d3ba781066a1410ebfa963e59"}], "stats": {"total": 1112, "additions": 569, "deletions": 543}, "files": [{"sha": "a9536b2f7f8729c5d1656338c9f62c29eb228ce5", "filename": "gcc/config/arm/arm-builtins.cc", "status": "modified", "additions": 78, "deletions": 52, "changes": 130, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/724d6566cd11c676f3bc082a9771784c825affb1/gcc%2Fconfig%2Farm%2Farm-builtins.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/724d6566cd11c676f3bc082a9771784c825affb1/gcc%2Fconfig%2Farm%2Farm-builtins.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-builtins.cc?ref=724d6566cd11c676f3bc082a9771784c825affb1", "patch": "@@ -484,18 +484,18 @@ arm_ternop_unone_unone_none_imm_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   (arm_ternop_unone_unone_none_imm_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_ternop_unone_unone_none_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_ternop_unone_unone_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_none,\n-      qualifier_unsigned };\n-#define TERNOP_UNONE_UNONE_NONE_UNONE_QUALIFIERS \\\n-  (arm_ternop_unone_unone_none_unone_qualifiers)\n+      qualifier_predicate };\n+#define TERNOP_UNONE_UNONE_NONE_PRED_QUALIFIERS \\\n+  (arm_ternop_unone_unone_none_pred_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_ternop_unone_unone_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_ternop_unone_unone_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_immediate,\n-    qualifier_unsigned };\n-#define TERNOP_UNONE_UNONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_ternop_unone_unone_imm_unone_qualifiers)\n+    qualifier_predicate };\n+#define TERNOP_UNONE_UNONE_IMM_PRED_QUALIFIERS \\\n+  (arm_ternop_unone_unone_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n arm_ternop_pred_none_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n@@ -522,16 +522,16 @@ arm_ternop_none_none_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   (arm_ternop_none_none_none_pred_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_ternop_none_none_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n-  = { qualifier_none, qualifier_none, qualifier_immediate, qualifier_unsigned };\n-#define TERNOP_NONE_NONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_ternop_none_none_imm_unone_qualifiers)\n+arm_ternop_none_none_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+  = { qualifier_none, qualifier_none, qualifier_immediate, qualifier_predicate };\n+#define TERNOP_NONE_NONE_IMM_PRED_QUALIFIERS \\\n+  (arm_ternop_none_none_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_ternop_none_none_unone_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n-  = { qualifier_none, qualifier_none, qualifier_unsigned, qualifier_unsigned };\n-#define TERNOP_NONE_NONE_UNONE_UNONE_QUALIFIERS \\\n-  (arm_ternop_none_none_unone_unone_qualifiers)\n+arm_ternop_none_none_unone_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+  = { qualifier_none, qualifier_none, qualifier_unsigned, qualifier_predicate };\n+#define TERNOP_NONE_NONE_UNONE_PRED_QUALIFIERS \\\n+  (arm_ternop_none_none_unone_pred_qualifiers)\n \n static enum arm_type_qualifiers\n arm_ternop_unone_unone_unone_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n@@ -561,11 +561,11 @@ arm_ternop_none_none_none_none_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   (arm_ternop_none_none_none_none_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quadop_unone_unone_none_none_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quadop_unone_unone_none_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_none, qualifier_none,\n-    qualifier_unsigned };\n-#define QUADOP_UNONE_UNONE_NONE_NONE_UNONE_QUALIFIERS \\\n-  (arm_quadop_unone_unone_none_none_unone_qualifiers)\n+    qualifier_predicate };\n+#define QUADOP_UNONE_UNONE_NONE_NONE_PRED_QUALIFIERS \\\n+  (arm_quadop_unone_unone_none_none_pred_qualifiers)\n \n static enum arm_type_qualifiers\n arm_quadop_none_none_none_none_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n@@ -575,11 +575,18 @@ arm_quadop_none_none_none_none_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   (arm_quadop_none_none_none_none_unone_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quadop_none_none_none_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quadop_none_none_none_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+  = { qualifier_none, qualifier_none, qualifier_none, qualifier_none,\n+    qualifier_predicate };\n+#define QUADOP_NONE_NONE_NONE_NONE_PRED_QUALIFIERS \\\n+  (arm_quadop_none_none_none_none_pred_qualifiers)\n+\n+static enum arm_type_qualifiers\n+arm_quadop_none_none_none_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_none, qualifier_none, qualifier_none, qualifier_immediate,\n-    qualifier_unsigned };\n-#define QUADOP_NONE_NONE_NONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_quadop_none_none_none_imm_unone_qualifiers)\n+    qualifier_predicate };\n+#define QUADOP_NONE_NONE_NONE_IMM_PRED_QUALIFIERS \\\n+  (arm_quadop_none_none_none_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n arm_quadop_unone_unone_unone_unone_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n@@ -589,32 +596,39 @@ arm_quadop_unone_unone_unone_unone_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   (arm_quadop_unone_unone_unone_unone_unone_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quadop_unone_unone_none_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quadop_unone_unone_unone_unone_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+  = { qualifier_unsigned, qualifier_unsigned, qualifier_unsigned,\n+    qualifier_unsigned, qualifier_predicate };\n+#define QUADOP_UNONE_UNONE_UNONE_UNONE_PRED_QUALIFIERS \\\n+  (arm_quadop_unone_unone_unone_unone_pred_qualifiers)\n+\n+static enum arm_type_qualifiers\n+arm_quadop_unone_unone_none_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_none,\n-    qualifier_immediate, qualifier_unsigned };\n-#define QUADOP_UNONE_UNONE_NONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_quadop_unone_unone_none_imm_unone_qualifiers)\n+    qualifier_immediate, qualifier_predicate };\n+#define QUADOP_UNONE_UNONE_NONE_IMM_PRED_QUALIFIERS \\\n+  (arm_quadop_unone_unone_none_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quadop_none_none_unone_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quadop_none_none_unone_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_none, qualifier_none, qualifier_unsigned, qualifier_immediate,\n-    qualifier_unsigned };\n-#define QUADOP_NONE_NONE_UNONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_quadop_none_none_unone_imm_unone_qualifiers)\n+    qualifier_predicate };\n+#define QUADOP_NONE_NONE_UNONE_IMM_PRED_QUALIFIERS \\\n+  (arm_quadop_none_none_unone_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quadop_unone_unone_unone_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quadop_unone_unone_unone_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_unsigned,\n-    qualifier_immediate, qualifier_unsigned };\n-#define QUADOP_UNONE_UNONE_UNONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_quadop_unone_unone_unone_imm_unone_qualifiers)\n+    qualifier_immediate, qualifier_predicate };\n+#define QUADOP_UNONE_UNONE_UNONE_IMM_PRED_QUALIFIERS \\\n+  (arm_quadop_unone_unone_unone_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quadop_unone_unone_unone_none_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quadop_unone_unone_unone_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_unsigned,\n-    qualifier_none, qualifier_unsigned };\n-#define QUADOP_UNONE_UNONE_UNONE_NONE_UNONE_QUALIFIERS \\\n-  (arm_quadop_unone_unone_unone_none_unone_qualifiers)\n+    qualifier_none, qualifier_predicate };\n+#define QUADOP_UNONE_UNONE_UNONE_NONE_PRED_QUALIFIERS \\\n+  (arm_quadop_unone_unone_unone_none_pred_qualifiers)\n \n static enum arm_type_qualifiers\n arm_strs_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n@@ -651,25 +665,25 @@ arm_strsbu_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n \n static enum arm_type_qualifiers\n arm_strs_p_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n-  = { qualifier_void, qualifier_pointer, qualifier_none, qualifier_unsigned};\n+  = { qualifier_void, qualifier_pointer, qualifier_none, qualifier_predicate};\n #define STRS_P_QUALIFIERS (arm_strs_p_qualifiers)\n \n static enum arm_type_qualifiers\n arm_stru_p_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_void, qualifier_pointer, qualifier_unsigned,\n-      qualifier_unsigned};\n+      qualifier_predicate};\n #define STRU_P_QUALIFIERS (arm_stru_p_qualifiers)\n \n static enum arm_type_qualifiers\n arm_strsu_p_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_void, qualifier_pointer, qualifier_unsigned,\n-      qualifier_unsigned, qualifier_unsigned};\n+      qualifier_unsigned, qualifier_predicate};\n #define STRSU_P_QUALIFIERS (arm_strsu_p_qualifiers)\n \n static enum arm_type_qualifiers\n arm_strss_p_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_void, qualifier_pointer, qualifier_unsigned,\n-      qualifier_none, qualifier_unsigned};\n+      qualifier_none, qualifier_predicate};\n #define STRSS_P_QUALIFIERS (arm_strss_p_qualifiers)\n \n static enum arm_type_qualifiers\n@@ -729,31 +743,31 @@ arm_ldrgbu_z_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n static enum arm_type_qualifiers\n arm_ldrgs_z_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_none, qualifier_pointer, qualifier_unsigned,\n-      qualifier_unsigned};\n+      qualifier_predicate};\n #define LDRGS_Z_QUALIFIERS (arm_ldrgs_z_qualifiers)\n \n static enum arm_type_qualifiers\n arm_ldrgu_z_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_pointer, qualifier_unsigned,\n-      qualifier_unsigned};\n+      qualifier_predicate};\n #define LDRGU_Z_QUALIFIERS (arm_ldrgu_z_qualifiers)\n \n static enum arm_type_qualifiers\n arm_ldrs_z_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n-  = { qualifier_none, qualifier_pointer, qualifier_unsigned};\n+  = { qualifier_none, qualifier_pointer, qualifier_predicate};\n #define LDRS_Z_QUALIFIERS (arm_ldrs_z_qualifiers)\n \n static enum arm_type_qualifiers\n arm_ldru_z_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n-  = { qualifier_unsigned, qualifier_pointer, qualifier_unsigned};\n+  = { qualifier_unsigned, qualifier_pointer, qualifier_predicate};\n #define LDRU_Z_QUALIFIERS (arm_ldru_z_qualifiers)\n \n static enum arm_type_qualifiers\n-arm_quinop_unone_unone_unone_unone_imm_unone_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+arm_quinop_unone_unone_unone_unone_imm_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_unsigned,\n-      qualifier_unsigned, qualifier_immediate, qualifier_unsigned };\n-#define QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_UNONE_QUALIFIERS \\\n-  (arm_quinop_unone_unone_unone_unone_imm_unone_qualifiers)\n+      qualifier_unsigned, qualifier_immediate, qualifier_predicate };\n+#define QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_PRED_QUALIFIERS \\\n+  (arm_quinop_unone_unone_unone_unone_imm_pred_qualifiers)\n \n static enum arm_type_qualifiers\n arm_ldrgbwbxu_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n@@ -830,6 +844,18 @@ arm_sqshl_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n   = { qualifier_unsigned, qualifier_unsigned, qualifier_const};\n #define SQSHL_QUALIFIERS (arm_sqshl_qualifiers)\n \n+static enum arm_type_qualifiers\n+arm_binop_none_none_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+  = { qualifier_none, qualifier_none, qualifier_predicate };\n+#define BINOP_NONE_NONE_PRED_QUALIFIERS \\\n+  (arm_binop_none_none_pred_qualifiers)\n+\n+static enum arm_type_qualifiers\n+arm_binop_unone_unone_pred_qualifiers[SIMD_MAX_BUILTIN_ARGS]\n+  = { qualifier_unsigned, qualifier_unsigned, qualifier_predicate };\n+#define BINOP_UNONE_UNONE_PRED_QUALIFIERS \\\n+  (arm_binop_unone_unone_pred_qualifiers)\n+\n /* End of Qualifier for MVE builtins.  */\n \n    /* void ([T element type] *, T, immediate).  */"}, {"sha": "7db6d47867e200314e54613387bbcd7c37e5f13b", "filename": "gcc/config/arm/arm_mve_builtins.def", "status": "modified", "additions": 281, "deletions": 281, "changes": 562, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/724d6566cd11c676f3bc082a9771784c825affb1/gcc%2Fconfig%2Farm%2Farm_mve_builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/724d6566cd11c676f3bc082a9771784c825affb1/gcc%2Fconfig%2Farm%2Farm_mve_builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm_mve_builtins.def?ref=724d6566cd11c676f3bc082a9771784c825affb1", "patch": "@@ -123,7 +123,7 @@ VAR3 (BINOP_PRED_UNONE_UNONE, vcmpcsq_, v16qi, v8hi, v4si)\n VAR3 (BINOP_PRED_UNONE_UNONE, vcmpcsq_n_, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_UNONE, vbicq_u, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_UNONE, vandq_u, v16qi, v8hi, v4si)\n-VAR3 (BINOP_UNONE_UNONE_UNONE, vaddvq_p_u, v16qi, v8hi, v4si)\n+VAR3 (BINOP_UNONE_UNONE_PRED, vaddvq_p_u, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_UNONE, vaddvaq_u, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_UNONE, vaddq_n_u, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_UNONE, vabdq_u, v16qi, v8hi, v4si)\n@@ -154,7 +154,7 @@ VAR3 (BINOP_PRED_NONE_NONE, vcmpgeq_n_, v16qi, v8hi, v4si)\n VAR3 (BINOP_PRED_NONE_NONE, vcmpeqq_, v16qi, v8hi, v4si)\n VAR3 (BINOP_PRED_NONE_NONE, vcmpeqq_n_, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_NONE_IMM, vqshluq_n_s, v16qi, v8hi, v4si)\n-VAR3 (BINOP_NONE_NONE_UNONE, vaddvq_p_s, v16qi, v8hi, v4si)\n+VAR3 (BINOP_NONE_NONE_PRED, vaddvq_p_s, v16qi, v8hi, v4si)\n VAR3 (BINOP_NONE_NONE_NONE, vsubq_s, v16qi, v8hi, v4si)\n VAR3 (BINOP_NONE_NONE_NONE, vsubq_n_s, v16qi, v8hi, v4si)\n VAR3 (BINOP_NONE_NONE_NONE, vshlq_r_s, v16qi, v8hi, v4si)\n@@ -277,35 +277,35 @@ VAR1 (BINOP_NONE_NONE_NONE, vrmlaldavhq_s, v4si)\n VAR1 (BINOP_NONE_NONE_NONE, vcvttq_f16_f32, v8hf)\n VAR1 (BINOP_NONE_NONE_NONE, vcvtbq_f16_f32, v8hf)\n VAR1 (BINOP_NONE_NONE_NONE, vaddlvaq_s, v4si)\n-VAR2 (TERNOP_NONE_NONE_IMM_UNONE, vbicq_m_n_s, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_IMM_UNONE, vbicq_m_n_u, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_IMM_PRED, vbicq_m_n_s, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_IMM_PRED, vbicq_m_n_u, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_IMM, vqrshrnbq_n_s, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vqrshrnbq_n_u, v8hi, v4si)\n VAR1 (TERNOP_NONE_NONE_NONE_NONE, vrmlaldavhaq_s, v4si)\n VAR1 (TERNOP_UNONE_UNONE_UNONE_UNONE, vrmlaldavhaq_u, v4si)\n-VAR2 (TERNOP_NONE_NONE_UNONE_UNONE, vcvtq_m_to_f_u, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vcvtq_m_to_f_s, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_UNONE_PRED, vcvtq_m_to_f_u, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vcvtq_m_to_f_s, v8hf, v4sf)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpeqq_m_f, v8hf, v4sf)\n VAR3 (TERNOP_UNONE_NONE_UNONE_IMM, vshlcq_carry_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, vshlcq_carry_u, v16qi, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_NONE_IMM, vqrshrunbq_n_s, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_NONE_NONE, vabavq_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vabavq_u, v16qi, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vcvtaq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vcvtaq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vcvtaq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vcvtaq_m_s, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, vshlcq_vec_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_UNONE_IMM, vshlcq_vec_s, v16qi, v8hi, v4si)\n VAR4 (TERNOP_UNONE_UNONE_UNONE_PRED, vpselq_u, v16qi, v8hi, v4si, v2di)\n VAR4 (TERNOP_NONE_NONE_NONE_PRED, vpselq_s, v16qi, v8hi, v4si, v2di)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vrev64q_m_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmvnq_m_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vrev64q_m_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vmvnq_m_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmlasq_n_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmlaq_n_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmladavq_p_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vmladavq_p_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmladavaq_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vminvq_p_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmaxvq_p_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vdupq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vminvq_p_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vmaxvq_p_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vdupq_m_n_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmpneq_m_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmpneq_m_n_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmphiq_m_u, v16qi, v8hi, v4si)\n@@ -314,18 +314,18 @@ VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmpeqq_m_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmpeqq_m_n_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmpcsq_m_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_UNONE_UNONE_PRED, vcmpcsq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vclzq_m_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_UNONE_UNONE, vaddvaq_p_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vclzq_m_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_UNONE_PRED, vaddvaq_p_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, vsriq_n_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, vsliq_n_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vshlq_m_r_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vrshlq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vqshlq_m_r_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vqrshlq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vminavq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vminaq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vmaxavq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_UNONE_UNONE_NONE_UNONE, vmaxaq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vshlq_m_r_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vrshlq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vqshlq_m_r_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vqrshlq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vminavq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vminaq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vmaxavq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_UNONE_UNONE_NONE_PRED, vmaxaq_m_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpneq_m_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpneq_m_n_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpltq_m_s, v16qi, v8hi, v4si)\n@@ -338,26 +338,26 @@ VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpgeq_m_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpgeq_m_n_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpeqq_m_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_PRED_NONE_NONE_PRED, vcmpeqq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vshlq_m_r_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vrshlq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vrev64q_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vqshlq_m_r_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vqrshlq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vqnegq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vqabsq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vnegq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vmvnq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vmlsdavxq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vmlsdavq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vmladavxq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vmladavq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vminvq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vmaxvq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vdupq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vclzq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vclsq_m_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vaddvaq_p_s, v16qi, v8hi, v4si)\n-VAR3 (TERNOP_NONE_NONE_NONE_UNONE, vabsq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vshlq_m_r_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vrshlq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vrev64q_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vqshlq_m_r_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vqrshlq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vqnegq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vqabsq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vnegq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vmvnq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vmlsdavxq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vmlsdavq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vmladavxq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vmladavq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vminvq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vmaxvq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vdupq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vclzq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vclsq_m_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vaddvaq_p_s, v16qi, v8hi, v4si)\n+VAR3 (TERNOP_NONE_NONE_NONE_PRED, vabsq_m_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_NONE_NONE, vqrdmlsdhxq_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_NONE_NONE, vqrdmlsdhq_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_NONE_NONE, vqrdmlashq_n_s, v16qi, v8hi, v4si)\n@@ -378,14 +378,14 @@ VAR3 (TERNOP_NONE_NONE_NONE_NONE, vmladavaxq_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_NONE_NONE, vmladavaq_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_NONE_IMM, vsriq_n_s, v16qi, v8hi, v4si)\n VAR3 (TERNOP_NONE_NONE_NONE_IMM, vsliq_n_s, v16qi, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vrev32q_m_u, v16qi, v8hi)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vqmovntq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vqmovnbq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmovntq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmovnbq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmovltq_m_u, v16qi, v8hi)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmovlbq_m_u, v16qi, v8hi)\n-VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmlaldavq_p_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vrev32q_m_u, v16qi, v8hi)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vqmovntq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vqmovnbq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vmovntq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vmovnbq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vmovltq_m_u, v16qi, v8hi)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vmovlbq_m_u, v16qi, v8hi)\n+VAR2 (TERNOP_UNONE_UNONE_UNONE_PRED, vmlaldavq_p_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_UNONE, vmlaldavaq_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vshrntq_n_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vshrnbq_n_u, v8hi, v4si)\n@@ -394,17 +394,17 @@ VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vrshrnbq_n_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vqshrntq_n_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vqshrnbq_n_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_UNONE_IMM, vqrshrntq_n_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vqmovuntq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vqmovunbq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vcvtq_m_from_f_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vcvtpq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vcvtnq_m_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_NONE_UNONE, vcvtmq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vqmovuntq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vqmovunbq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vcvtq_m_from_f_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vcvtpq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vcvtnq_m_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_NONE_PRED, vcvtmq_m_u, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_NONE_IMM, vqshruntq_n_s, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_NONE_IMM, vqshrunbq_n_s, v8hi, v4si)\n VAR2 (TERNOP_UNONE_UNONE_NONE_IMM, vqrshruntq_n_s, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_IMM_UNONE, vorrq_m_n_u, v8hi, v4si)\n-VAR2 (TERNOP_UNONE_UNONE_IMM_UNONE, vmvnq_m_n_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_IMM_PRED, vorrq_m_n_u, v8hi, v4si)\n+VAR2 (TERNOP_UNONE_UNONE_IMM_PRED, vmvnq_m_n_u, v8hi, v4si)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpneq_m_n_f, v8hf, v4sf)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpneq_m_f, v8hf, v4sf)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpltq_m_n_f, v8hf, v4sf)\n@@ -416,38 +416,38 @@ VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpgtq_m_f, v8hf, v4sf)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpgeq_m_n_f, v8hf, v4sf)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpgeq_m_f, v8hf, v4sf)\n VAR2 (TERNOP_PRED_NONE_NONE_PRED, vcmpeqq_m_n_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrndxq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrndq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrndpq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrndnq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrndmq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrndaq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrev64q_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vrev32q_m_s, v16qi, v8hi)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vqmovntq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vqmovnbq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrndxq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrndq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrndpq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrndnq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrndmq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrndaq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrev64q_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vrev32q_m_s, v16qi, v8hi)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vqmovntq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vqmovnbq_m_s, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_PRED, vpselq_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vnegq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmovntq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmovnbq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmovltq_m_s, v16qi, v8hi)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmovlbq_m_s, v16qi, v8hi)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmlsldavxq_p_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmlsldavq_p_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmlaldavxq_p_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmlaldavq_p_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vminnmvq_p_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vminnmavq_p_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vminnmaq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmaxnmvq_p_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmaxnmavq_p_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vmaxnmaq_m_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vdupq_m_n_f, v8hf, v4sf)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vcvtq_m_from_f_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vcvtpq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vcvtnq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vcvtmq_m_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_NONE_UNONE, vabsq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vnegq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmovntq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmovnbq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmovltq_m_s, v16qi, v8hi)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmovlbq_m_s, v16qi, v8hi)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmlsldavxq_p_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmlsldavq_p_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmlaldavxq_p_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmlaldavq_p_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vminnmvq_p_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vminnmavq_p_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vminnmaq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmaxnmvq_p_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmaxnmavq_p_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vmaxnmaq_m_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vdupq_m_n_f, v8hf, v4sf)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vcvtq_m_from_f_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vcvtpq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vcvtnq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vcvtmq_m_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_NONE_PRED, vabsq_m_f, v8hf, v4sf)\n VAR2 (TERNOP_NONE_NONE_NONE_NONE, vmlsldavaxq_s, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_NONE, vmlsldavaq_s, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_NONE, vmlaldavaxq_s, v8hi, v4si)\n@@ -463,8 +463,8 @@ VAR2 (TERNOP_NONE_NONE_NONE_IMM, vrshrnbq_n_s, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_IMM, vqshrntq_n_s, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_IMM, vqshrnbq_n_s, v8hi, v4si)\n VAR2 (TERNOP_NONE_NONE_NONE_IMM, vqrshrntq_n_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_IMM_UNONE, vorrq_m_n_s, v8hi, v4si)\n-VAR2 (TERNOP_NONE_NONE_IMM_UNONE, vmvnq_m_n_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_IMM_PRED, vorrq_m_n_s, v8hi, v4si)\n+VAR2 (TERNOP_NONE_NONE_IMM_PRED, vmvnq_m_n_s, v8hi, v4si)\n VAR1 (TERNOP_UNONE_UNONE_UNONE_UNONE, vrmlaldavhq_p_u, v4si)\n VAR1 (TERNOP_UNONE_UNONE_UNONE_UNONE, vrev16q_m_u, v16qi)\n VAR1 (TERNOP_UNONE_UNONE_UNONE_UNONE, vaddlvaq_p_u, v4si)\n@@ -482,189 +482,189 @@ VAR1 (TERNOP_NONE_NONE_NONE_UNONE, vaddlvaq_p_s, v4si)\n VAR1 (TERNOP_NONE_NONE_NONE_NONE, vrmlsldavhaxq_s, v4si)\n VAR1 (TERNOP_NONE_NONE_NONE_NONE, vrmlsldavhaq_s, v4si)\n VAR1 (TERNOP_NONE_NONE_NONE_NONE, vrmlaldavhaxq_s, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vsriq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vsriq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vsubq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vsubq_m_u, v16qi, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_UNONE_IMM_UNONE, vcvtq_m_n_to_f_u, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vcvtq_m_n_to_f_s, v8hf, v4sf)\n-VAR3 (QUADOP_UNONE_UNONE_NONE_IMM_UNONE, vqshluq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_NONE_NONE_UNONE, vabavq_p_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vabavq_p_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_UNONE, vshlq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vshlq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vsubq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vrmulhq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vrhaddq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vqsubq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vqsubq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vqaddq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vqaddq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vorrq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vornq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmulq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmulq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmulltq_int_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmullbq_int_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmulhq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmlasq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmlaq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmladavaq_p_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vminq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmaxq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vhsubq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vhsubq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vhaddq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vhaddq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, veorq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vcaddq_rot90_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vcaddq_rot270_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vbicq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vandq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vaddq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vaddq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vabdq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_UNONE, vrshlq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_UNONE, vqshlq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_UNONE, vqrshlq_m_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_UNONE, vbrsrq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vsliq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshrq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshlq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vrshrq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vqshlq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vsubq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrshlq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrmulhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrhaddq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqsubq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqsubq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqshlq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrshlq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmulhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmulhq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmlsdhxq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmlsdhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmlashq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmlahq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmladhxq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqrdmladhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmulhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmulhq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmlsdhxq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmlsdhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmlahq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmlashq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmladhxq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmladhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqaddq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqaddq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vorrq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vornq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmulq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmulq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmulltq_int_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmullbq_int_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmulhq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlsdavaxq_p_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlsdavaq_p_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlasq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlaq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmladavaxq_p_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmladavaq_p_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vminq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmaxq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vhsubq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vhsubq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vhcaddq_rot90_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vhcaddq_rot270_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vhaddq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vhaddq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, veorq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcaddq_rot90_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcaddq_rot270_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vbrsrq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vbicq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vandq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vaddq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vaddq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vabdq_m_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vsliq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vshrq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vshlq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vrshrq_m_n_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vqshlq_m_n_s, v16qi, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmulltq_poly_m_p, v16qi, v8hi)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmullbq_poly_m_p, v16qi, v8hi)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vmlaldavaq_p_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshrntq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshrnbq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshlltq_m_n_u, v16qi, v8hi)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshllbq_m_n_u, v16qi, v8hi)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vrshrntq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vrshrnbq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vqshrntq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vqshrnbq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vqrshrntq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vqrshrnbq_m_n_u, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_UNONE, vqshruntq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_UNONE, vqshrunbq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_UNONE, vqrshruntq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_UNONE, vqrshrunbq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmulltq_m_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmulltq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmullbq_m_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vqdmullbq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlsldavaxq_p_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlsldavaq_p_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlaldavaxq_p_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmlaldavaq_p_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vshrntq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vshrnbq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vshlltq_m_n_s, v16qi, v8hi)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vshllbq_m_n_s, v16qi, v8hi)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vrshrntq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vrshrnbq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vqshrntq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vqshrnbq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vqrshrntq_m_n_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vqrshrnbq_m_n_s, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_IMM_PRED, vsriq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vsriq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vsubq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vsubq_m_u, v16qi, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_UNONE_IMM_PRED, vcvtq_m_n_to_f_u, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vcvtq_m_n_to_f_s, v8hf, v4sf)\n+VAR3 (QUADOP_UNONE_UNONE_NONE_IMM_PRED, vqshluq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_NONE_NONE_PRED, vabavq_p_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vabavq_p_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_PRED, vshlq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vshlq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vsubq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vrmulhq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vrhaddq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vqsubq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vqsubq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vqaddq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vqaddq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vorrq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vornq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmulq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmulq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmulltq_int_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmullbq_int_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmulhq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmlasq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmlaq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmladavaq_p_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vminq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmaxq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vhsubq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vhsubq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vhaddq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vhaddq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, veorq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vcaddq_rot90_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vcaddq_rot270_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vbicq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vandq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vaddq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vaddq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vabdq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_PRED, vrshlq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_PRED, vqshlq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_PRED, vqrshlq_m_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_NONE_PRED, vbrsrq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vsliq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshrq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshlq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vrshrq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vqshlq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vsubq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vrshlq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vrmulhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vrhaddq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqsubq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqsubq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqshlq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrshlq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmulhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmulhq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmlsdhxq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmlsdhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmlashq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmlahq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmladhxq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqrdmladhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmulhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmulhq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmlsdhxq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmlsdhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmlahq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmlashq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmladhxq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmladhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqaddq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqaddq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vorrq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vornq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmulq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmulq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmulltq_int_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmullbq_int_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmulhq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlsdavaxq_p_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlsdavaq_p_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlasq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlaq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmladavaxq_p_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmladavaq_p_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vminq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmaxq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vhsubq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vhsubq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vhcaddq_rot90_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vhcaddq_rot270_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vhaddq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vhaddq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, veorq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcaddq_rot90_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcaddq_rot270_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vbrsrq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vbicq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vandq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vaddq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vaddq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_NONE_PRED, vabdq_m_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_IMM_PRED, vsliq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_IMM_PRED, vshrq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_IMM_PRED, vshlq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_IMM_PRED, vrshrq_m_n_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_NONE_IMM_PRED, vqshlq_m_n_s, v16qi, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmulltq_poly_m_p, v16qi, v8hi)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmullbq_poly_m_p, v16qi, v8hi)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_UNONE_PRED, vmlaldavaq_p_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshrntq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshrnbq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshlltq_m_n_u, v16qi, v8hi)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshllbq_m_n_u, v16qi, v8hi)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vrshrntq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vrshrnbq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vqshrntq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vqshrnbq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vqrshrntq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vqrshrnbq_m_n_u, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_PRED, vqshruntq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_PRED, vqshrunbq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_PRED, vqrshruntq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_PRED, vqrshrunbq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmulltq_m_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmulltq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmullbq_m_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vqdmullbq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlsldavaxq_p_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlsldavaq_p_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlaldavaxq_p_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmlaldavaq_p_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vshrntq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vshrnbq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vshlltq_m_n_s, v16qi, v8hi)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vshllbq_m_n_s, v16qi, v8hi)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vrshrntq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vrshrnbq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vqshrntq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vqshrnbq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vqrshrntq_m_n_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vqrshrnbq_m_n_s, v8hi, v4si)\n VAR1 (QUADOP_UNONE_UNONE_UNONE_UNONE_UNONE, vrmlaldavhaq_p_u, v4si)\n VAR1 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrmlsldavhaxq_p_s, v4si)\n VAR1 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrmlsldavhaq_p_s, v4si)\n VAR1 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrmlaldavhaxq_p_s, v4si)\n VAR1 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vrmlaldavhaq_p_s, v4si)\n-VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_UNONE, vcvtq_m_n_from_f_u, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_IMM_UNONE, vcvtq_m_n_from_f_s, v8hi, v4si)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vbrsrq_m_n_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vsubq_m_n_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vsubq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vorrq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vornq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmulq_m_n_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmulq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vminnmq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vmaxnmq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vfmsq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vfmasq_m_n_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vfmaq_m_n_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vfmaq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, veorq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmulq_rot90_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmulq_rot270_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmulq_rot180_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmulq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmlaq_rot90_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmlaq_rot270_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmlaq_rot180_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcmlaq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcaddq_rot90_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vcaddq_rot270_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vbicq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vandq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vaddq_m_n_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vaddq_m_f, v8hf, v4sf)\n-VAR2 (QUADOP_NONE_NONE_NONE_NONE_UNONE, vabdq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_UNONE_UNONE_NONE_IMM_PRED, vcvtq_m_n_from_f_u, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_IMM_PRED, vcvtq_m_n_from_f_s, v8hi, v4si)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vbrsrq_m_n_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vsubq_m_n_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vsubq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vorrq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vornq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmulq_m_n_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmulq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vminnmq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vmaxnmq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vfmsq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vfmasq_m_n_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vfmaq_m_n_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vfmaq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, veorq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmulq_rot90_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmulq_rot270_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmulq_rot180_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmulq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmlaq_rot90_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmlaq_rot270_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmlaq_rot180_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcmlaq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcaddq_rot90_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vcaddq_rot270_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vbicq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vandq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vaddq_m_n_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vaddq_m_f, v8hf, v4sf)\n+VAR2 (QUADOP_NONE_NONE_NONE_NONE_PRED, vabdq_m_f, v8hf, v4sf)\n VAR3 (STRS, vstrbq_s, v16qi, v8hi, v4si)\n VAR3 (STRU, vstrbq_u, v16qi, v8hi, v4si)\n VAR3 (STRSS, vstrbq_scatter_offset_s, v16qi, v8hi, v4si)\n@@ -797,14 +797,14 @@ VAR1 (STRSU_P, vstrwq_scatter_offset_p_u, v4si)\n VAR1 (STRSU_P, vstrwq_scatter_shifted_offset_p_u, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, viwdupq_wb_u, v16qi, v4si, v8hi)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, vdwdupq_wb_u, v16qi, v4si, v8hi)\n-VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_UNONE, viwdupq_m_wb_u, v16qi, v8hi, v4si)\n-VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_UNONE, vdwdupq_m_wb_u, v16qi, v8hi, v4si)\n-VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_UNONE, viwdupq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_UNONE, vdwdupq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_PRED, viwdupq_m_wb_u, v16qi, v8hi, v4si)\n+VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_PRED, vdwdupq_m_wb_u, v16qi, v8hi, v4si)\n+VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_PRED, viwdupq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUINOP_UNONE_UNONE_UNONE_UNONE_IMM_PRED, vdwdupq_m_n_u, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_IMM, vddupq_n_u, v16qi, v8hi, v4si)\n VAR3 (BINOP_UNONE_UNONE_IMM, vidupq_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vddupq_m_n_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vidupq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vddupq_m_n_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vidupq_m_n_u, v16qi, v8hi, v4si)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, vdwdupq_n_u, v16qi, v4si, v8hi)\n VAR3 (TERNOP_UNONE_UNONE_UNONE_IMM, viwdupq_n_u, v16qi, v4si, v8hi)\n VAR1 (STRSBWBU, vstrwq_scatter_base_wb_u, v4si)\n@@ -870,10 +870,10 @@ VAR1 (UQSHL, urshr_, si)\n VAR1 (UQSHL, urshrl_, di)\n VAR1 (UQSHL, uqshl_, si)\n VAR1 (UQSHL, uqshll_, di)\n-VAR3 (QUADOP_NONE_NONE_UNONE_IMM_UNONE, vshlcq_m_vec_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_NONE_NONE_UNONE_IMM_UNONE, vshlcq_m_carry_s, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshlcq_m_vec_u, v16qi, v8hi, v4si)\n-VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_UNONE, vshlcq_m_carry_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_UNONE_IMM_PRED, vshlcq_m_vec_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_NONE_NONE_UNONE_IMM_PRED, vshlcq_m_carry_s, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshlcq_m_vec_u, v16qi, v8hi, v4si)\n+VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshlcq_m_carry_u, v16qi, v8hi, v4si)\n \n /* optabs without any suffixes.  */\n VAR5 (BINOP_NONE_NONE_NONE, vcaddq_rot90, v16qi, v8hi, v4si, v8hf, v4sf)"}, {"sha": "5d51da110f69b1a4963ab60b56762244f4ea769a", "filename": "gcc/config/arm/mve.md", "status": "modified", "additions": 210, "deletions": 210, "changes": 420, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/724d6566cd11c676f3bc082a9771784c825affb1/gcc%2Fconfig%2Farm%2Fmve.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/724d6566cd11c676f3bc082a9771784c825affb1/gcc%2Fconfig%2Farm%2Fmve.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fmve.md?ref=724d6566cd11c676f3bc082a9771784c825affb1", "patch": "@@ -130,7 +130,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRNDQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -918,7 +918,7 @@\n   [\n    (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n-\t\t    (match_operand:HI 2 \"vpr_register_operand\" \"Up\")]\n+\t\t    (match_operand:<MVE_VPRED> 2 \"vpr_register_operand\" \"Up\")]\n \t VADDVQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -2581,7 +2581,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VBICQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -2611,7 +2611,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCVTAQ_M))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -2626,7 +2626,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCVTQ_M_TO_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -2748,7 +2748,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VABSQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -2764,7 +2764,7 @@\n    (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VADDVAQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -2780,7 +2780,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCLSQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -2796,7 +2796,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCLZQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3068,7 +3068,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<V_elem> 2 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VDUPQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3084,7 +3084,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMAXAQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3100,7 +3100,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMAXAVQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3116,7 +3116,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMAXVQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3132,7 +3132,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMINAQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3148,7 +3148,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMINAVQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3164,7 +3164,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMINVQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3196,7 +3196,7 @@\n    (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLADAVQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3212,7 +3212,7 @@\n    (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLADAVXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3260,7 +3260,7 @@\n    (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLSDAVQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3276,7 +3276,7 @@\n    (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLSDAVXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3292,7 +3292,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMVNQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3308,7 +3308,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VNEGQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3340,7 +3340,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQABSQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3388,7 +3388,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQNEGQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3500,7 +3500,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQRSHLQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3516,7 +3516,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQSHLQ_M_R))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3532,7 +3532,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VREV64Q_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3548,7 +3548,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRSHLQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3564,7 +3564,7 @@\n    (set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VSHLQ_M_R))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -3723,7 +3723,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VABSQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4013,7 +4013,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<V_elem> 2 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VDUPQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4092,7 +4092,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMAXNMAQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4107,7 +4107,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMAXNMAVQ_P_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4123,7 +4123,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMAXNMVQ_P_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4138,7 +4138,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMINNMAQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4154,7 +4154,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMINNMAVQ_P_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4169,7 +4169,7 @@\n    (set (match_operand:<V_elem> 0 \"s_register_operand\" \"=r\")\n \t(unspec:<V_elem> [(match_operand:<V_elem> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMINNMVQ_P_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4217,7 +4217,7 @@\n    (set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n \t(unspec:DI [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLALDAVQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4233,7 +4233,7 @@\n    (set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n \t(unspec:DI [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLALDAVXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4280,7 +4280,7 @@\n    (set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n \t(unspec:DI [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLSLDAVQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4296,7 +4296,7 @@\n    (set (match_operand:DI 0 \"s_register_operand\" \"=r\")\n \t(unspec:DI [(match_operand:MVE_5 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMLSLDAVXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4311,7 +4311,7 @@\n    (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMOVLBQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4326,7 +4326,7 @@\n    (set (match_operand:<V_double_width> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMOVLTQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4341,7 +4341,7 @@\n    (set (match_operand:<V_narrow_pack> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMOVNBQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4357,7 +4357,7 @@\n    (set (match_operand:<V_narrow_pack> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMOVNTQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4373,7 +4373,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VMVNQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4388,7 +4388,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VNEGQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4404,7 +4404,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:SI 2 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VORRQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4435,7 +4435,7 @@\n    (set (match_operand:<V_narrow_pack> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQMOVNBQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4451,7 +4451,7 @@\n    (set (match_operand:<V_narrow_pack> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQMOVNTQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4467,7 +4467,7 @@\n    (set (match_operand:<V_narrow_pack> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQMOVUNBQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4483,7 +4483,7 @@\n    (set (match_operand:<V_narrow_pack> 0 \"s_register_operand\" \"=w\")\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VQMOVUNTQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4611,7 +4611,7 @@\n    (set (match_operand:MVE_3 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_3 [(match_operand:MVE_3 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VREV32Q_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -4627,7 +4627,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VREV64Q_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4723,7 +4723,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRNDAQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4739,7 +4739,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRNDMQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4755,7 +4755,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRNDNQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4771,7 +4771,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRNDPQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4787,7 +4787,7 @@\n    (set (match_operand:MVE_0 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VRNDXQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4867,7 +4867,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCVTMQ_M))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4883,7 +4883,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCVTPQ_M))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4899,7 +4899,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCVTNQ_M))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4916,7 +4916,7 @@\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred2>\" \"<MVE_constraint2>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCVTQ_M_N_FROM_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4948,7 +4948,7 @@\n    (set (match_operand:MVE_5 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_5 [(match_operand:MVE_5 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VCVTQ_M_FROM_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -4997,7 +4997,7 @@\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t    (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t    (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VABAVQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5014,7 +5014,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_7\" \"Ra\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHLUQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5030,7 +5030,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHLQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5046,7 +5046,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_selective_upto_8\" \"Rg\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSRIQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5062,7 +5062,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSUBQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5078,7 +5078,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:<MVE_CNVT> 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred2>\" \"<MVE_constraint2>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCVTQ_M_N_TO_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -5094,7 +5094,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VABDQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5111,7 +5111,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VADDQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5128,7 +5128,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VADDQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5145,7 +5145,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VANDQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5162,7 +5162,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VBICQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5179,7 +5179,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VBRSRQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5196,7 +5196,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCADDQ_ROT270_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5213,7 +5213,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCADDQ_ROT90_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5230,7 +5230,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VEORQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5247,7 +5247,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VHADDQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5264,7 +5264,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VHADDQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5281,7 +5281,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VHSUBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5298,7 +5298,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VHSUBQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5315,7 +5315,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMAXQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5332,7 +5332,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMINQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5349,7 +5349,7 @@\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t    (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t    (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLADAVAQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5366,7 +5366,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLAQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5383,7 +5383,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLASQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5400,7 +5400,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULHQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5417,7 +5417,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t\t\t  (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t\t\t  (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t\t\t  (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULLBQ_INT_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5434,7 +5434,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t\t\t  (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t\t\t  (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t\t\t  (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t\t\t  (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULLTQ_INT_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5451,7 +5451,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5468,7 +5468,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5485,7 +5485,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VORNQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5502,7 +5502,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VORRQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5519,7 +5519,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQADDQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5536,7 +5536,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQADDQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5553,7 +5553,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMLAHQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5570,7 +5570,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMLASHQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5587,7 +5587,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMLAHQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5604,7 +5604,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMLASHQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5621,7 +5621,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRSHLQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5638,7 +5638,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHLQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5655,7 +5655,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHLQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5672,7 +5672,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSUBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5689,7 +5689,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSUBQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5706,7 +5706,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VRHADDQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5723,7 +5723,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VRMULHQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5740,7 +5740,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VRSHLQ_M))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5757,7 +5757,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred2>\" \"<MVE_constraint2>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VRSHRQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5774,7 +5774,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHLQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5791,7 +5791,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred2>\" \"<MVE_constraint2>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHRQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5808,7 +5808,7 @@\n        (unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred>\" \"<MVE_constraint>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSLIQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5825,7 +5825,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSUBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5842,7 +5842,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VHCADDQ_ROT270_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5859,7 +5859,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VHCADDQ_ROT90_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5876,7 +5876,7 @@\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLADAVAXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5893,7 +5893,7 @@\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLSDAVAQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5910,7 +5910,7 @@\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLSDAVAXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5927,7 +5927,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMLADHQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5944,7 +5944,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMLADHXQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5961,7 +5961,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMLSDHQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5978,7 +5978,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMLSDHXQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -5995,7 +5995,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMULHQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6012,7 +6012,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMULHQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6029,7 +6029,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMLADHQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6046,7 +6046,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMLADHXQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6063,7 +6063,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMLSDHQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6080,7 +6080,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMLSDHXQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6097,7 +6097,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMULHQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6114,7 +6114,7 @@\n \t(unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRDMULHQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6131,7 +6131,7 @@\n \t(unspec:DI [(match_operand:DI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLALDAVAQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6148,7 +6148,7 @@\n \t(unspec:DI [(match_operand:DI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLALDAVAXQ_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6165,7 +6165,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_8\" \"Rb\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRSHRNBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6182,7 +6182,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_8\" \"Rb\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRSHRNTQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6199,7 +6199,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHRNBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6216,7 +6216,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHRNTQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6250,7 +6250,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_8\" \"Rb\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VRSHRNBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6267,7 +6267,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_8\" \"Rb\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VRSHRNTQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6284,7 +6284,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHLLBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6301,7 +6301,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"immediate_operand\" \"i\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHLLTQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6318,7 +6318,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHRNBQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6335,7 +6335,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSHRNTQ_M_N))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6352,7 +6352,7 @@\n \t(unspec:DI [(match_operand:DI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLSLDAVAQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6369,7 +6369,7 @@\n \t(unspec:DI [(match_operand:DI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMLSLDAVAXQ_P_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6386,7 +6386,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_3 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULLBQ_POLY_M_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6403,7 +6403,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_3 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_3 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULLTQ_POLY_M_P))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6420,7 +6420,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMULLBQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6437,7 +6437,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMULLBQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6454,7 +6454,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMULLTQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6471,7 +6471,7 @@\n \t(unspec:<V_double_width> [(match_operand:<V_double_width> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_5 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQDMULLTQ_M_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6488,7 +6488,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"mve_imm_8\" \"Rb\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRSHRUNBQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6505,7 +6505,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQRSHRUNTQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6522,7 +6522,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHRUNBQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6539,7 +6539,7 @@\n \t(unspec:<V_narrow_pack> [(match_operand:<V_narrow_pack> 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_5 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"<MVE_pred3>\" \"<MVE_constraint3>\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VQSHRUNTQ_M_N_S))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -6623,7 +6623,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VABDQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6640,7 +6640,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VADDQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6657,7 +6657,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VADDQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6674,7 +6674,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VANDQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6691,7 +6691,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VBICQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6708,7 +6708,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:SI 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VBRSRQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6725,7 +6725,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCADDQ_ROT270_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6742,7 +6742,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCADDQ_ROT90_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6759,7 +6759,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMLAQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6776,7 +6776,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMLAQ_ROT180_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6793,7 +6793,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMLAQ_ROT270_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6810,7 +6810,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMLAQ_ROT90_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6827,7 +6827,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMULQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6844,7 +6844,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMULQ_ROT180_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6861,7 +6861,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMULQ_ROT270_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6878,7 +6878,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VCMULQ_ROT90_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6895,7 +6895,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VEORQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6912,7 +6912,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VFMAQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6929,7 +6929,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VFMAQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6946,7 +6946,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VFMASQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6963,7 +6963,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VFMSQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6980,7 +6980,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMAXNMQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -6997,7 +6997,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMINNMQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7014,7 +7014,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7031,7 +7031,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VMULQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7048,7 +7048,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VORNQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7065,7 +7065,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VORRQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7082,7 +7082,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_0 3 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSUBQ_M_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7099,7 +7099,7 @@\n \t(unspec:MVE_0 [(match_operand:MVE_0 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_0 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:<V_elem> 3 \"s_register_operand\" \"r\")\n-\t\t       (match_operand:HI 4 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\" \"Up\")]\n \t VSUBQ_M_N_F))\n   ]\n   \"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT\"\n@@ -7248,7 +7248,7 @@\n   [(match_operand:<MVE_B_ELEM>  0 \"mve_scatter_memory\")\n    (match_operand:MVE_2 1 \"s_register_operand\")\n    (match_operand:MVE_2 2 \"s_register_operand\")\n-   (match_operand:HI 3 \"vpr_register_operand\" \"Up\")\n+   (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")\n    (unspec:V4SI [(const_int 0)] VSTRBSOQ)]\n   \"TARGET_HAVE_MVE\"\n {\n@@ -7267,7 +7267,7 @@\n \t  [(match_operand:SI 0 \"register_operand\" \"r\")\n \t   (match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t   (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t   (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t   (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t  VSTRBSOQ))]\n   \"TARGET_HAVE_MVE\"\n   \"vpst\\;vstrbt.<V_sz_elem>\\t%q2, [%0, %q1]\"\n@@ -7302,7 +7302,7 @@\n (define_insn \"mve_vstrbq_p_<supf><mode>\"\n   [(set (match_operand:<MVE_B_ELEM> 0 \"mve_memory_operand\" \"=Ux\")\n \t(unspec:<MVE_B_ELEM> [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n-\t\t\t      (match_operand:HI 2 \"vpr_register_operand\" \"Up\")]\n+\t\t\t      (match_operand:<MVE_VPRED> 2 \"vpr_register_operand\" \"Up\")]\n \t VSTRBQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -7323,7 +7323,7 @@\n   [(set (match_operand:MVE_2 0 \"s_register_operand\" \"=&w\")\n \t(unspec:MVE_2 [(match_operand:<MVE_B_ELEM> 1 \"memory_operand\" \"Us\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t VLDRBGOQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -7347,7 +7347,7 @@\n (define_insn \"mve_vldrbq_z_<supf><mode>\"\n   [(set (match_operand:MVE_2 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_2 [(match_operand:<MVE_B_ELEM> 1 \"mve_memory_operand\" \"Ux\")\n-\t\t       (match_operand:HI 2 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 2 \"vpr_register_operand\" \"Up\")]\n \t VLDRBQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -7434,7 +7434,7 @@\n   [(set (match_operand:MVE_6 0 \"s_register_operand\" \"=&w\")\n \t(unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 \"memory_operand\" \"Us\")\n \t\t       (match_operand:MVE_6 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")\n \t]VLDRHGOQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -7482,7 +7482,7 @@\n   [(set (match_operand:MVE_6 0 \"s_register_operand\" \"=&w\")\n \t(unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 \"memory_operand\" \"Us\")\n \t\t       (match_operand:MVE_6 2 \"s_register_operand\" \"w\")\n-\t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")\n+\t\t       (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")\n \t]VLDRHGSOQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -7548,7 +7548,7 @@\n (define_insn \"mve_vldrhq_z_<supf><mode>\"\n   [(set (match_operand:MVE_6 0 \"s_register_operand\" \"=w\")\n \t(unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 \"mve_memory_operand\" \"Ux\")\n-\t(match_operand:HI 2 \"vpr_register_operand\" \"Up\")]\n+\t(match_operand:<MVE_VPRED> 2 \"vpr_register_operand\" \"Up\")]\n \t VLDRHQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -8124,7 +8124,7 @@\n (define_insn \"mve_vstrhq_p_<supf><mode>\"\n   [(set (match_operand:<MVE_H_ELEM> 0 \"mve_memory_operand\" \"=Ux\")\n \t(unspec:<MVE_H_ELEM> [(match_operand:MVE_6 1 \"s_register_operand\" \"w\")\n-\t\t\t      (match_operand:HI 2 \"vpr_register_operand\" \"Up\")]\n+\t\t\t      (match_operand:<MVE_VPRED> 2 \"vpr_register_operand\" \"Up\")]\n \t VSTRHQ))\n   ]\n   \"TARGET_HAVE_MVE\"\n@@ -8145,7 +8145,7 @@\n   [(match_operand:<MVE_H_ELEM> 0 \"mve_scatter_memory\")\n    (match_operand:MVE_6 1 \"s_register_operand\")\n    (match_operand:MVE_6 2 \"s_register_operand\")\n-   (match_operand:HI 3 \"vpr_register_operand\")\n+   (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\")\n    (unspec:V4SI [(const_int 0)] VSTRHSOQ)]\n   \"TARGET_HAVE_MVE\"\n {\n@@ -8164,7 +8164,7 @@\n \t  [(match_operand:SI 0 \"register_operand\" \"r\")\n \t   (match_operand:MVE_6 1 \"s_register_operand\" \"w\")\n \t   (match_operand:MVE_6 2 \"s_register_operand\" \"w\")\n-\t   (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t   (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t  VSTRHSOQ))]\n   \"TARGET_HAVE_MVE\"\n   \"vpst\\;vstrht.<V_sz_elem>\\t%q2, [%0, %q1]\"\n@@ -8205,7 +8205,7 @@\n   [(match_operand:<MVE_H_ELEM> 0 \"mve_scatter_memory\")\n    (match_operand:MVE_6 1 \"s_register_operand\")\n    (match_operand:MVE_6 2 \"s_register_operand\")\n-   (match_operand:HI 3 \"vpr_register_operand\")\n+   (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\")\n    (unspec:V4SI [(const_int 0)] VSTRHSSOQ)]\n   \"TARGET_HAVE_MVE\"\n {\n@@ -8224,7 +8224,7 @@\n \t  [(match_operand:SI 0 \"register_operand\" \"r\")\n \t   (match_operand:MVE_6 1 \"s_register_operand\" \"w\")\n \t   (match_operand:MVE_6 2 \"s_register_operand\" \"w\")\n-\t   (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n+\t   (match_operand:<MVE_VPRED> 3 \"vpr_register_operand\" \"Up\")]\n \t  VSTRHSSOQ))]\n   \"TARGET_HAVE_MVE\"\n   \"vpst\\;vstrht.<V_sz_elem>\\t%q2, [%0, %q1, uxtw #1]\"\n@@ -9011,7 +9011,7 @@\n    (match_operand:MVE_2 1 \"s_register_operand\")\n    (match_operand:SI 2 \"s_register_operand\")\n    (match_operand:SI 3 \"mve_imm_selective_upto_8\")\n-   (match_operand:HI 4 \"vpr_register_operand\")]\n+   (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\")]\n   \"TARGET_HAVE_MVE\"\n {\n   rtx temp = gen_reg_rtx (SImode);\n@@ -9031,7 +9031,7 @@\n        (unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t      (match_operand:SI 3 \"s_register_operand\" \"2\")\n \t\t      (match_operand:SI 4 \"mve_imm_selective_upto_8\" \"Rg\")\n-\t\t      (match_operand:HI 5 \"vpr_register_operand\" \"Up\")]\n+\t\t      (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\" \"Up\")]\n \tVIDUPQ_M))\n   (set (match_operand:SI 2 \"s_register_operand\" \"=Te\")\n        (plus:SI (match_dup 3)\n@@ -9079,7 +9079,7 @@\n    (match_operand:MVE_2 1 \"s_register_operand\")\n    (match_operand:SI 2 \"s_register_operand\")\n    (match_operand:SI 3 \"mve_imm_selective_upto_8\")\n-   (match_operand:HI 4 \"vpr_register_operand\")]\n+   (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\")]\n   \"TARGET_HAVE_MVE\"\n {\n   rtx temp = gen_reg_rtx (SImode);\n@@ -9099,7 +9099,7 @@\n        (unspec:MVE_2 [(match_operand:MVE_2 1 \"s_register_operand\" \"0\")\n \t\t      (match_operand:SI 3 \"s_register_operand\" \"2\")\n \t\t      (match_operand:SI 4 \"mve_imm_selective_upto_8\" \"Rg\")\n-\t\t      (match_operand:HI 5 \"vpr_register_operand\" \"Up\")]\n+\t\t      (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\" \"Up\")]\n \tVDDUPQ_M))\n   (set (match_operand:SI 2 \"s_register_operand\" \"=Te\")\n        (minus:SI (match_dup 3)\n@@ -9170,7 +9170,7 @@\n   (match_operand:SI 2 \"s_register_operand\")\n   (match_operand:DI 3 \"s_register_operand\")\n   (match_operand:SI 4 \"mve_imm_selective_upto_8\")\n-  (match_operand:HI 5 \"vpr_register_operand\")]\n+  (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\")]\n  \"TARGET_HAVE_MVE\"\n {\n   rtx ignore_wb = gen_reg_rtx (SImode);\n@@ -9190,7 +9190,7 @@\n   (match_operand:SI 2 \"s_register_operand\")\n   (match_operand:DI 3 \"s_register_operand\")\n   (match_operand:SI 4 \"mve_imm_selective_upto_8\")\n-  (match_operand:HI 5 \"vpr_register_operand\")]\n+  (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\")]\n  \"TARGET_HAVE_MVE\"\n {\n   rtx ignore_vec = gen_reg_rtx (<MODE>mode);\n@@ -9210,7 +9210,7 @@\n \t\t       (match_operand:SI 3 \"s_register_operand\" \"1\")\n \t\t       (subreg:SI (match_operand:DI 4 \"s_register_operand\" \"r\") 4)\n \t\t       (match_operand:SI 5 \"mve_imm_selective_upto_8\" \"Rg\")\n-\t\t       (match_operand:HI 6 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 6 \"vpr_register_operand\" \"Up\")]\n \t VDWDUPQ_M))\n    (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_dup 2)\n@@ -9287,7 +9287,7 @@\n   (match_operand:SI 2 \"s_register_operand\")\n   (match_operand:DI 3 \"s_register_operand\")\n   (match_operand:SI 4 \"mve_imm_selective_upto_8\")\n-  (match_operand:HI 5 \"vpr_register_operand\")]\n+  (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\")]\n  \"TARGET_HAVE_MVE\"\n {\n   rtx ignore_wb = gen_reg_rtx (SImode);\n@@ -9307,7 +9307,7 @@\n   (match_operand:SI 2 \"s_register_operand\")\n   (match_operand:DI 3 \"s_register_operand\")\n   (match_operand:SI 4 \"mve_imm_selective_upto_8\")\n-  (match_operand:HI 5 \"vpr_register_operand\")]\n+  (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\")]\n  \"TARGET_HAVE_MVE\"\n {\n   rtx ignore_vec = gen_reg_rtx (<MODE>mode);\n@@ -9327,7 +9327,7 @@\n \t\t       (match_operand:SI 3 \"s_register_operand\" \"1\")\n \t\t       (subreg:SI (match_operand:DI 4 \"s_register_operand\" \"r\") 4)\n \t\t       (match_operand:SI 5 \"mve_imm_selective_upto_8\" \"Rg\")\n-\t\t       (match_operand:HI 6 \"vpr_register_operand\" \"Up\")]\n+\t\t       (match_operand:<MVE_VPRED> 6 \"vpr_register_operand\" \"Up\")]\n \t VIWDUPQ_M))\n    (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_dup 2)\n@@ -10335,7 +10335,7 @@\n   (match_operand:MVE_2 1 \"s_register_operand\")\n   (match_operand:SI 2 \"s_register_operand\")\n   (match_operand:SI 3 \"mve_imm_32\")\n-  (match_operand:HI 4 \"vpr_register_operand\")\n+  (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\")\n   (unspec:MVE_2 [(const_int 0)] VSHLCQ_M)]\n  \"TARGET_HAVE_MVE\"\n {\n@@ -10351,7 +10351,7 @@\n   (match_operand:MVE_2 1 \"s_register_operand\")\n   (match_operand:SI 2 \"s_register_operand\")\n   (match_operand:SI 3 \"mve_imm_32\")\n-  (match_operand:HI 4 \"vpr_register_operand\")\n+  (match_operand:<MVE_VPRED> 4 \"vpr_register_operand\")\n   (unspec:MVE_2 [(const_int 0)] VSHLCQ_M)]\n  \"TARGET_HAVE_MVE\"\n {\n@@ -10367,7 +10367,7 @@\n        (unspec:MVE_2 [(match_operand:MVE_2 2 \"s_register_operand\" \"0\")\n \t\t      (match_operand:SI 3 \"s_register_operand\" \"1\")\n \t\t      (match_operand:SI 4 \"mve_imm_32\" \"Rf\")\n-\t\t      (match_operand:HI 5 \"vpr_register_operand\" \"Up\")]\n+\t\t      (match_operand:<MVE_VPRED> 5 \"vpr_register_operand\" \"Up\")]\n \tVSHLCQ_M))\n   (set (match_operand:SI  1 \"s_register_operand\" \"=r\")\n        (unspec:SI [(match_dup 2)"}]}