var group__hal__spi__master__struct =
[
    [ "hal_spi_master_config_t", "structhal__spi__master__config__t.html", [
      [ "bit_order", "structhal__spi__master__config__t.html#a5d94c69f3e000c69002ef7f409330109", null ],
      [ "clock_frequency", "structhal__spi__master__config__t.html#aaebf493dcf600ad25162bffe2d012a61", null ],
      [ "phase", "structhal__spi__master__config__t.html#af70b0bce99a265eaa65c1d48a24901ff", null ],
      [ "polarity", "structhal__spi__master__config__t.html#a85cb36216a07880a648d911391de2c6a", null ],
      [ "slave_port", "structhal__spi__master__config__t.html#ab69d42d19d5b7eab72b1584b4fc2535d", null ]
    ] ],
    [ "hal_spi_master_send_and_receive_config_t", "structhal__spi__master__send__and__receive__config__t.html", [
      [ "receive_buffer", "structhal__spi__master__send__and__receive__config__t.html#a3745133ed122a18a121a277f2895b35b", null ],
      [ "receive_length", "structhal__spi__master__send__and__receive__config__t.html#ad1caece1c6d018f189c43b60a8ab3439", null ],
      [ "send_data", "structhal__spi__master__send__and__receive__config__t.html#add1fa76432b5a682cdaaf91f1869e9c2", null ],
      [ "send_length", "structhal__spi__master__send__and__receive__config__t.html#a8e7eccfd5933bdf3c1b1f9fe67e9f2cf", null ]
    ] ]
];