T_1 long F_1 ( unsigned long V_1 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nunsigned long V_5 , unsigned long V_6 )\r\n{\r\nreturn F_2 ( V_1 , V_2 , V_3 , V_4 , V_5 , V_6 ) ;\r\n}\r\nstatic inline int\r\nF_3 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nunsigned long V_9 , V_10 ;\r\nswitch ( V_7 )\r\n{\r\ncase V_11 :\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpusha %dc\n\t"\r\n".chip 68k");\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpusha %ic\n\t"\r\n".chip 68k");\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpusha %bc\n\t"\r\n".chip 68k");\r\nbreak;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( ( V_9 = F_4 ( V_1 ) ) ) {\r\nV_9 += V_1 & ~ ( V_16 | 15 ) ;\r\nV_2 = ( V_2 + ( V_1 & 15 ) + 15 ) >> 4 ;\r\n} else {\r\nunsigned long V_17 = V_18 - ( V_1 & ~ V_16 ) ;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\nV_17 = V_18 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_4 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\n}\r\nV_2 = ( V_2 + 15 ) >> 4 ;\r\n}\r\nV_10 = ( V_18 - ( V_9 & ~ V_16 ) ) >> 4 ;\r\nwhile ( V_2 -- )\r\n{\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushl %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushl %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\nif ( ! -- V_10 && V_2 )\r\n{\r\nV_1 += V_18 ;\r\nV_10 = V_18 / 16 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_4 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_10 )\r\nreturn 0 ;\r\nV_2 -= V_10 ;\r\nV_1 += V_18 ;\r\n}\r\n}\r\nelse\r\nV_9 += 16 ;\r\n}\r\nbreak;\r\ndefault:\r\ncase V_19 :\r\nV_2 += ( V_1 & ~ V_16 ) + ( V_18 - 1 ) ;\r\nfor ( V_2 >>= V_20 ; V_2 -- ; V_1 += V_18 )\r\n{\r\nif ( ! ( V_9 = F_4 ( V_1 ) ) )\r\ncontinue;\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushp %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushp %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushp %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int\r\nF_5 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nunsigned long V_9 , V_10 ;\r\nswitch ( V_7 )\r\n{\r\ncase V_11 :\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpusha %dc\n\t"\r\n".chip 68k");\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpusha %ic\n\t"\r\n".chip 68k");\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpusha %bc\n\t"\r\n".chip 68k");\r\nbreak;\r\n}\r\nbreak;\r\ncase V_15 :\r\nV_2 += V_1 & 15 ;\r\nV_1 &= - 16 ;\r\nif ( ! ( V_9 = F_6 ( V_1 ) ) ) {\r\nunsigned long V_17 = V_18 - ( V_1 & ~ V_16 ) ;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\nV_17 = V_18 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_6 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\n}\r\n}\r\nV_2 = ( V_2 + 15 ) >> 4 ;\r\nV_10 = ( V_18 - ( V_9 & ~ V_16 ) ) >> 4 ;\r\nwhile ( V_2 -- )\r\n{\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\nif ( ! -- V_10 && V_2 )\r\n{\r\nV_1 += V_18 ;\r\nV_1 &= V_16 ;\r\nV_10 = V_18 / 16 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_6 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_10 )\r\nreturn 0 ;\r\nV_2 -= V_10 ;\r\nV_1 += V_18 ;\r\n}\r\n}\r\nelse\r\nV_9 += 16 ;\r\n}\r\nbreak;\r\ndefault:\r\ncase V_19 :\r\nV_2 += ( V_1 & ~ V_16 ) + ( V_18 - 1 ) ;\r\nV_1 &= V_16 ;\r\nfor ( V_2 >>= V_20 ; V_2 -- ; V_1 += V_18 )\r\n{\r\nif ( ! ( V_9 = F_6 ( V_1 ) ) )\r\ncontinue;\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushp %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushp %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushp %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 int\r\nF_7 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nint V_21 = - V_22 ;\r\nif ( V_7 < V_15 || V_7 > V_11 ||\r\nV_8 & ~ V_14 )\r\ngoto V_23;\r\nif ( V_7 == V_11 ) {\r\nV_21 = - V_24 ;\r\nif ( ! F_8 ( V_25 ) )\r\ngoto V_23;\r\n} else {\r\nstruct V_26 * V_27 ;\r\nif ( V_1 + V_2 < V_1 )\r\ngoto V_23;\r\nF_9 ( & V_28 -> V_29 -> V_30 ) ;\r\nV_27 = F_10 ( V_28 -> V_29 , V_1 ) ;\r\nif ( ! V_27 || V_1 < V_27 -> V_31 || V_1 + V_2 > V_27 -> V_32 )\r\ngoto V_33;\r\n}\r\nif ( V_34 ) {\r\nif ( V_7 == V_15 && V_2 < 256 ) {\r\nunsigned long V_35 ;\r\n__asm__ ("movec %%cacr, %0" : "=r" (cacr));\r\nif ( V_8 & V_13 )\r\nV_35 |= 4 ;\r\nif ( V_8 & V_12 )\r\nV_35 |= 0x400 ;\r\nV_2 >>= 2 ;\r\nwhile ( V_2 -- ) {\r\n__asm__ __volatile__ ("movec %1, %%caar\n\t"\r\n"movec %0, %%cacr"\r\n:\r\n: "r" (cacr), "r" (addr));\r\nV_1 += 4 ;\r\n}\r\n} else {\r\nunsigned long V_35 ;\r\n__asm__ ("movec %%cacr, %0" : "=r" (cacr));\r\nif ( V_8 & V_13 )\r\nV_35 |= 8 ;\r\nif ( V_8 & V_12 )\r\nV_35 |= 0x800 ;\r\n__asm__ __volatile__ ("movec %0, %%cacr" : : "r" (cacr));\r\n}\r\nV_21 = 0 ;\r\ngoto V_33;\r\n} else {\r\nif ( V_2 >= 3 * V_18 && V_7 < V_19 )\r\nV_7 = V_19 ;\r\nif ( V_2 >= 10 * V_18 && V_7 < V_11 )\r\nV_7 = V_11 ;\r\nif ( V_36 ) {\r\nV_21 = F_3 ( V_1 , V_7 , V_8 , V_2 ) ;\r\n} else if ( V_37 ) {\r\nV_21 = F_5 ( V_1 , V_7 , V_8 , V_2 ) ;\r\n}\r\n}\r\nV_33:\r\nF_11 ( & V_28 -> V_29 -> V_30 ) ;\r\nV_23:\r\nreturn V_21 ;\r\n}\r\nT_1 int\r\nF_12 ( unsigned long V_38 , int V_39 , int V_40 , int V_41 , int V_42 ,\r\nunsigned long T_2 * V_43 )\r\n{\r\nfor (; ; ) {\r\nstruct V_44 * V_29 = V_28 -> V_29 ;\r\nT_3 * V_45 ;\r\nT_4 * V_46 ;\r\nT_5 * V_47 ;\r\nT_6 * V_48 ;\r\nunsigned long V_49 ;\r\nF_9 ( & V_29 -> V_30 ) ;\r\nV_45 = F_13 ( V_29 , ( unsigned long ) V_43 ) ;\r\nif ( ! F_14 ( * V_45 ) )\r\ngoto V_50;\r\nV_46 = F_15 ( V_45 , ( unsigned long ) V_43 ) ;\r\nif ( ! F_16 ( * V_46 ) )\r\ngoto V_50;\r\nV_47 = F_17 ( V_29 , V_46 , ( unsigned long ) V_43 , & V_48 ) ;\r\nif ( ! F_18 ( * V_47 ) || ! F_19 ( * V_47 )\r\n|| ! F_20 ( * V_47 ) ) {\r\nF_21 ( V_47 , V_48 ) ;\r\ngoto V_50;\r\n}\r\nF_22 ( V_49 , V_43 ) ;\r\nif ( V_49 == V_39 )\r\nF_23 ( V_38 , V_43 ) ;\r\nF_21 ( V_47 , V_48 ) ;\r\nF_11 ( & V_29 -> V_30 ) ;\r\nreturn V_49 ;\r\nV_50:\r\nF_11 ( & V_29 -> V_30 ) ;\r\n{\r\nstruct V_51 * V_52 = (struct V_51 * ) & V_38 ;\r\nif ( F_24 ( V_52 , ( unsigned long ) V_43 , 3 ) )\r\nreturn 0xdeadbeef ;\r\n}\r\n}\r\n}\r\nT_1 int\r\nF_7 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nF_25 () ;\r\nreturn 0 ;\r\n}\r\nT_1 int\r\nF_12 ( unsigned long V_38 , int V_39 , int V_40 , int V_41 , int V_42 ,\r\nunsigned long T_2 * V_43 )\r\n{\r\nstruct V_44 * V_29 = V_28 -> V_29 ;\r\nunsigned long V_49 ;\r\nF_9 ( & V_29 -> V_30 ) ;\r\nV_49 = * V_43 ;\r\nif ( V_49 == V_39 )\r\n* V_43 = V_38 ;\r\nF_11 ( & V_29 -> V_30 ) ;\r\nreturn V_49 ;\r\n}\r\nT_1 int F_26 ( void )\r\n{\r\nreturn V_18 ;\r\n}\r\nT_1 unsigned long F_27 ( void )\r\n{\r\nreturn F_28 () -> V_53 ;\r\n}\r\nT_1 int F_29 ( unsigned long V_54 )\r\n{\r\nF_28 () -> V_53 = V_54 ;\r\nreturn 0 ;\r\n}\r\nT_1 int F_30 ( void )\r\n{\r\nreturn 0 ;\r\n}
