

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 23 16:17:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      57|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      70|    -|
|Register         |        -|     -|     513|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     513|     255|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_16s_16s_10s_32s_32_4_0_U112  |ama_addmuladd_16s_16s_10s_32s_32_4_0  |  i0 + (i1 + i2) * i3|
    |mac_muladd_16s_16ns_26s_32_4_0_U111        |mac_muladd_16s_16ns_26s_32_4_0        |         i0 * i1 + i2|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |tmp2_fu_86_p2   |         +|   0|  0|  24|          17|          17|
    |tmp3_fu_116_p2  |         -|   0|  0|  33|          26|          26|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  57|          43|          43|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  70|         15|   80|        240|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |FIR_delays_read_15_reg_186                |  16|   0|   16|          0|
    |FIR_delays_read_16_reg_192                |  16|   0|   16|          0|
    |FIR_delays_read_17_reg_197                |  16|   0|   16|          0|
    |FIR_delays_read_18_reg_203                |  16|   0|   16|          0|
    |FIR_delays_read_18_reg_203_pp0_iter1_reg  |  16|   0|   16|          0|
    |FIR_delays_read_22_int_reg                |  16|   0|   16|          0|
    |FIR_delays_read_23_int_reg                |  16|   0|   16|          0|
    |FIR_delays_read_24_int_reg                |  16|   0|   16|          0|
    |FIR_delays_read_int_reg                   |  16|   0|   16|          0|
    |FIR_delays_write_int_reg                  |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_180             |  16|   0|   16|          0|
    |ap_ce_reg                                 |   1|   0|    1|          0|
    |ap_return_0_int_reg                       |  16|   0|   16|          0|
    |ap_return_1_int_reg                       |  16|   0|   16|          0|
    |ap_return_2_int_reg                       |  16|   0|   16|          0|
    |ap_return_3_int_reg                       |  16|   0|   16|          0|
    |ap_return_4_int_reg                       |  16|   0|   16|          0|
    |FIR_delays_read_15_reg_186                |  64|  32|   16|          0|
    |FIR_delays_read_16_reg_192                |  64|  32|   16|          0|
    |FIR_delays_read_17_reg_197                |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_180             |  64|  32|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 513| 128|  321|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_3         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_4         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_22  |   in|   16|     ap_none|  FIR_delays_read_22|        scalar|
|FIR_delays_read_23  |   in|   16|     ap_none|  FIR_delays_read_23|        scalar|
|FIR_delays_read_24  |   in|   16|     ap_none|  FIR_delays_read_24|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:58]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_24" [FIR_HLS.cpp:58]   --->   Operation 7 'read' 'FIR_delays_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_23" [FIR_HLS.cpp:58]   --->   Operation 8 'read' 'FIR_delays_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_22" [FIR_HLS.cpp:58]   --->   Operation 9 'read' 'FIR_delays_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:58]   --->   Operation 10 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %FIR_delays_read_16" [FIR_HLS.cpp:66]   --->   Operation 11 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [3/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i32 %sext_ln66_5, i32 33202" [FIR_HLS.cpp:66]   --->   Operation 12 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_read_15" [FIR_HLS.cpp:66]   --->   Operation 13 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i32 %sext_ln66_5, i32 33202" [FIR_HLS.cpp:66]   --->   Operation 14 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %FIR_delays_read_17" [FIR_HLS.cpp:66]   --->   Operation 15 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.69ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp = add i17 %sext_ln66_6, i17 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 16 'add' 'tmp' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:66]   --->   Operation 17 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1 = mul i27 %tmp_cast, i27 134217392" [FIR_HLS.cpp:66]   --->   Operation 18 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:61]   --->   Operation 19 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/3] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i32 %sext_ln66_5, i32 33202" [FIR_HLS.cpp:66]   --->   Operation 20 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read_18" [FIR_HLS.cpp:58]   --->   Operation 21 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1 = mul i27 %tmp_cast, i27 134217392" [FIR_HLS.cpp:66]   --->   Operation 22 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (0.85ns)   --->   "%tmp2 = add i17 %FIR_delays_read_cast, i17 %sext_ln61" [FIR_HLS.cpp:58]   --->   Operation 23 'add' 'tmp2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp2, i8 0" [FIR_HLS.cpp:58]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = sext i25 %tmp_1" [FIR_HLS.cpp:58]   --->   Operation 25 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp2, i2 0" [FIR_HLS.cpp:58]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl14 = sext i19 %tmp_2" [FIR_HLS.cpp:58]   --->   Operation 27 'sext' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.94ns)   --->   "%tmp3 = sub i26 %p_shl, i26 %p_shl14" [FIR_HLS.cpp:58]   --->   Operation 28 'sub' 'tmp3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i26 %tmp3" [FIR_HLS.cpp:66]   --->   Operation 29 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i32 %mul_ln66, i32 %sext_ln66_7" [FIR_HLS.cpp:66]   --->   Operation 30 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1 = mul i27 %tmp_cast, i27 134217392" [FIR_HLS.cpp:66]   --->   Operation 31 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1_cast = sext i27 %tmp1" [FIR_HLS.cpp:66]   --->   Operation 32 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i32 %mul_ln66, i32 %sext_ln66_7" [FIR_HLS.cpp:66]   --->   Operation 33 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %add_ln66, i32 %tmp1_cast" [FIR_HLS.cpp:66]   --->   Operation 34 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:58]   --->   Operation 35 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %add_ln66, i32 %tmp1_cast" [FIR_HLS.cpp:66]   --->   Operation 36 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:68]   --->   Operation 37 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%newret = insertvalue i80 <undef>, i16 %y" [FIR_HLS.cpp:68]   --->   Operation 38 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i80 %newret, i16 %FIR_delays_read_17" [FIR_HLS.cpp:68]   --->   Operation 39 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i80 %newret2, i16 %FIR_delays_read_16" [FIR_HLS.cpp:68]   --->   Operation 40 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i80 %newret4, i16 %FIR_delays_read_15" [FIR_HLS.cpp:68]   --->   Operation 41 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i80 %newret6, i16 %FIR_delays_write_read" [FIR_HLS.cpp:68]   --->   Operation 42 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %newret8" [FIR_HLS.cpp:68]   --->   Operation 43 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_delays_write_read (read          ) [ 011111]
FIR_delays_read_15    (read          ) [ 011111]
FIR_delays_read_16    (read          ) [ 011111]
FIR_delays_read_17    (read          ) [ 011111]
FIR_delays_read_18    (read          ) [ 011100]
sext_ln66_5           (sext          ) [ 011100]
sext_ln66             (sext          ) [ 000000]
sext_ln66_6           (sext          ) [ 000000]
tmp                   (add           ) [ 000000]
tmp_cast              (sext          ) [ 010110]
sext_ln61             (sext          ) [ 000000]
mul_ln66              (mul           ) [ 010010]
FIR_delays_read_cast  (sext          ) [ 000000]
tmp2                  (add           ) [ 000000]
tmp_1                 (bitconcatenate) [ 000000]
p_shl                 (sext          ) [ 000000]
tmp_2                 (bitconcatenate) [ 000000]
p_shl14               (sext          ) [ 000000]
tmp3                  (sub           ) [ 000000]
sext_ln66_7           (sext          ) [ 010010]
tmp1                  (mul           ) [ 000000]
tmp1_cast             (sext          ) [ 010001]
add_ln66              (add           ) [ 010001]
specpipeline_ln58     (specpipeline  ) [ 000000]
FIR_accu32            (add           ) [ 000000]
y                     (partselect    ) [ 000000]
newret                (insertvalue   ) [ 000000]
newret2               (insertvalue   ) [ 000000]
newret4               (insertvalue   ) [ 000000]
newret6               (insertvalue   ) [ 000000]
newret8               (insertvalue   ) [ 000000]
ret_ln68              (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_22">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_22"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_delays_write">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_write"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i17.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="FIR_delays_write_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_write_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="FIR_delays_read_15_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_15/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="FIR_delays_read_16_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_16/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="FIR_delays_read_17_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_17/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="FIR_delays_read_18_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_18/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln66_5_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln66_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="1"/>
<pin id="76" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln66_6_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="1"/>
<pin id="79" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_6/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln61_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="FIR_delays_read_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="2"/>
<pin id="85" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_delays_read_cast/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="25" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_shl_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="25" slack="0"/>
<pin id="102" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="19" slack="0"/>
<pin id="106" dir="0" index="1" bw="17" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_shl14_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="19" slack="0"/>
<pin id="114" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl14/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="25" slack="0"/>
<pin id="118" dir="0" index="1" bw="19" slack="0"/>
<pin id="119" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln66_7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="26" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_7/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="y_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="6" slack="0"/>
<pin id="131" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="newret_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="80" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="newret2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="80" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="4"/>
<pin id="144" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="newret4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="80" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="4"/>
<pin id="149" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="newret6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="80" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="4"/>
<pin id="154" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="newret8_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="80" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="4"/>
<pin id="159" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/5 "/>
</bind>
</comp>

<comp id="161" class="1007" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="26" slack="0"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln66/1 add_ln66/3 "/>
</bind>
</comp>

<comp id="169" class="1007" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="0" index="3" bw="32" slack="0"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp/2 tmp_cast/2 tmp1/2 tmp1_cast/4 FIR_accu32/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="FIR_delays_write_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2"/>
<pin id="182" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_write_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="FIR_delays_read_15_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_15 "/>
</bind>
</comp>

<comp id="192" class="1005" name="FIR_delays_read_16_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="4"/>
<pin id="194" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="FIR_delays_read_16 "/>
</bind>
</comp>

<comp id="197" class="1005" name="FIR_delays_read_17_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_17 "/>
</bind>
</comp>

<comp id="203" class="1005" name="FIR_delays_read_18_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="2"/>
<pin id="205" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_18 "/>
</bind>
</comp>

<comp id="208" class="1005" name="sext_ln66_5_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66_5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="sext_ln66_7_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66_7 "/>
</bind>
</comp>

<comp id="218" class="1005" name="add_ln66_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="52" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="80" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="86" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="86" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="100" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="126" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="70" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="122" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="175"><net_src comp="77" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="74" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="161" pin="3"/><net_sink comp="169" pin=3"/></net>

<net id="179"><net_src comp="169" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="183"><net_src comp="40" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="189"><net_src comp="46" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="195"><net_src comp="52" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="200"><net_src comp="58" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="206"><net_src comp="64" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="211"><net_src comp="70" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="216"><net_src comp="122" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="221"><net_src comp="161" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays_read | {}
	Port: FIR_delays_read_22 | {}
	Port: FIR_delays_read_23 | {}
	Port: FIR_delays_read_24 | {}
	Port: FIR_delays_write | {}
 - Input state : 
	Port: FIR_filter.2 : FIR_delays_read | {1 }
	Port: FIR_filter.2 : FIR_delays_read_22 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_23 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_24 | {1 }
	Port: FIR_filter.2 : FIR_delays_write | {1 }
  - Chain level:
	State 1
		mul_ln66 : 1
	State 2
		tmp : 1
		tmp_cast : 2
		tmp1 : 3
	State 3
		tmp2 : 1
		tmp_1 : 2
		p_shl : 3
		tmp_2 : 2
		p_shl14 : 3
		tmp3 : 4
		sext_ln66_7 : 5
		add_ln66 : 6
	State 4
		tmp1_cast : 1
		FIR_accu32 : 2
	State 5
		y : 1
		newret : 2
		newret2 : 3
		newret4 : 4
		newret6 : 5
		newret8 : 6
		ret_ln68 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |            tmp3_fu_116           |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    add   |            tmp2_fu_86            |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_161            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_169            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | FIR_delays_write_read_read_fu_40 |    0    |    0    |    0    |
|          |   FIR_delays_read_15_read_fu_46  |    0    |    0    |    0    |
|   read   |   FIR_delays_read_16_read_fu_52  |    0    |    0    |    0    |
|          |   FIR_delays_read_17_read_fu_58  |    0    |    0    |    0    |
|          |   FIR_delays_read_18_read_fu_64  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln66_5_fu_70        |    0    |    0    |    0    |
|          |          sext_ln66_fu_74         |    0    |    0    |    0    |
|          |         sext_ln66_6_fu_77        |    0    |    0    |    0    |
|   sext   |          sext_ln61_fu_80         |    0    |    0    |    0    |
|          |    FIR_delays_read_cast_fu_83    |    0    |    0    |    0    |
|          |           p_shl_fu_100           |    0    |    0    |    0    |
|          |          p_shl14_fu_112          |    0    |    0    |    0    |
|          |        sext_ln66_7_fu_122        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_1_fu_92           |    0    |    0    |    0    |
|          |           tmp_2_fu_104           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|             y_fu_126             |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           newret_fu_135          |    0    |    0    |    0    |
|          |          newret2_fu_141          |    0    |    0    |    0    |
|insertvalue|          newret4_fu_146          |    0    |    0    |    0    |
|          |          newret6_fu_151          |    0    |    0    |    0    |
|          |          newret8_fu_156          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |    55   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  FIR_delays_read_15_reg_186 |   16   |
|  FIR_delays_read_16_reg_192 |   16   |
|  FIR_delays_read_17_reg_197 |   16   |
|  FIR_delays_read_18_reg_203 |   16   |
|FIR_delays_write_read_reg_180|   16   |
|       add_ln66_reg_218      |   32   |
|     sext_ln66_5_reg_208     |   32   |
|     sext_ln66_7_reg_213     |   32   |
+-----------------------------+--------+
|            Total            |   176  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_161 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_161 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_169 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   96   ||  1.281  ||    0    ||    27   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   27   |
|  Register |    -   |    -   |   176  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   176  |   82   |
+-----------+--------+--------+--------+--------+
