;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-22
	JMZ 20, <12
	SLT 20, @19
	ADD 210, 0
	SLT 20, @19
	ADD 210, 0
	SUB @121, 500
	SUB 0, @2
	DJN -1, @-20
	SUB #100, 9
	SPL @270, @1
	SPL @270, @1
	ADD 210, 64
	SUB @121, 103
	SUB -1, <-20
	ADD 170, 60
	JMZ 0, #2
	ADD 210, 64
	SLT -1, <-20
	SUB 100, -100
	ADD 210, 0
	JMZ <130, 9
	SUB @121, 103
	DJN -1, @-20
	ADD 210, 0
	SPL @270, @1
	ADD -700, -600
	JMZ 0, #2
	JMZ 0, #2
	JMZ 0, #2
	SUB @121, 106
	SUB @0, @2
	SUB @121, 103
	JMZ 210, 60
	SPL 0, <-22
	ADD 210, 64
	SUB 100, -100
	SUB 100, -100
	MOV -1, <-29
	SPL 700, 600
	ADD @130, -9
	SPL 700, 600
	MOV -1, <-29
	SLT 20, @19
	SLT 20, @19
	SPL 0, <-22
