// Seed: 1930261929
module module_0 (
    input tri id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    input wor id_9,
    input tri id_10,
    output tri1 id_11,
    input uwire id_12,
    input wor id_13,
    input supply1 id_14,
    output tri1 id_15,
    output tri1 id_16
    , id_32,
    output uwire id_17,
    output wire id_18,
    input wor id_19,
    input wor id_20,
    input supply0 id_21,
    output wand id_22,
    input wor id_23,
    output tri1 id_24,
    output tri1 id_25,
    input wand id_26,
    output tri0 id_27,
    input tri0 id_28,
    input wand id_29,
    input wand id_30
);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    input tri1 id_12,
    output wand id_13,
    output supply0 id_14,
    output wor id_15,
    input wire id_16,
    input wand id_17,
    input wor id_18,
    output uwire id_19,
    output wand id_20
    , id_23,
    input tri id_21
);
  assign id_11 = 1'b0;
  assign id_13 = id_18 + id_12;
  wire id_24;
  module_0(
      id_2,
      id_18,
      id_13,
      id_5,
      id_16,
      id_16,
      id_18,
      id_20,
      id_8,
      id_9,
      id_2,
      id_0,
      id_21,
      id_8,
      id_1,
      id_14,
      id_14,
      id_15,
      id_11,
      id_5,
      id_17,
      id_18,
      id_15,
      id_21,
      id_0,
      id_19,
      id_10,
      id_20,
      id_2,
      id_3,
      id_7
  );
endmodule
