
*** Running vivado
    with args -log top_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_design.tcl -notrace
Command: synth_design -top top_design -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_design' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:32]
INFO: [Synth 8-3491] module 'debounce' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/debounce.vhd:11' bound to instance 'btn_debounce' of component 'debounce' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:209]
INFO: [Synth 8-638] synthesizing module 'debounce' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/debounce.vhd:17]
INFO: [Synth 8-3491] module 'camera_controller' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_controller.vhd:11' bound to instance 'camera_control' of component 'camera_controller' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:217]
INFO: [Synth 8-638] synthesizing module 'camera_controller' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_controller.vhd:23]
INFO: [Synth 8-3491] module 'i2c_driver' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/i2c_sender.vhd:11' bound to instance 'i2c_drive' of component 'i2c_driver' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_controller.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2c_driver' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/i2c_sender.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'i2c_driver' (2#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/i2c_sender.vhd:22]
INFO: [Synth 8-3491] module 'camera_register' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_regesiter.vhd:27' bound to instance 'ov7670_register' of component 'camera_register' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_controller.vhd:73]
INFO: [Synth 8-638] synthesizing module 'camera_register' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_regesiter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'camera_register' (3#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_regesiter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'camera_controller' (4#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/camera_controller.vhd:23]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'E:/Code/VHDL/image_processing/image_processing.runs/synth_1/.Xil/Vivado-27572-Sunstan/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'Image_buffer' of component 'blk_mem_gen_0' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:228]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [E:/Code/VHDL/image_processing/image_processing.runs/synth_1/.Xil/Vivado-27572-Sunstan/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'camera_capture' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/image_capture.vhd:17' bound to instance 'image_capture' of component 'camera_capture' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:240]
INFO: [Synth 8-638] synthesizing module 'camera_capture' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/image_capture.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'camera_capture' (5#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/image_capture.vhd:29]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'E:/Code/VHDL/image_processing/image_processing.runs/synth_1/.Xil/Vivado-27572-Sunstan/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'image_reader' of component 'blk_mem_gen_1' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:252]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [E:/Code/VHDL/image_processing/image_processing.runs/synth_1/.Xil/Vivado-27572-Sunstan/realtime/blk_mem_gen_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'rgb_controller' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/vga_controller.vhd:10' bound to instance 'rgb_control' of component 'rgb_controller' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:258]
INFO: [Synth 8-638] synthesizing module 'rgb_controller' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/vga_controller.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'rgb_controller' (6#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/vga_controller.vhd:24]
INFO: [Synth 8-3491] module 'rgb_generator' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/rgb_generator.vhd:8' bound to instance 'rgb_generat' of component 'rgb_generator' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:273]
INFO: [Synth 8-638] synthesizing module 'rgb_generator' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/rgb_generator.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'rgb_generator' (7#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/rgb_generator.vhd:19]
INFO: [Synth 8-3491] module 'Adress_Generator' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/address_generator.vhd:8' bound to instance 'Camera_Adress' of component 'Adress_Generator' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:286]
INFO: [Synth 8-638] synthesizing module 'Adress_Generator' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/address_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Adress_Generator' (8#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/address_generator.vhd:14]
INFO: [Synth 8-3491] module 'processing' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/processing.vhd:35' bound to instance 'processing_image' of component 'processing' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:318]
INFO: [Synth 8-638] synthesizing module 'processing' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/processing.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'processing' (9#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/processing.vhd:46]
INFO: [Synth 8-3491] module 'audio' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/audio.vhd:3' bound to instance 'sound' of component 'audio' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:335]
INFO: [Synth 8-638] synthesizing module 'audio' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/audio.vhd:8]
INFO: [Synth 8-3491] module 'ToneTaba' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/ToneTaba.vhd:3' bound to instance 'u1' of component 'ToneTaba' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/audio.vhd:20]
INFO: [Synth 8-638] synthesizing module 'ToneTaba' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/ToneTaba.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'ToneTaba' (10#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/ToneTaba.vhd:7]
INFO: [Synth 8-3491] module 'Speakera' declared at 'E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/Speakera.vhd:3' bound to instance 'u2' of component 'Speakera' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/audio.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Speakera' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/Speakera.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'Speakera' (11#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/Speakera.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'audio' (12#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/audio.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'top_design' (13#1) [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/top_design.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1015.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Code/VHDL/project_ov7670_nexys2/project_ov7670_nexys2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'Image_buffer'
Finished Parsing XDC File [e:/Code/VHDL/project_ov7670_nexys2/project_ov7670_nexys2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'Image_buffer'
Parsing XDC File [e:/Code/VHDL/image_processing/image_processing.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'image_reader'
Finished Parsing XDC File [e:/Code/VHDL/image_processing/image_processing.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'image_reader'
Parsing XDC File [E:/Code/VHDL/image_processing/image_processing.srcs/constrs_1/new/con_camera.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_IBUF'. [E:/Code/VHDL/image_processing/image_processing.srcs/constrs_1/new/con_camera.xdc:18]
Finished Parsing XDC File [E:/Code/VHDL/image_processing/image_processing.srcs/constrs_1/new/con_camera.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Code/VHDL/image_processing/image_processing.srcs/constrs_1/new/con_camera.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_design_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Code/VHDL/image_processing/image_processing.srcs/constrs_1/new/con_camera.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Code/VHDL/image_processing/image_processing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Code/VHDL/image_processing/image_processing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1085.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.465 ; gain = 69.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.465 ; gain = 69.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Image_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for image_reader. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.465 ; gain = 69.602
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'line_reg' in module 'camera_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'line_reg' using encoding 'one-hot' in module 'camera_capture'
WARNING: [Synth 8-327] inferring latch for variable 'Tone_reg' [E:/Code/VHDL/image_processing/image_processing.srcs/sources_1/new/ToneTaba.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.465 ; gain = 69.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   8 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register camera_control/ov7670_register/address_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1085.465 ; gain = 69.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                | Depth x Width | Implemented As | 
+------------+-------------------------------------------+---------------+----------------+
|top_design  | camera_control/ov7670_register/output_reg | 256x16        | Block RAM      | 
+------------+-------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.465 ; gain = 69.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1087.551 ; gain = 71.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance camera_control/ov7670_register/output_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1097.723 ; gain = 81.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.516 ; gain = 94.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.516 ; gain = 94.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.516 ; gain = 94.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.516 ; gain = 94.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.523 ; gain = 94.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.523 ; gain = 94.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |blk_mem_gen_1_bbox |     1|
|3     |BUFG               |     4|
|4     |CARRY4             |    25|
|5     |LUT1               |    26|
|6     |LUT2               |    30|
|7     |LUT3               |    99|
|8     |LUT4               |    69|
|9     |LUT5               |    81|
|10    |LUT6               |   223|
|11    |MUXF7              |    15|
|12    |RAMB18E1           |     1|
|13    |FDCE               |     4|
|14    |FDRE               |   275|
|15    |FDSE               |     1|
|16    |LD                 |    10|
|17    |IBUF               |    17|
|18    |OBUF               |    20|
|19    |OBUFT              |     3|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.523 ; gain = 94.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.523 ; gain = 25.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1110.523 ; gain = 94.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1122.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1122.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1122.625 ; gain = 106.762
INFO: [Common 17-1381] The checkpoint 'E:/Code/VHDL/image_processing/image_processing.runs/synth_1/top_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_design_utilization_synth.rpt -pb top_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 28 20:15:14 2023...
