{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7555, "design__instance__area": 110640, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 14, "power__internal__total": 0.00960798840969801, "power__switching__total": 0.0044387406669557095, "power__leakage__total": 1.8212045915788622e-06, "power__total": 0.01404855027794838, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5681867359653096, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6329010827894443, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.589440513082924, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.27850278427289, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.589441, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 28, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8190894860877393, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9206702327771374, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3177146413663114, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.35601500533073, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.317715, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.914959, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4561093021259994, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5039452331407356, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26772129715353243, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.7776913777524, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.267721, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 36, "design__max_fanout_violation__count": 174, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.45287161413886823, "clock__skew__worst_setup": 0.49508487599752155, "timing__hold__ws": 0.26513103574152186, "timing__setup__ws": 41.76995934030102, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265131, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.437012, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7555, "design__instance__area__stdcell": 110640, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.388465, "design__instance__utilization__stdcell": 0.388465, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 216, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2490, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 44844.8, "design__instance__displacement__mean": 5.9355, "design__instance__displacement__max": 86.24, "route__wirelength__estimated": 146208, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 270, "design__instance__count__class:clock_buffer": 142, "design__instance__count__class:clock_inverter": 50, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1842, "route__net": 3523, "route__net__special": 2, "route__drc_errors__iter:1": 827, "route__wirelength__iter:1": 178779, "route__drc_errors__iter:2": 154, "route__wirelength__iter:2": 176553, "route__drc_errors__iter:3": 107, "route__wirelength__iter:3": 176353, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 176217, "route__drc_errors": 0, "route__wirelength": 176217, "route__vias": 27040, "route__vias__singlecut": 27040, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1091.23, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5625414737700366, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6204666955842766, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5855738282234022, "timing__setup__ws__corner:min_tt_025C_5v00": 50.55924177982523, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.585574, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 16, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8106540113080659, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.9009313550194683, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3111556655959304, "timing__setup__ws__corner:min_ss_125C_4v50": 42.845706861811315, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.311156, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.314518, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.45287161413886823, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.49508487599752155, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26513103574152186, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.977154940176185, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.265131, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 16, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.575930763825691, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6473279873132591, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5940841320370517, "timing__setup__ws__corner:max_tt_025C_5v00": 49.918911306389475, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.594084, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 36, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 18, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8321370494867494, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.944015115020774, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3255896755473038, "timing__setup__ws__corner:max_ss_125C_4v50": 41.76995934030102, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.32559, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.437012, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 16, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4613200785282972, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5142771909447099, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27082969966578957, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.521803615086114, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.27083, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99979, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000214092, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00022464, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.9711e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00022464, "design_powergrid__voltage__worst": 0.00022464, "design_powergrid__voltage__worst__net:VDD": 4.99979, "design_powergrid__drop__worst": 0.00022464, "design_powergrid__drop__worst__net:VDD": 0.000214092, "design_powergrid__voltage__worst__net:VSS": 0.00022464, "design_powergrid__drop__worst__net:VSS": 0.00022464, "ir__voltage__worst": 5, "ir__drop__avg": 3.87e-05, "ir__drop__worst": 0.000214, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}