

================================================================
== Vivado HLS Report for 'rsaModExp'
================================================================
* Date:           Thu Jul 13 08:01:29 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        ws_rsa
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     21.97|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  33636389|  67201061|  33636390|  67201062|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-------+-------+-------+-------+---------+
        |                             |                   |    Latency    |    Interval   | Pipeline|
        |           Instance          |       Module      |  min  |  max  |  min  |  max  |   Type  |
        +-----------------------------+-------------------+-------+-------+-------+-------+---------+
        |grp_interleaveModMult_fu_95  |interleaveModMult  |  24590|  24590|  24590|  24590|   none  |
        |grp_montMult_fu_118          |montMult           |  16389|  16389|  16389|  16389|   none  |
        +-----------------------------+-------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+----------+----------+---------------+-----------+-----------+------+----------+
        |          |       Latency       |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1  |  33570816|  67135488| 16392 ~ 32781 |          -|          -|  2048|    no    |
        +----------+----------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|  123128|  51315|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   8206|
|Register         |        -|      -|   14358|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|  137486|  59533|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|     129|    111|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+-------+-------+
    |           Instance          |          Module          | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------------------+--------------------------+---------+-------+-------+-------+
    |grp_interleaveModMult_fu_95  |interleaveModMult         |        0|      0|  53377|  17792|
    |grp_montMult_fu_118          |montMult                  |        0|      0|  61499|  17099|
    |rsaModExp_AXILiteS_s_axi_U   |rsaModExp_AXILiteS_s_axi  |        0|      0|   8252|  16424|
    +-----------------------------+--------------------------+---------+-------+-------+-------+
    |Total                        |                          |        0|      0| 123128|  51315|
    +-----------------------------+--------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |i_fu_187_p2   |     +    |      0|  0|  12|          12|           2|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  12|          12|           2|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+------+-----------+------+-----------+
    |               Name              |  LUT | Input Size| Bits | Total Bits|
    +---------------------------------+------+-----------+------+-----------+
    |ap_NS_fsm                        |     2|          8|     1|          8|
    |grp_interleaveModMult_fu_95_Y_V  |  2048|          3|  2048|       6144|
    |grp_montMult_fu_118_X0_V         |  2048|          3|  2048|       6144|
    |grp_montMult_fu_118_Y0_V         |  2048|          4|  2048|       8192|
    |i_assign_reg_83                  |    12|          2|    12|         24|
    |xbar_V_1_fu_54                   |  2048|          2|  2048|       4096|
    +---------------------------------+------+-----------+------+-----------+
    |Total                            |  8206|         22|  8205|      24608|
    +---------------------------------+------+-----------+------+-----------+

    * Register: 
    +---------------------------------------------+------+----+------+-----------+
    |                     Name                    |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------------+------+----+------+-----------+
    |M_V_read_reg_211                             |  2048|   0|  2048|          0|
    |Mbar_V_reg_216                               |  2048|   0|  2048|          0|
    |ap_CS_fsm                                    |     7|   0|     7|          0|
    |ap_reg_grp_interleaveModMult_fu_95_ap_start  |     1|   0|     1|          0|
    |ap_reg_grp_montMult_fu_118_ap_start          |     1|   0|     1|          0|
    |e_V_read_reg_206                             |  2048|   0|  2048|          0|
    |i_assign_reg_83                              |    12|   0|    12|          0|
    |n_V_read_reg_200                             |  2048|   0|  2048|          0|
    |reg_157                                      |  2048|   0|  2048|          0|
    |tmp_1_reg_224                                |     1|   0|     1|          0|
    |xbar_V_1_fu_54                               |  2048|   0|  2048|          0|
    |xbar_V_2_reg_228                             |  2048|   0|  2048|          0|
    +---------------------------------------------+------+----+------+-----------+
    |Total                                        | 14358|   0| 14358|          0|
    +---------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |   11|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |   11|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   rsaModExp  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   rsaModExp  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   rsaModExp  | return value |
+------------------------+-----+-----+------------+--------------+--------------+

