
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kpoduval/Documents/MyCourses/Zynq/zybo_base_system/zybo_base_system/source/vivado/hw/lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 289.066 ; gain = 75.645
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.4
  Build 1756540 on Mon Jan 23 19:31:01 MST 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'kpoduval' on host 'kpoduval-pc' (Windows NT_amd64 version 6.1) on Fri Jun 30 22:53:52 -0700 2017
INFO: [HLS 200-10] In directory 'C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/system_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/system_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 108.961 ; gain = 56.941
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 108.961 ; gain = 56.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 173.168 ; gain = 121.148
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:900: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 176.012 ; gain = 123.992
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:864) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:888) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:890) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg', detected/extracted 3 process function(s):
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:865:10) to (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:864:53) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow'...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 348.621 ; gain = 296.602
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' into tpgPatternVerticalRa.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' into tpgPatternVerticalHo.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' into tpgPatternTemporalRa.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' into tpgPatternTartanColo.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' into tpgPatternHorizontal.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' into tpgPatternDPColorSqu.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' into tpgPatternDPColorRam.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' into tpgPatternDPBlackWhi.
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' into tpgPatternCheckerBoa.
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' (c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:171:53) into MultiPixStream2AXIvi.
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 717.207 ; gain = 665.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.87 seconds; current allocated memory: 650.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 650.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 650.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 650.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 650.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 650.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 650.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 650.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 650.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 650.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 650.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 650.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'select' operation ('b', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1098)
   b  constant -21
   c  'mul' operation ('tmp_164_cast', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1112)
INFO: [SYN 201-351]   DSP48 Expression: tmp4 = tmp_164_cast + tmp_152_cast_cast_ca * -21
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'select' operation ('p_tmp_s', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1096)
   b  constant -43
   c  'add' operation ('tmp2', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1111)
INFO: [SYN 201-351]   DSP48 Expression: tmp_56 = tmp2 + tmp_148_cast5_cast1 * -43
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'select' operation ('g', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -85
   c  constant -32640
INFO: [SYN 201-351]   DSP48 Expression: tmp2 = tmp_150_cast * -85 + -32640
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'select' operation ('b', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1098)
   b  constant 29
   c  'add' operation ('tmp_52', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1110)
INFO: [SYN 201-351]   DSP48 Expression: tmp_53 = tmp_152_cast_cast_ca * 29 + tmp_155_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'select' operation ('g', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 150
   c  'add' operation ('tmp_51', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1110)
INFO: [SYN 201-351]   DSP48 Expression: tmp_52 = tmp_150_cast * 150 + tmp_154_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'select' operation ('p_tmp_s', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1096)
   b  constant 77
   c  constant 4224
INFO: [SYN 201-351]   DSP48 Expression: tmp_51 = tmp_148_cast5_cast1 * 77 + 4224
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
INFO: [SYN 201-351]    a  'add' operation ('tmp4', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1112)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_58', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1112)
INFO: [SYN 201-351] 
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (11.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_158_cast', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1111) (3.36 ns)
	'add' operation ('tmp2', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1111) (3.02 ns)
	'add' operation ('tmp_56', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1111) (3.02 ns)
	'add' operation ('tmp_57', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1111) (1.96 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.186 seconds; current allocated memory: 650.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 651.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	78	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 652.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 652.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 652.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 652.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 651.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 651.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  'load' operation ('tpgSinTableArray_loa', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1172) on array 'tpgSinTableArray'
   b  constant 221
INFO: [SYN 201-351]   DSP48 Expression: tmp_31_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'add' operation ('tmp1', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1170)
INFO: [SYN 201-351]   DSP48 Expression: tmp_15 = tmp1 + Zplate_Hor_Control_S_1 * x_read
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1166) to 'reg<int>'
   c  'phi' operation ('zonePlateVAddr_loc_1', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1152) with incoming values : ('zonePlateVAddr_load', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1161) ('tmp_5', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1161) ('tmp_2', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1152)
INFO: [SYN 201-351]   DSP48 Expression: tmp1 = Zplate_Hor_Control_D_1 * tmp_12 + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
INFO: [SYN 201-351]    a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
INFO: [SYN 201-351]   DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('tmp_11', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1166) to 'reg<int>' (0 ns)
	'mul' operation ('tmp_13', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1166) (3.36 ns)
	'add' operation ('tmp1', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1170) (3.02 ns)
	'add' operation ('tmp_15', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1170) (3.02 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.413 seconds; current allocated memory: 652.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 652.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
INFO: [SYN 201-351]    a  'load' operation ('xBar_V_0_load', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1071) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg.cpp:1062)
INFO: [SYN 201-351] 
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 652.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 653.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 653.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 653.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.179 seconds; current allocated memory: 653.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 653.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 653.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 653.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 653.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 653.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 653.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 653.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 653.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 653.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 653.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 653.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 653.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 653.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	182	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 656.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 656.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 657.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 657.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 658.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 658.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 658.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 658.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 658.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 658.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 658.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 658.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	32	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.179 seconds; current allocated memory: 659.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 659.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	23	0	-1.$	0	-1.$	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 659.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 660.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 661.187 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 661.710 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 662.046 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 662.141 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r261' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y258' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g264' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v252' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u255' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b267' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 662.757 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 663.099 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_9ns_15ns_16_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_7s_16s_16_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8s_16s_16_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_6ns_16ns_17_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_6s_16ns_16_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 663.628 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 663.948 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r260' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y257' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g263' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v251' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u254' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b266' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 664.959 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 665.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16ns_16ns_32_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16ns_16_1' to 'v_tpg_mac_muladd_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1' to 'v_tpg_mul_mul_9nsPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 665.444 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r259' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y256' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g262' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v250' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u253' to 'tpgPatternColorBaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b265' to 'tpgPatternColorBaVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 666.006 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 666.302 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 666.810 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 666.749 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 667.172 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidRe0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 667.325 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 667.786 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 667.901 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 667.836 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 669.997 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 670.437 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 670.661 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 670.917 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 671.232 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 671.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 672.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str1805].
INFO: [SYN 201-210] Renamed object name 'v_tpg_bckgndYUV_V_val_0_V' to 'v_tpg_bckgndYUV_V2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_bckgndYUV_V_val_1_V' to 'v_tpg_bckgndYUV_V3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_bckgndYUV_V_val_2_V' to 'v_tpg_bckgndYUV_V4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_ovrlayYUV_V_val_0_V' to 'v_tpg_ovrlayYUV_V5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_ovrlayYUV_V_val_1_V' to 'v_tpg_ovrlayYUV_V6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_ovrlayYUV_V_val_2_V' to 'v_tpg_ovrlayYUV_V7jG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 672.853 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternSolidBlYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternSolidGrZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternSolidRe0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_0_tpgPatternCrossHa1iI_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 731.004 ; gain = 678.984
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix system_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix system_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix system_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 22:55:10 2017...
INFO: [HLS 200-112] Total elapsed time: 89.905 seconds; peak allocated memory: 672.853 MB.
compile_c: Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 295.922 ; gain = 6.855
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:01:49 . Memory (MB): peak = 390.031 ; gain = 177.945
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:343]
WARNING: [Synth 8-1565] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:345]
WARNING: [Synth 8-1565] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:346]
WARNING: [Synth 8-1565] actual for formal port s1_lock is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:348]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:375]
WARNING: [Synth 8-1565] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:377]
WARNING: [Synth 8-1565] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:378]
WARNING: [Synth 8-1565] actual for formal port s1_lock is neither a static name nor a globally static expression [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:380]
WARNING: [Synth 8-1090] 'axi_i2s_adi' is not compiled in library adi_common_v1_00_a [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:57]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:3104]
INFO: [Synth 8-638] synthesizing module 'system_BTNs_4Bits_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/synth/system_BTNs_4Bits_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/synth/system_BTNs_4Bits_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1028]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (2#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (2#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (2#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (2#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (4#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (5#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (7#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (8#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'system_BTNs_4Bits_0' (9#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/synth/system_BTNs_4Bits_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_LEDs_4Bits_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/synth/system_LEDs_4Bits_1.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/synth/system_LEDs_4Bits_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (9#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'system_LEDs_4Bits_1' (10#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/synth/system_LEDs_4Bits_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_SWs_4Bits_2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/synth/system_SWs_4Bits_2.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/synth/system_SWs_4Bits_2.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'system_SWs_4Bits_2' (11#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/synth/system_SWs_4Bits_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_dispctrl_0_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/synth/system_axi_dispctrl_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dispctrl_v1_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:133]
INFO: [Synth 8-3491] module 'axi_dispctrl_v1_0_S_AXI' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0_S_AXI.vhd:36' bound to instance 'axi_dispctrl_v1_0_S_AXI_inst' of component 'axi_dispctrl_v1_0_S_AXI' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:272]
INFO: [Synth 8-638] synthesizing module 'axi_dispctrl_v1_0_S_AXI' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0_S_AXI.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_dispctrl_v1_0_S_AXI' (12#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0_S_AXI.vhd:129]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:361]
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:368]
INFO: [Synth 8-638] synthesizing module 'mmcme2_drp' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v:50]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (13#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'mmcme2_drp' (14#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v:50]
INFO: [Synth 8-3491] module 'vdma_to_vga' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd:51' bound to instance 'Inst_vdma_to_vga' of component 'vdma_to_vga' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:461]
INFO: [Synth 8-638] synthesizing module 'vdma_to_vga' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'vdma_to_vga' (15#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'axi_dispctrl_v1_0' (16#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dispctrl_0_0' (17#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/synth/system_axi_dispctrl_0_0.v:56]
WARNING: [Synth 8-350] instance 'axi_dispctrl_0' of module 'system_axi_dispctrl_0_0' requires 40 connections, but only 36 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:3707]
INFO: [Synth 8-638] synthesizing module 'system_axi_dispctrl_1_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_1_1/synth/system_axi_dispctrl_1_1.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dispctrl_v1_0__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:133]
INFO: [Synth 8-3491] module 'axi_dispctrl_v1_0_S_AXI' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0_S_AXI.vhd:36' bound to instance 'axi_dispctrl_v1_0_S_AXI_inst' of component 'axi_dispctrl_v1_0_S_AXI' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:272]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:317]
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:322]
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:336]
INFO: [Synth 8-638] synthesizing module 'mmcme2_drp__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v:50]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (17#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'mmcme2_drp__parameterized1' (17#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v:50]
INFO: [Synth 8-3491] module 'vdma_to_vga' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd:51' bound to instance 'Inst_vdma_to_vga' of component 'vdma_to_vga' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:461]
INFO: [Synth 8-638] synthesizing module 'vdma_to_vga__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'vdma_to_vga__parameterized1' (17#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'axi_dispctrl_v1_0__parameterized0' (17#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dispctrl_1_1' (18#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_dispctrl_1_1/synth/system_axi_dispctrl_1_1.v:56]
WARNING: [Synth 8-350] instance 'axi_dispctrl_1' of module 'system_axi_dispctrl_1_1' requires 40 connections, but only 39 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:3744]
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_1_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:107]
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:18' bound to instance 'U0' of component 'axi_i2s_adi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:109]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (19#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (20#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (20#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/fifo_synchronizer.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (21#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/fifo_synchronizer.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_clkgen.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (22#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_clkgen.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_tx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (23#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_tx.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (24#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (25#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (26#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/axi_ctrlif.vhd:87]
WARNING: [Synth 8-614] signal 'I2S_CONTROL_REG' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'I2S_CLK_CONTROL_REG' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'PERIOD_LEN_REG' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'rx_fifo_full' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'rx_fifo_empty' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'tx_fifo_full' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'tx_fifo_empty' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'rx_sample' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:393]
WARNING: [Synth 8-3848] Net S_AXIS_TREADY in module/entity axi_i2s_adi does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:51]
WARNING: [Synth 8-3848] Net M_AXIS_TDATA in module/entity axi_i2s_adi does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:59]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity axi_i2s_adi does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:60]
WARNING: [Synth 8-3848] Net M_AXIS_TVALID in module/entity axi_i2s_adi does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:61]
WARNING: [Synth 8-3848] Net M_AXIS_TKEEP in module/entity axi_i2s_adi does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (27#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_1_0' (28#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/synth/system_axi_i2s_adi_1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4528]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' (29#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' (48#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' (49#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' (49#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' (49#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' (50#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' (51#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized1' (51#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized1' (51#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' (51#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' (52#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' (53#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (54#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (55#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (56#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2284]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (57#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2284]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2534]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (58#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2534]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_PF7596' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2638]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (59#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (60#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (61#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (62#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (63#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (63#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (63#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (63#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (63#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (64#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (65#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_11_axi_upsizer does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7175]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (66#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (67#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (68#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 40 connections, but only 39 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2789]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_PF7596' (69#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2638]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1W8VLXN' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2831]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1W8VLXN' (70#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2831]
WARNING: [Synth 8-350] instance 's03_couplers' of module 's03_couplers_imp_1W8VLXN' requires 78 connections, but only 71 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:5278]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (71#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (72#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (73#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (74#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (75#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (76#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (77#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (78#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (78#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (78#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' (78#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (79#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (80#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized3' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (81#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (82#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (83#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (83#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (83#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (84#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (85#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (86#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (87#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (88#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4528]
WARNING: [Synth 8-350] instance 'axi_mem_intercon' of module 'system_axi_mem_intercon_0' requires 108 connections, but only 104 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:3828]
INFO: [Synth 8-638] synthesizing module 'system_axi_protocol_converter_0_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (89#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (90#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (91#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-226] default block is never used [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (92#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (93#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (94#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (94#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (95#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-226] default block is never used [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (96#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (97#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (97#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (97#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' (98#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (99#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' (99#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'system_axi_protocol_converter_0_0' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:113]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69042' bound to instance 'U0' of component 'axi_vdma' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:336]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69480]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16457]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16517]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:14862]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (100#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (101#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (102#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39644]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39698]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39699]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39700]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39701]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39702]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39703]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39704]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39705]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39706]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39707]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16952]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17036]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17037]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17041]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17042]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17047]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17080]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:17081]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (102#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (103#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16952]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (103#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (104#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40370]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (105#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:18712]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (106#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:18712]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:20526]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (107#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:20526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29591]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29626]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (108#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (109#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:61558]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (110#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:61558]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62697]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (111#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62697]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63204]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (112#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63204]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:53625]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (113#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:53625]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (114#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (115#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:58282]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (116#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57020]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (117#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57020]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (117#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (118#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:58282]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64555]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64556]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (119#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:52754]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:52754]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13272]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13273]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13274]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13275]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13278]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (120#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (121#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40980]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (122#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40980]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:45948]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:46029]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:46030]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:46053]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:46054]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:47180]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:47181]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:44432]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo' (136#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:44432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41227]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41252]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41253]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41256]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41257]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41227]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized25' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized25' (137#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (138#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (139#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (140#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (141#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (142#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (143#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (144#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (144#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (144#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (144#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (144#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (145#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (146#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (147#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (147#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-226] default block is never used [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9485]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (148#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10072]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10078]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (148#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (148#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (148#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (148#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (149#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (150#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (150#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (150#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (150#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (150#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (151#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (151#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (151#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (151#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (151#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (156#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (157#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (158#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (159#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:42721]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (160#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:42721]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (161#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (162#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69480]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (163#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:113]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'system_axi_vdma_0_0' requires 49 connections, but only 40 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:3993]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_1_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/synth/system_axi_vdma_1_1.vhd:113]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69042' bound to instance 'U0' of component 'axi_vdma' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/synth/system_axi_vdma_1_1.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_1_1' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/synth/system_axi_vdma_1_1.vhd:113]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'system_axi_vdma_1_1' requires 49 connections, but only 40 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4034]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_2_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/synth/system_axi_vdma_2_0.vhd:109]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69042' bound to instance 'U0' of component 'axi_vdma' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/synth/system_axi_vdma_2_0.vhd:333]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69480]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16457]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16595]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16596]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16598]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16952]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16952]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40370]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:18712]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:18712]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:20526]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:20526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:61558]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:61558]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62697]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62697]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:58282]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:52754]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:52754]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc__parameterized0' (164#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:48936]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:49002]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:49003]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:49010]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:49011]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41782]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (166#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41782]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (167#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:48936]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46304]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46304]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (168#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (169#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26144]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (170#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (170#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (170#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (170#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (170#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38457]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37313]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37314]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37338]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37339]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37340]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37341]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (171#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (172#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (172#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (173#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (173#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (173#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (173#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (173#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (173#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (174#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40628]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (175#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (176#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (176#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (176#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (176#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (176#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19517]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19518]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (177#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (178#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (179#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19015]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19016]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19018]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (180#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (181#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (182#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (182#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized2' (182#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69480]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_2_0' (183#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/synth/system_axi_vdma_2_0.vhd:109]
WARNING: [Synth 8-350] instance 'axi_vdma_2' of module 'system_axi_vdma_2_0' requires 45 connections, but only 43 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4075]
INFO: [Synth 8-638] synthesizing module 'system_ground_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_ground_0/sim/system_ground_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (184#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_ground_0' (185#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_ground_0/sim/system_ground_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_hdmi_tx_0_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/synth/system_hdmi_tx_0_0.vhd:82]
INFO: [Synth 8-3491] module 'hdmi_tx' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/hdmi_tx.vhd:67' bound to instance 'U0' of component 'hdmi_tx' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/synth/system_hdmi_tx_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/hdmi_tx.vhd:100]
INFO: [Synth 8-3491] module 'DVITransmitter' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:65' bound to instance 'Inst_DVITransmitter' of component 'DVITransmitter' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/hdmi_tx.vhd:167]
INFO: [Synth 8-638] synthesizing module 'DVITransmitter' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:87]
INFO: [Synth 8-3491] module 'TMDSEncoder' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:60' bound to instance 'Inst_TMDSEncoder_red' of component 'TMDSEncoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:266]
INFO: [Synth 8-638] synthesizing module 'TMDSEncoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'TMDSEncoder' (186#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:70]
INFO: [Synth 8-3491] module 'TMDSEncoder' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:60' bound to instance 'Inst_TMDSEncoder_green' of component 'TMDSEncoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:275]
INFO: [Synth 8-3491] module 'TMDSEncoder' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:60' bound to instance 'Inst_TMDSEncoder_blue' of component 'TMDSEncoder' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:284]
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/SerializerN_1.vhd:63' bound to instance 'Inst_clk_serializer_10_1' of component 'SerializerN_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:300]
INFO: [Synth 8-638] synthesizing module 'SerializerN_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/SerializerN_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SerializerN_1' (187#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/SerializerN_1.vhd:76]
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/SerializerN_1.vhd:63' bound to instance 'Inst_d2_serializer_10_1' of component 'SerializerN_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:311]
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/SerializerN_1.vhd:63' bound to instance 'Inst_d1_serializer_10_1' of component 'SerializerN_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:322]
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/SerializerN_1.vhd:63' bound to instance 'Inst_d0_serializer_10_1' of component 'SerializerN_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:333]
WARNING: [Synth 8-3848] Net PClk_x2 in module/entity DVITransmitter does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:98]
WARNING: [Synth 8-3848] Net SerStb in module/entity DVITransmitter does not have driver. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'DVITransmitter' (188#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/DVITransmitter.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx' (189#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/hdmi_tx.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_hdmi_tx_0_0' (190#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/synth/system_hdmi_tx_0_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (191#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (192#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (193#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (194#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:576]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 152 connections, but only 133 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4140]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_2' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:5431]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WKXF3L' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m00_regslice_0/synth/system_m00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized25' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized25' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized26' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized26' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized27' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized27' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized28' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized28' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' (195#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_0' (196#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m00_regslice_0/synth/system_m00_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_0' requires 40 connections, but only 38 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:576]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WKXF3L' (197#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ORP4PS' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:617]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m01_regslice_0/synth/system_m01_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized29' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized29' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized30' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized30' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized31' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized31' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized32' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized32' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized33' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized33' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized5' (197#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_0' (198#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m01_regslice_0/synth/system_m01_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_0' requires 40 connections, but only 38 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:776]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ORP4PS' (199#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:617]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VD9O7M' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:817]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m02_regslice_0/synth/system_m02_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized34' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized34' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized35' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized35' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized36' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized36' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized37' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized37' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized38' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized38' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized6' (199#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_0' (200#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m02_regslice_0/synth/system_m02_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_0' requires 40 connections, but only 38 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:976]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VD9O7M' (201#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:817]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PPDLC3' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1017]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m03_regslice_0/synth/system_m03_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized39' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized39' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized40' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized40' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized41' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized41' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized42' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized42' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized43' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized43' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized7' (201#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_0' (202#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m03_regslice_0/synth/system_m03_regslice_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PPDLC3' (203#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1017]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18RU2BA' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1227]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m04_regslice_0/synth/system_m04_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized44' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized44' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized45' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized45' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized46' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized46' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized47' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized47' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized48' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized48' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized8' (203#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_0' (204#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m04_regslice_0/synth/system_m04_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_0' requires 40 connections, but only 37 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1382]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18RU2BA' (205#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1227]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_47WDK7' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1422]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m05_regslice_0/synth/system_m05_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized49' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized49' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized50' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized50' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized51' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized51' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized52' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized52' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized53' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized53' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized9' (205#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_0' (206#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m05_regslice_0/synth/system_m05_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_0' requires 40 connections, but only 37 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1577]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_47WDK7' (207#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1422]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_ATGYFP' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1617]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m06_regslice_0/synth/system_m06_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized10' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized54' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized54' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized55' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized55' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized56' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized56' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized57' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized57' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized58' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized58' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized10' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized10' (207#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_0' (208#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m06_regslice_0/synth/system_m06_regslice_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_ATGYFP' (209#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1617]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_11WAABO' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1827]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m07_regslice_0/synth/system_m07_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized11' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized11' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized11' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized59' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized59' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized60' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized60' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized61' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized61' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized62' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized62' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized63' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized63' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized11' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized11' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized11' (209#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_0' (210#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_m07_regslice_0/synth/system_m07_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm07_regslice' of module 'system_m07_regslice_0' requires 40 connections, but only 38 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1986]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_11WAABO' (211#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:1827]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1SWBGE' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2027]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1SWBGE' (212#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2027]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1AN18J3' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2152]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1AN18J3' (213#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2152]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2388]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (214#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:2388]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' (214#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized64' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized64' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (215#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (216#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' (216#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (217#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:60]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_arprot' does not match port width (30) of module 'system_xbar_1' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:6904]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_awprot' does not match port width (30) of module 'system_xbar_1' [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:6908]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_2' (218#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:5431]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_150M_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/synth/system_rst_ps7_0_150M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/synth/system_rst_ps7_0_150M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (219#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized26' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized26' (219#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized27' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized27' (219#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (220#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (221#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (222#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (223#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_150M_0' (224#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/synth/system_rst_ps7_0_150M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_150M' of module 'system_rst_ps7_0_150M_0' requires 10 connections, but only 6 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4489]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/synth/system_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_CTRL_s_axi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_CTRL_s_axi.v:339]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_CTRL_s_axi' (225#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternRainbowvdy' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternRainbowvdy_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:31]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:32]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternRainbowvdy_rom' (226#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternRainbowvdy' (227#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_wdI' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' (228#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_wdI' (229#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_xdS' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' (230#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_xdS' (231#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_yd2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' (232#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_yd2' (233#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_zec' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' (234#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_zec' (235#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Aem' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' (236#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Aem' (237#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Bew' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' (238#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Bew' (239#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternZonePlaLf8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternZonePlaLf8_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternZonePlaLf8.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternZonePlaLf8_rom' (241#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternZonePlaLf8' (242#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_reg_int_s' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_reg_int_s' (243#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_am_addmul_1Mgi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' (244#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_am_addmul_1Mgi' (245#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Ngs' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' (246#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_Ngs' (247#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_OgC' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' (248#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mac_muladd_OgC' (249#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' (250#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' (251#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorbkb' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorbkb_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorbkb_rom' (253#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorbkb' (254#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorcud' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorcud_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorcud_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorcud_rom' (255#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorcud' (256#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColordEe' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColordEe_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColordEe_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColordEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColordEe_rom' (257#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColordEe' (258#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoreOg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoreOg_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoreOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoreOg_rom' (259#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoreOg' (260#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorfYi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorfYi_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorfYi_rom' (261#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorfYi' (262#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorg8j' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorg8j_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorg8j_rom' (263#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorg8j' (264#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorhbi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorhbi_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorhbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorhbi_rom' (265#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorhbi' (266#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoribs' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoribs_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColoribs_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoribs.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoribs_rom' (267#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColoribs' (268#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorjbC' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorjbC_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorjbC.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorjbC_rom' (269#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorjbC' (270#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorkbM' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorkbM_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorkbM.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorkbM_rom' (271#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorkbM' (272#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorlbW' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorlbW_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorlbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorlbW_rom' (273#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorlbW' (274#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColormb6' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColormb6_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColormb6_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColormb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColormb6_rom' (275#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColormb6' (276#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorncg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorncg_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternDPColorncg_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorncg.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorncg_rom' (277#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternDPColorncg' (278#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerocq' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerocq_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCheckerocq_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerocq.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerocq_rom' (280#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerocq' (281#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerqcK' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerqcK_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerqcK.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerqcK_rom' (282#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckerqcK' (283#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckersc4' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckersc4_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCheckersc4_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckersc4.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckersc4_rom' (284#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckersc4' (285#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckertde' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCheckertde_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckertde.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCheckertde_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckertde.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckertde_rom' (286#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCheckertde' (287#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternTartanCEe0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternTartanCEe0_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternTartanCEe0.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternTartanCEe0_rom' (289#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternTartanCEe0' (290#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaCeG' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaCeG_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaCeG.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaCeG_rom' (292#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaCeG' (293#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaDeQ' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaDeQ.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (294#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHaDeQ' (295#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternSolidBlYie' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternSolidBlYie_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidBlYie.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternSolidBlYie_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidBlYie.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternSolidBlYie_rom' (301#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternSolidBlYie' (302#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternSolidGrZio' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternSolidGrZio_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidGrZio.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternSolidGrZio_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidGrZio.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternSolidGrZio_rom' (304#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternSolidGrZio' (305#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternSolidRe0iy' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternSolidRe0iy_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidRe0iy.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternSolidRe0iy_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidRe0iy.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternSolidRe0iy_rom' (307#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternSolidRe0iy' (308#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHa1iI' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHa1iI_rom' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHa1iI.v:21]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_0_tpgPatternCrossHa1iI_rom.dat' is read successfully [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHa1iI.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHa1iI_rom' (318#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_tpgPatternCrossHa1iI' (319#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_MultiPixStream2AXIvi' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_MultiPixStream2AXIvi.v:101]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_reg_unsigned_short_s' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_unsigned_short_s.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_reg_unsigned_short_s' (323#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_MultiPixStream2AXIvi.v:947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_MultiPixStream2AXIvi.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_MultiPixStream2AXIvi.v:1009]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_MultiPixStream2AXIvi' (324#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_shiftReg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_shiftReg' (325#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS' (326#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2_shiftReg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2_shiftReg' (327#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2' (328#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc_shiftReg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc_shiftReg' (329#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc' (330#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm_shiftReg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm_shiftReg' (331#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm' (332#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw_shiftReg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw_shiftReg' (333#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw' (334#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:45]
INFO: [Synth 8-638] synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG_shiftReg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG_shiftReg' (335#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG' (336#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_v_tpg_0_0' (338#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/synth/system_v_tpg_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_tpg_0' of module 'system_v_tpg_0_0' requires 29 connections, but only 25 given [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:4496]
INFO: [Synth 8-638] synthesizing module 'system_vdd_1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_vdd_1/sim/system_vdd_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (338#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_vdd_1' (339#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_vdd_1/sim/system_vdd_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_2' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_xlconstant_0_2/sim/system_xlconstant_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (339#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_2' (340#1) [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_xlconstant_0_2/sim/system_xlconstant_0_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'system' (341#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system.v:3104]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (342#1) [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternCrossHa1iI has unconnected port reset
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternCrossHaDeQ has unconnected port reset
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternCrossHaCeG has unconnected port reset
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidRe0iy has unconnected port reset
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[15]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[14]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[13]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[12]
WARNING: [Synth 8-3331] design system_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:14:36 ; elapsed = 00:16:19 . Memory (MB): peak = 798.531 ; gain = 586.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:39 ; elapsed = 00:16:22 . Memory (MB): peak = 798.531 ; gain = 586.445
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.xdc] for cell 'system_i/axi_vdma_2/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0_board.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0_board.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/constrs_1/new/base.xdc]
Finished Parsing XDC File [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/constrs_1/new/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/constrs_1/new/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/v_tpg_0/inst'
Finished Parsing XDC File [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/v_tpg_0/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 689 instances were transformed.
  FDR => FDRE: 682 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 999.785 ; gain = 0.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:15:07 ; elapsed = 00:16:50 . Memory (MB): peak = 1000.328 ; gain = 788.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:15:07 ; elapsed = 00:16:50 . Memory (MB): peak = 1000.328 ; gain = 788.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/BTNs_4Bits/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for system_i/LEDs_4Bits/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for system_i/SWs_4Bits/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 129).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_2/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 152).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_150M/U0. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for system_i/v_tpg_0/inst. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/dont_touch.xdc, line 191).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/BTNs_4Bits. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/LEDs_4Bits. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SWs_4Bits. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_dispctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_dispctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_i2s_adi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ground. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/hdmi_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vdd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:15:08 ; elapsed = 00:16:51 . Memory (MB): peak = 1000.328 ; gain = 788.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'vga_state_reg' in module 'vdma_to_vga'
INFO: [Synth 8-5544] ROM "vga_running" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frm_width" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mmcme2_drp'
INFO: [Synth 8-5544] ROM "next_state_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_di" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rst_mmcm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_den" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_dwe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_daddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clk_state_reg' in module 'axi_dispctrl_v1_0'
INFO: [Synth 8-5544] ROM "clk_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'vga_state_reg' in module 'vdma_to_vga__parameterized1'
INFO: [Synth 8-5544] ROM "vga_running" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frm_width" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mmcme2_drp__parameterized1'
INFO: [Synth 8-5544] ROM "next_state_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_di" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rst_mmcm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_den" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_dwe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_daddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clk_state_reg' in module 'axi_dispctrl_v1_0__parameterized0'
INFO: [Synth 8-5544] ROM "clk_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "channel_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_RESET_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_CLK_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PERIOD_LEN_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12420]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21637]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frmstore_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62069]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62769]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_frame_number_grtr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18750]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18175]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62069]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62769]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "tmp_fu_124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_388_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_62_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_61_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_310_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_104_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_98_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_33_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_77_fu_294_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_78_fu_300_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_72_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_89_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_86_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_337_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_228_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               vga_reset |                              000 |                              000
             vga_wait_en |                              001 |                              001
               vga_latch |                              010 |                              010
                vga_init |                              011 |                              011
            vga_wait_vld |                              100 |                              100
                 vga_run |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vga_state_reg' using encoding 'sequential' in module 'vdma_to_vga'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                             0000 |                             0001
               WAIT_LOCK |                             0001 |                             0010
                WAIT_SEN |                             0010 |                             0011
                 ADDRESS |                             0011 |                             0100
             WAIT_A_DRDY |                             0100 |                             0101
                 BITMASK |                             0101 |                             0110
                  BITSET |                             0110 |                             0111
                   WRITE |                             0111 |                             1000
               WAIT_DRDY |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'mmcme2_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              000
             wait_locked |                          0000010 |                              001
                 wait_en |                          0000100 |                              010
               wait_srdy |                          0001000 |                              011
                wait_run |                          0010000 |                              100
                 enabled |                          0100000 |                              101
         wait_frame_done |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'one-hot' in module 'axi_dispctrl_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               vga_reset |                              000 |                              000
             vga_wait_en |                              001 |                              001
               vga_latch |                              010 |                              010
                vga_init |                              011 |                              011
            vga_wait_vld |                              100 |                              100
                 vga_run |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vga_state_reg' using encoding 'sequential' in module 'vdma_to_vga__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                             0000 |                             0001
               WAIT_LOCK |                             0001 |                             0010
                WAIT_SEN |                             0010 |                             0011
                 ADDRESS |                             0011 |                             0100
             WAIT_A_DRDY |                             0100 |                             0101
                 BITMASK |                             0101 |                             0110
                  BITSET |                             0110 |                             0111
                   WRITE |                             0111 |                             1000
               WAIT_DRDY |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'mmcme2_drp__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              000
             wait_locked |                          0000010 |                              001
                 wait_en |                          0000100 |                              010
               wait_srdy |                          0001000 |                              011
                wait_run |                          0010000 |                              100
                 enabled |                          0100000 |                              101
         wait_frame_done |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'one-hot' in module 'axi_dispctrl_v1_0__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                              000 |                              000
           wait_for_pcmd |                              001 |                              001
          ch_error_trap1 |                              010 |                              101
          ch_error_trap2 |                              011 |                              110
      ch_wait_for_sf_cmd |                              100 |                              010
         ch_ld_child_cmd |                              101 |                              011
          ch_chk_if_done |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:15:27 ; elapsed = 00:17:12 . Memory (MB): peak = 1000.328 ; gain = 788.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |SerializerN_1__GC0  |           1|         3|
|2     |DVITransmitter__GC0 |           1|      1629|
|3     |logic__2518__GD     |           1|         2|
|4     |system__GCB0        |           1|     41624|
|5     |system__GCB1        |           1|      9896|
|6     |system_v_tpg_0_0    |           1|     11617|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_red/c1_d_reg' into 'Inst_TMDSEncoder_red/c0_d_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:92]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_red/c1_dd_reg' into 'Inst_TMDSEncoder_red/c0_dd_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:125]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c0_d_reg' into 'Inst_TMDSEncoder_red/c0_d_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:91]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c0_dd_reg' into 'Inst_TMDSEncoder_red/c0_dd_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:124]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c1_d_reg' into 'Inst_TMDSEncoder_red/c0_d_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:92]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c1_dd_reg' into 'Inst_TMDSEncoder_red/c0_dd_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:125]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/de_d_reg' into 'Inst_TMDSEncoder_red/de_d_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:87]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/de_dd_reg' into 'Inst_TMDSEncoder_red/de_dd_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:126]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_blue/de_d_reg' into 'Inst_TMDSEncoder_red/de_d_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:87]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_blue/de_dd_reg' into 'Inst_TMDSEncoder_red/de_dd_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_hdmi_tx_0_0/work/hdl/TMDSEncoder.vhd:126]
INFO: [Synth 8-5546] ROM "icmp_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_388_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_242/ap_return_reg' and it is trimmed from '31' to '16' bits. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_int_s.v:29]
INFO: [Synth 8-5546] ROM "tmp_14_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_18_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_61_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_104_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_33_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_189/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_unsigned_short_s.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_195/ap_return_reg' and it is trimmed from '16' to '14' bits. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/hdl/verilog/system_v_tpg_0_0_reg_unsigned_short_s.v:60]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:8035]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12502]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21581]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64408]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64409]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:8035]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12502]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21581]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64408]
INFO: [Synth 8-4471] merging register 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64409]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:16436]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17416]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18844]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19056]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26357]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:27022]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:27075]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26206]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37390]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19796]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19575]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19570]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18788]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64671]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64704]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:64705]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/\Inst_TMDSEncoder_red/c0_d_reg )
INFO: [Synth 8-3886] merging instance 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_blue/n0_q_m_reg[0]' (FD) to 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_blue/n1_q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_green/n0_q_m_reg[0]' (FD) to 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_green/n1_q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_red/n0_q_m_reg[0]' (FD) to 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_red/n1_q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_red/c0_dd_reg' (FD) to 'system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/Inst_TMDSEncoder_red/c0_d_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/\Inst_TMDSEncoder_red/c0_d_reg )
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_580/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_u_U/system_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_u_U/system_v_tpg_0_0_tpgPatternDPColormb6_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_624/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_g_U/system_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_VESA_4_U/system_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_VESA_4_U/system_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_r_U/system_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_v_U/system_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_v_U/system_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_r_U/system_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_y_U/system_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_r_U/system_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_v_U/system_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_v_U/system_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_r_U/system_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_v_U/system_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_v_U/system_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_r_U/system_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_y_U/system_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_y_U/system_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_r_U/system_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_VESA_5_U/system_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_603/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_591/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_673/ap_CS_fsm_reg[0]' (FDSE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_VESA_1_U/system_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_u255_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_10_reg_1464_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_9_reg_1469_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[0]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_u255_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_10_reg_1464_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_9_reg_1469_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_624/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_624/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[1]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_u255_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_10_reg_1464_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_9_reg_1469_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_624/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_624/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[2]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_u255_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_10_reg_1464_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_9_reg_1469_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_u255_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_u254_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_10_reg_1464_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_9_reg_1469_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_u253_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_u255_U/system_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_10_reg_1464_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_9_reg_1469_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\grp_tpgPatternSolidGreen_fu_624/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/system_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/v_tpg_0/inst/tpgForeground_U0/\grp_tpgPatternBox_fu_282/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgForeground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module system_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/ap_enable_reg_pp0_iter4_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[7]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[6]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[5]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[4]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[3]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[2]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[1]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_395/tmp_59_reg_685_reg[0]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_404/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_404/ap_enable_reg_pp0_iter4_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_404/ap_enable_reg_pp0_iter5_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_424/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelRgb_CEA_b_U/system_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/hBarSel_4_0_reg[2]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/hBarSel_4_0_reg[1]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[7]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[6]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[5]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[4]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[3]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[2]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/vBarSel_3_reg[1]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_469/tpgBarSelYuv_v252_U/system_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternTartanColo_fu_502/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_535/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_535/blkYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_535/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternColorBars_fu_556/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[15]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[14]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[13]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[12]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[11]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[10]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[9]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_580/rampVal_1_reg[8]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidBlue_fu_615/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidGreen_fu_624/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidGreen_fu_624/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[6]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidRed_fu_633/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidWhite_fu_655/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidWhite_fu_655/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidBlack_fu_664/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidBlack_fu_664/blkYuv_U/system_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret15_tpgPRBS_fu_642/ap_CS_fsm_reg[0]) is unused and will be removed from module system_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternBox_fu_282/ap_CS_fsm_reg[0]) is unused and will be removed from module system_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHair_fu_309/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module system_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module system_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/system_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3]) is unused and will be removed from module system_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module system_v_tpg_0_0_MultiPixStream2AXIvi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/BTNs_4Bits/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/BTNs_4Bits/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/LEDs_4Bits/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/LEDs_4Bits/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[0]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/SWs_4Bits/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/SWs_4Bits/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_dispctrl_0/\inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_dispctrl_0/\inst/axi_dispctrl_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_dispctrl_0/\inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_dispctrl_1/\inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_dispctrl_1/\inst/axi_dispctrl_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_dispctrl_1/\inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/i_2_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_NO_FLUSH.fsize_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_i2s_adi_1/\U0/ctrl/tx_gen.tx/gen[0].data_int_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_i2s_adi_1/\U0/ctrlif/rd_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_0/axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/hdmi_tx_0/Inst_DVITransmitteri_2_4/\Inst_TMDSEncoder_red/n0_q_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2_1/axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:16:23 ; elapsed = 00:18:13 . Memory (MB): peak = 1000.328 ; gain = 788.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |SerializerN_1__GC0    |           3|         3|
|2     |DVITransmitter__GC0   |           1|       790|
|3     |logic__2518__GD       |           1|         2|
|4     |system__GCB0          |           1|     25838|
|5     |system__GCB1          |           1|      6709|
|6     |system_v_tpg_0_0      |           1|      7710|
|7     |SerializerN_1__GC0__1 |           1|         3|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:39 ; elapsed = 00:18:29 . Memory (MB): peak = 1219.047 ; gain = 1006.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:16:42 ; elapsed = 00:18:32 . Memory (MB): peak = 1250.359 ; gain = 1038.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |SerializerN_1__GC0    |           3|         3|
|2     |DVITransmitter__GC0   |           1|       790|
|3     |logic__2518__GD       |           1|         2|
|4     |system__GCB0          |           1|     25838|
|5     |system__GCB1          |           1|      6709|
|6     |system_v_tpg_0_0      |           1|      7710|
|7     |SerializerN_1__GC0__1 |           1|         3|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  and system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr_reg  and system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from  because of non-equivalent assertions
INFO: [Synth 8-4480] The timing for the instance system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/system_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/system_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/system_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_16_reg_424_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_16_reg_424_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:57 ; elapsed = 00:18:47 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 25 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:682]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:59 ; elapsed = 00:18:50 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:17:00 ; elapsed = 00:18:50 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_2_0' in module 'axi_vdma__parameterized2' to reference 'axi_vdma_vid_cdc__parameterized0' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:17:04 ; elapsed = 00:18:54 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:17:04 ; elapsed = 00:18:55 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:17:05 ; elapsed = 00:18:55 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:17:05 ; elapsed = 00:18:55 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     3|
|3     |BUFIO       |     1|
|4     |BUFR        |     1|
|5     |CARRY4      |   406|
|6     |DSP48E1     |     2|
|7     |DSP48E1_1   |     1|
|8     |DSP48E1_10  |     2|
|9     |DSP48E1_11  |     1|
|10    |DSP48E1_2   |     1|
|11    |DSP48E1_3   |     1|
|12    |DSP48E1_4   |     1|
|13    |DSP48E1_5   |     1|
|14    |DSP48E1_9   |     2|
|15    |LUT1        |  1597|
|16    |LUT2        |  1409|
|17    |LUT3        |  1913|
|18    |LUT4        |  1854|
|19    |LUT5        |  1904|
|20    |LUT6        |  2739|
|21    |MMCME2_ADV  |     2|
|22    |MUXCY       |    68|
|23    |MUXF7       |    46|
|24    |MUXF8       |     5|
|25    |OSERDESE2   |     4|
|26    |OSERDESE2_1 |     4|
|27    |PS7         |     1|
|28    |RAM32M      |    14|
|29    |RAM32X1D    |     1|
|30    |RAMB18E1    |     2|
|31    |RAMB18E1_1  |     1|
|32    |RAMB18E1_2  |     2|
|33    |RAMB36E1    |     1|
|34    |RAMB36E1_1  |     2|
|35    |RAMB36E1_2  |     4|
|36    |SRL16       |     1|
|37    |SRL16E      |   389|
|38    |SRLC32E     |    84|
|39    |FDCE        |   665|
|40    |FDPE        |   106|
|41    |FDR         |   428|
|42    |FDRE        | 10240|
|43    |FDSE        |   364|
|44    |IBUF        |     9|
|45    |IOBUF       |     2|
|46    |OBUF        |    29|
|47    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:17:05 ; elapsed = 00:18:55 . Memory (MB): peak = 1276.145 ; gain = 1064.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 363 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:16:52 . Memory (MB): peak = 1276.145 ; gain = 777.652
Synthesis Optimization Complete : Time (s): cpu = 00:17:05 ; elapsed = 00:18:56 . Memory (MB): peak = 1276.145 ; gain = 1064.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 960 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 24 instances
  FDR => FDRE: 428 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
2113 Infos, 309 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:17:08 ; elapsed = 00:17:24 . Memory (MB): peak = 1276.145 ; gain = 980.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/kpoduval/Documents/MyCourses/Zynq/Labs/HDMI_TPG/HDMI_TPG.runs/synth_1/system_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1276.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 23:12:52 2017...
