[{"name": "\u5433\u662d\u6b63", "email": "ccwu@ntut.edu.tw", "latestUpdate": "2010-08-30 15:48:46", "objective": "This course covers the following topics:\r\n1. Number systems and conversion\r\n2. Boolean algebra\r\n3. Simplification of Boolean algebra \r\n4. Gate Circuits\r\n5. Combinational Circuit Design\r\n6. Flip-Flops, Registers, and Counters\r\n7. Introduction to VHDL\r\n8. Sequential Circuits\r\n9. State Graphs and Tables", "schedule": "Week 1. Introduction\r\nWeek 2. Boolean Algebra & Logical Gates (I)\r\nWeek 3. Boolean Algebra & Logical Gates (II)\r\nWeek 4. Minterm and Maxterm Expansions\r\nWeek 5. Karnaugh Maps\r\nWeek 6. Quine-McClusky Method\r\nWeek 7. Multi-Level Gate Circuits\r\nWeek 8. Combinational Circuit Design and Simulation Using Gates (I)\r\nWeek 9. Midterm Exam\r\nWeek 10. Combinational Circuit Design and Simulation Using Gates (II)\r\nWeek 11. Multiplexers, Decoders, and Programmable Logic Devices \r\nWeek 12. Introduction to VHDL \r\nWeek 13. Latches and Flip-Flops\r\nWeek 14. Registers and Counters\r\nWeek 15. Analysis of Clocked Sequential Circuits\r\nWeek 16. Derivation of State Graphs and Tables\r\nWeek 17. Sequential Circuit Design\r\nWeek 18. Final Exam", "scorePolicy": "Homework 20%\r\nMidterm 30%\r\nFinal 40%\r\nAttendance 10%", "materials": "Textbook: Fundamentals of Logic Design, 6th Edition, by Charles H. Roth, Jr. & Larry L. Kinney, Cengage, 2010", "foreignLanguageTextbooks": false}]