$date
	Fri Apr 15 19:37:41 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$scope module ram $end
$var wire 32 ! addr_bus [31:0] $end
$var wire 1 " clk $end
$var wire 1 # cs $end
$var wire 32 $ data_bus [31:0] $end
$var wire 1 % oe $end
$var wire 1 & rw $end
$var wire 16 ' sram_data_bus [15:0] $end
$var reg 11 ( mar [10:0] $end
$var reg 16 ) mdr [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bz '
0&
0%
b0 $
1#
0"
bz !
$end
#1
b0 !
1"
0#
#2
bx '
b0 (
b1 $
0"
1%
#3
b1 '
b1 )
b1 !
1"
#4
b1 (
b10 $
0"
#5
b10 '
b10 )
b10 !
1"
#6
b10 (
b11 $
0"
#7
b11 '
b11 )
b11 !
1"
#8
b11 (
b100 $
0"
#9
b100 '
b100 )
b100 !
1"
#10
b100 (
b101 $
0"
#11
b101 '
b101 )
b101 !
1"
#12
b101 (
b110 $
0"
#13
b110 '
b110 )
b110 !
1"
#14
b110 (
b111 $
0"
#15
b111 '
b111 )
b111 !
1"
#16
b111 (
b1000 $
0"
#17
b1000 '
b1000 )
b1000 !
1"
#18
b1000 (
b1001 $
0"
#19
b1001 '
b1001 )
b1001 !
1"
#20
b1001 (
b1010 $
0"
#21
b1010 '
b1010 )
b1010 !
1"
#22
b1010 (
b1011 $
0"
#23
b1011 '
b1011 )
b1011 !
1"
#24
b1011 (
b1100 $
0"
#25
b1100 '
b1100 )
b1100 !
1"
#26
b1100 (
b1101 $
0"
#27
b1101 '
b1101 )
b1101 !
1"
#28
b1101 (
b1110 $
0"
#29
b1110 '
b1110 )
b1110 !
1"
#30
b1110 (
b1111 $
0"
#31
b1111 '
b1111 )
b1111 !
1"
#32
b1111 (
b10000 $
0"
#33
b10000 '
b10000 )
b10000 !
1"
#34
b10000 (
0"
#35
1"
#36
b101 '
b101 (
b101 !
0"
0%
1&
#37
b101 $
b101 )
1"
#38
b1010 '
b1010 (
b1010 !
0"
#39
b1010 $
b1010 )
1"
#40
b1010101010101010 $
b1000000000 (
b1000000000 !
0"
1%
0&
#41
b1010101010101010 '
b1010101010101010 )
1"
#42
b1010 '
0"
0%
1&
#43
b1010 $
b1010 )
1"
#44
0"
#45
1"
#46
