--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 27 11:31:31 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     arbiter
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets Clock_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.961ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             y_FSM_i0  (from Clock_c +)
   Destination:    FD1S3JX    D              y_FSM_i0  (to Clock_c +)

   Delay:                   4.214ns  (16.5% logic, 83.5% route), 3 logic levels.

 Constraint Details:

      4.214ns data_path y_FSM_i0 to y_FSM_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.961ns

 Path Details: y_FSM_i0 to y_FSM_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              y_FSM_i0 (from Clock_c)
Route         3   e 1.339                                  n71
LUT4        ---     0.166              B to Z              i1_3_lut_adj_1
Route         2   e 1.158                                  n164
LUT4        ---     0.166              B to Z              i1_4_lut
Route         1   e 1.020                                  n133
                  --------
                    4.214  (16.5% logic, 83.5% route), 3 logic levels.


Passed:  The following path meets requirements by 0.961ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             y_FSM_i0  (from Clock_c +)
   Destination:    FD1S3IX    D              y_FSM_i3  (to Clock_c +)

   Delay:                   4.214ns  (16.5% logic, 83.5% route), 3 logic levels.

 Constraint Details:

      4.214ns data_path y_FSM_i0 to y_FSM_i3 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.961ns

 Path Details: y_FSM_i0 to y_FSM_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              y_FSM_i0 (from Clock_c)
Route         3   e 1.339                                  n71
LUT4        ---     0.166              B to Z              i1_3_lut_adj_1
Route         2   e 1.158                                  n164
LUT4        ---     0.166              C to Z              i112_3_lut
Route         1   e 1.020                                  n135
                  --------
                    4.214  (16.5% logic, 83.5% route), 3 logic levels.


Passed:  The following path meets requirements by 1.099ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             y_FSM_i1  (from Clock_c +)
   Destination:    FD1S3JX    D              y_FSM_i0  (to Clock_c +)

   Delay:                   4.076ns  (17.1% logic, 82.9% route), 3 logic levels.

 Constraint Details:

      4.076ns data_path y_FSM_i1 to y_FSM_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.099ns

 Path Details: y_FSM_i1 to y_FSM_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              y_FSM_i1 (from Clock_c)
Route         3   e 1.339                                  g_c_1
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  n4
LUT4        ---     0.166              D to Z              i1_4_lut
Route         1   e 1.020                                  n133
                  --------
                    4.076  (17.1% logic, 82.9% route), 3 logic levels.

Report: 4.039 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clock_c]                 |     5.000 ns|     4.039 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  10 paths, 13 nets, and 22 connections (52.4% coverage)


Peak memory: 93425664 bytes, TRCE: 208896 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
