// Seed: 1608109498
module module_0 (
    input uwire id_0
    , id_46,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    input tri id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input uwire id_12,
    input wand id_13,
    output wand id_14,
    input supply1 id_15,
    input uwire id_16,
    input tri0 id_17,
    output tri0 id_18,
    output uwire sample,
    output tri id_20,
    output wire id_21,
    input uwire id_22,
    output supply1 id_23,
    input tri id_24,
    output wire id_25,
    output supply0 id_26,
    output uwire id_27
    , id_47,
    output wor id_28,
    output tri id_29,
    input tri id_30,
    output tri0 id_31,
    output wor id_32,
    output wire id_33,
    output wire id_34,
    input supply1 id_35,
    input tri0 id_36,
    input uwire id_37,
    output wire id_38,
    output supply0 id_39,
    output wor id_40,
    input wor id_41,
    input wand id_42
    , id_48, id_49,
    input wire id_43,
    input tri0 id_44
);
  generate
    id_50(
        .id_0(), .id_1(module_0), .id_2(id_38), .id_3(1)
    );
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
