
---------- Begin Simulation Statistics ----------
final_tick                                  718913000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23049                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160364                       # Number of bytes of host memory used
host_op_rate                                    23101                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.28                       # Real time elapsed on the host
host_tick_rate                               98789079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      167728                       # Number of instructions simulated
sim_ops                                        168110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000719                       # Number of seconds simulated
sim_ticks                                   718913000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22341                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003921                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996079                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1432188.000008                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15920                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6421                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5637.999992                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120829                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64480                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36556                       # number of memory refs
system.cpu00.num_store_insts                    16267                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62915     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15970     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2819000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2819000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2819000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     716094000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2819000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             901                       # Number of branches fetched
system.cpu01.committedInsts                      4799                       # Number of instructions committed
system.cpu01.committedOps                        4805                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980951                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019049                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1437825                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             27388.982913                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          471                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       430                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1410436.017087                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4721                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4721                       # number of integer instructions
system.cpu01.num_int_register_reads              5440                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3500                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1174                       # Number of load instructions
system.cpu01.num_mem_refs                        1741                       # number of memory refs
system.cpu01.num_store_insts                      567                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3053     63.51%     63.72% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu01.op_class::MemRead                   1178     24.51%     88.29% # Class of executed instruction
system.cpu01.op_class::MemWrite                   551     11.46%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4807                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      142676000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    142676000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    142676000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     576237000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    142676000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             897                       # Number of branches fetched
system.cpu02.committedInsts                      4781                       # Number of instructions committed
system.cpu02.committedOps                        4787                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.983236                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.016764                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             24103.001966                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          469                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       428                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1413722.998034                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4704                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4704                       # number of integer instructions
system.cpu02.num_int_register_reads              5419                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3488                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1167                       # Number of load instructions
system.cpu02.num_mem_refs                        1732                       # number of memory refs
system.cpu02.num_store_insts                      565                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3044     63.56%     63.77% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu02.op_class::MemRead                   1171     24.45%     88.29% # Class of executed instruction
system.cpu02.op_class::MemWrite                   549     11.46%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4789                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      134616000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    134616000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    134616000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     584297000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    134616000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             897                       # Number of branches fetched
system.cpu03.committedInsts                      4741                       # Number of instructions committed
system.cpu03.committedOps                        4747                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.983191                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.016809                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             24169.001966                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          456                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       441                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1413656.998034                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4649                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4649                       # number of integer instructions
system.cpu03.num_int_register_reads              5363                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3449                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1158                       # Number of load instructions
system.cpu03.num_mem_refs                        1717                       # number of memory refs
system.cpu03.num_store_insts                      559                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3019     63.57%     63.78% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::MemRead                   1162     24.47%     88.31% # Class of executed instruction
system.cpu03.op_class::MemWrite                   543     11.43%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4749                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      124895000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    124895000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    124895000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     594018000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    124895000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             883                       # Number of branches fetched
system.cpu04.committedInsts                      4672                       # Number of instructions committed
system.cpu04.committedOps                        4678                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.982901                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.017099                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             24585.001966                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          447                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       436                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1413240.998034                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4580                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4580                       # number of integer instructions
system.cpu04.num_int_register_reads              5283                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3399                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1141                       # Number of load instructions
system.cpu04.num_mem_refs                        1693                       # number of memory refs
system.cpu04.num_store_insts                      552                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2974     63.55%     63.76% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu04.op_class::MemRead                   1145     24.47%     88.29% # Class of executed instruction
system.cpu04.op_class::MemWrite                   536     11.45%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4680                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      115015000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    115015000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    115015000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     603898000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    115015000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             902                       # Number of branches fetched
system.cpu05.committedInsts                      4779                       # Number of instructions committed
system.cpu05.committedOps                        4785                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.983572                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.016428                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             23620.001967                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          460                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       442                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1414205.998033                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4689                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4689                       # number of integer instructions
system.cpu05.num_int_register_reads              5406                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3480                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1167                       # Number of load instructions
system.cpu05.num_mem_refs                        1730                       # number of memory refs
system.cpu05.num_store_insts                      563                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3044     63.59%     63.80% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::MemRead                   1171     24.46%     88.32% # Class of executed instruction
system.cpu05.op_class::MemWrite                   547     11.43%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4787                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      105629000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    105629000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    105629000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     613284000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    105629000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             898                       # Number of branches fetched
system.cpu06.committedInsts                      4749                       # Number of instructions committed
system.cpu06.committedOps                        4755                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.983620                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.016380                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1437825                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             23551.985587                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          456                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       442                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1414273.014413                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4657                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4657                       # number of integer instructions
system.cpu06.num_int_register_reads              5371                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3456                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1161                       # Number of load instructions
system.cpu06.num_mem_refs                        1721                       # number of memory refs
system.cpu06.num_store_insts                      560                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    3023     63.55%     63.76% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::MemRead                   1165     24.49%     88.31% # Class of executed instruction
system.cpu06.op_class::MemWrite                   544     11.44%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4757                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       95859000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     95859000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     95859000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     623054000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     95859000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             906                       # Number of branches fetched
system.cpu07.committedInsts                      4788                       # Number of instructions committed
system.cpu07.committedOps                        4794                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.983464                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.016536                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1437825                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             23775.985431                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          459                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       447                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1414049.014569                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4694                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4694                       # number of integer instructions
system.cpu07.num_int_register_reads              5413                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3485                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1171                       # Number of load instructions
system.cpu07.num_mem_refs                        1734                       # number of memory refs
system.cpu07.num_store_insts                      563                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    3049     63.57%     63.78% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::MemRead                   1175     24.50%     88.34% # Class of executed instruction
system.cpu07.op_class::MemWrite                   547     11.41%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4796                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       83743000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     83743000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     83743000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     635170000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     83743000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             862                       # Number of branches fetched
system.cpu08.committedInsts                      4559                       # Number of instructions committed
system.cpu08.committedOps                        4565                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.983462                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.016538                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1437825                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             23778.985429                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       424                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1414046.014571                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4471                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4471                       # number of integer instructions
system.cpu08.num_int_register_reads              5159                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3316                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1113                       # Number of load instructions
system.cpu08.num_mem_refs                        1653                       # number of memory refs
system.cpu08.num_store_insts                      540                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2901     63.52%     63.74% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu08.op_class::MemRead                   1117     24.46%     88.26% # Class of executed instruction
system.cpu08.op_class::MemWrite                   524     11.47%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4567                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       73460500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     73460500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     73460500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     645452500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     73460500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             866                       # Number of branches fetched
system.cpu09.committedInsts                      4570                       # Number of instructions committed
system.cpu09.committedOps                        4576                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983817                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016183                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23268.001968                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          436                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       430                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1414557.998032                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4477                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4477                       # number of integer instructions
system.cpu09.num_int_register_reads              5164                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3322                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1114                       # Number of load instructions
system.cpu09.num_mem_refs                        1654                       # number of memory refs
system.cpu09.num_store_insts                      540                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2911     63.59%     63.81% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.83% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.87% # Class of executed instruction
system.cpu09.op_class::MemRead                   1118     24.42%     88.29% # Class of executed instruction
system.cpu09.op_class::MemWrite                   524     11.45%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4578                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       62863500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     62863500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     62863500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     656049500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     62863500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             848                       # Number of branches fetched
system.cpu10.committedInsts                      4475                       # Number of instructions committed
system.cpu10.committedOps                        4481                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.984110                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.015890                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             22847.001968                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          428                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       420                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1414978.998032                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4385                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4385                       # number of integer instructions
system.cpu10.num_int_register_reads              5060                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3251                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1091                       # Number of load instructions
system.cpu10.num_mem_refs                        1622                       # number of memory refs
system.cpu10.num_store_insts                      531                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2848     63.53%     63.75% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::MemRead                   1095     24.43%     88.24% # Class of executed instruction
system.cpu10.op_class::MemWrite                   515     11.49%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4483                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       53246500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     53246500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     53246500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     665666500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     53246500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             846                       # Number of branches fetched
system.cpu11.committedInsts                      4467                       # Number of instructions committed
system.cpu11.committedOps                        4473                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983830                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016170                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             23250.001968                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          427                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       419                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1414575.998032                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4377                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4377                       # number of integer instructions
system.cpu11.num_int_register_reads              5051                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3246                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1089                       # Number of load instructions
system.cpu11.num_mem_refs                        1619                       # number of memory refs
system.cpu11.num_store_insts                      530                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2843     63.53%     63.75% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu11.op_class::MemRead                   1093     24.42%     88.25% # Class of executed instruction
system.cpu11.op_class::MemWrite                   514     11.49%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4475                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       41364500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     41364500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     41364500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     677548500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     41364500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             793                       # Number of branches fetched
system.cpu12.committedInsts                      4197                       # Number of instructions committed
system.cpu12.committedOps                        4203                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.985075                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.014925                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1437825                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             21459.987045                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          402                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       391                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1416365.012955                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4116                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4116                       # number of integer instructions
system.cpu12.num_int_register_reads              4748                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3048                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1023                       # Number of load instructions
system.cpu12.num_mem_refs                        1526                       # number of memory refs
system.cpu12.num_store_insts                      503                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2666     63.40%     63.64% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu12.op_class::MemRead                   1027     24.42%     88.13% # Class of executed instruction
system.cpu12.op_class::MemWrite                   487     11.58%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4205                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       32583500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     32583500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     32583500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     686329500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     32583500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             784                       # Number of branches fetched
system.cpu13.committedInsts                      4141                       # Number of instructions committed
system.cpu13.committedOps                        4147                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.985591                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.014409                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             20718.001971                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          397                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       387                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1417107.998029                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4060                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4060                       # number of integer instructions
system.cpu13.num_int_register_reads              4686                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3006                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1008                       # Number of load instructions
system.cpu13.num_mem_refs                        1504                       # number of memory refs
system.cpu13.num_store_insts                      496                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2632     63.44%     63.68% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::MemRead                   1012     24.39%     88.14% # Class of executed instruction
system.cpu13.op_class::MemWrite                   480     11.57%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4149                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       22765500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     22765500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     22765500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     696147500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     22765500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             772                       # Number of branches fetched
system.cpu14.committedInsts                      4073                       # Number of instructions committed
system.cpu14.committedOps                        4079                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.985524                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.014476                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             20814.001971                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          392                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       380                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1417011.998029                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3994                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3994                       # number of integer instructions
system.cpu14.num_int_register_reads              4611                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2955                       # number of times the integer registers were written
system.cpu14.num_load_insts                       991                       # Number of load instructions
system.cpu14.num_mem_refs                        1480                       # number of memory refs
system.cpu14.num_store_insts                      489                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2588     63.42%     63.66% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::MemRead                    995     24.38%     88.12% # Class of executed instruction
system.cpu14.op_class::MemWrite                   473     11.59%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4081                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       13175500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     13175500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     13175500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     705737500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13175500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             794                       # Number of branches fetched
system.cpu15.committedInsts                      3936                       # Number of instructions committed
system.cpu15.committedOps                        3941                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.983706                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.016294                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1437826                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             23428.001967                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          443                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       351                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1414397.998033                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3873                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3873                       # number of integer instructions
system.cpu15.num_int_register_reads              4435                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2854                       # number of times the integer registers were written
system.cpu15.num_load_insts                       891                       # Number of load instructions
system.cpu15.num_mem_refs                        1334                       # number of memory refs
system.cpu15.num_store_insts                      443                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.58%      0.58% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2598     65.64%     66.22% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.25% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.30% # Class of executed instruction
system.cpu15.op_class::MemRead                    894     22.59%     88.88% # Class of executed instruction
system.cpu15.op_class::MemWrite                   428     10.81%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3958                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     718913000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1402475.39                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               65556.10                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    46806.10                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       45.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    45.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.35                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     45223831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             45223831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     45223831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            45223831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   116.949640                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    97.945600                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    90.322593                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          154     55.40%     55.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           77     27.70%     83.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           21      7.55%     90.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           12      4.32%     94.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            9      3.24%     98.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            2      0.72%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.36%     99.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.36%     99.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32512                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     65556.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 45223830.978157304227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     33302500                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1175                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          508                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                508                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   45.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  508                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        508                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                45.28                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     230                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2540000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    712457500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               33302500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    23777500                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11753400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      178042920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           482.384704                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4126500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    110450250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    186162500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7719250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    390434500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2333760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  413655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       71487360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        33135180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             346792635                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           681717500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            13637820                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      187368690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           500.745382                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      4817000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     69060250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    202110250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10727750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    410877750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2600160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  641355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       77612160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2106300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        24345060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             359992365                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           677339000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1341490.57                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               56183.84                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    37433.84                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       47.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    47.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     47093320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             47093320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     47182343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            47182343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1        89023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               89023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   118.377622                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   100.011397                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    86.824995                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          151     52.80%     52.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           80     27.97%     80.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           33     11.54%     92.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           10      3.50%     95.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            5      1.75%     97.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            3      1.05%     98.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            2      0.70%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33856                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          529                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     56183.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 47093320.054026015103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     29721250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1225                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   45.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              84                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    526                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  529                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        529                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                45.94                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     243                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2645000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    710990000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               29721250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    19802500                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            12314280                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      183091980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           491.032135                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      4266000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     87728000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    196343750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      8265750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    401509500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2381280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       75402240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        27706080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             353009385                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           680888000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            14128020                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      208903290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           511.211058                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3874000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     39295250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    184308500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     10932500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    458142750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2298240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       70781280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2113440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        14449860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             367516275                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           679564500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1349343.75                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               52952.09                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    34202.09                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       46.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    46.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     46915273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             46915273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     47004297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            47004297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2        89023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               89023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          279                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   120.888889                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   100.047911                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    95.233820                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          155     55.56%     55.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           65     23.30%     78.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           30     10.75%     89.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           11      3.94%     93.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383           12      4.30%     97.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            4      1.43%     99.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.36%     99.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::960-1023            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          279                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33728                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          527                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     52952.09                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33728                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 46915273.475371852517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     27905750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1214                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   46.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               34                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              17                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    526                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  527                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        527                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                47.06                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     248                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2635000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    712453500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               27905750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    18024500                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11565870                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      170576490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           469.342076                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3165000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    143438250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    170972750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      8278500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    374078500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       65653920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1720740                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        39947700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             337416120                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           684450750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            14015730                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      201465360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           508.589308                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2700000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     39571250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    201735000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     10730000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    441816750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1929600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       77466240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        13923720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             365631465                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           676391000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1306219.27                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               56185.54                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    37435.54                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       48.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    48.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.38                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     48428669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             48428669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     48517693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            48517693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3        89023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               89023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          296                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   117.189189                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    97.325727                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    93.047781                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          172     58.11%     58.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           65     21.96%     80.07% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           29      9.80%     89.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           17      5.74%     95.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            8      2.70%     98.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            1      0.34%     98.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            2      0.68%     99.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          296                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34752                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34816                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                     64                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          544                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     56082.26                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34752                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 48339646.104605153203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     30508750                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1249                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   45.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               82                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               19                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    541                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  544                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        544                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                45.30                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     246                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2715000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    711889500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               30508750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    20327500                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            11739720                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      178588410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           475.918630                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3840500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    132079250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    163678250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      8408250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    391666750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2217600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  425040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       62851200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        38325480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             342144090                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           680536750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            14519610                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1313760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      206325180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           515.325415                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      3633500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     26041750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    202573750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11285250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    452498750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2235840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  698280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       77790720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        11258760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             370474140                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           676196750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           17                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.Data::total            3                      
system.ruby.Directory_Controller.Fetch   |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.Fetch::total         2108                      
system.ruby.Directory_Controller.I.Fetch |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2108                      
system.ruby.Directory_Controller.IM.Memory_Data |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2108                      
system.ruby.Directory_Controller.M.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           17                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.M.Data::total            3                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            3                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            3                      
system.ruby.Directory_Controller.Memory_Data |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2108                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       206352                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      206352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       206352                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       211451                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.647895                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.113386                      
system.ruby.IFETCH.latency_hist_seqr::stdev    25.858938                      
system.ruby.IFETCH.latency_hist_seqr     |      211176     99.87%     99.87% |         218      0.10%     99.97% |          20      0.01%     99.98% |           2      0.00%     99.98% |           8      0.00%     99.99% |          27      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       211451                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5099                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   110.805844                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    85.973714                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   126.357388                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4824     94.61%     94.61% |         218      4.28%     98.88% |          20      0.39%     99.27% |           2      0.04%     99.31% |           8      0.16%     99.47% |          27      0.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5099                      
system.ruby.L1Cache_Controller.Ack       |           3      4.35%      4.35% |           1      1.45%      5.80% |           4      5.80%     11.59% |           3      4.35%     15.94% |           3      4.35%     20.29% |           4      5.80%     26.09% |           3      4.35%     30.43% |           4      5.80%     36.23% |           8     11.59%     47.83% |           3      4.35%     52.17% |           3      4.35%     56.52% |           4      5.80%     62.32% |           5      7.25%     69.57% |           4      5.80%     75.36% |           5      7.25%     82.61% |          12     17.39%    100.00%
system.ruby.L1Cache_Controller.Ack::total           69                      
system.ruby.L1Cache_Controller.Ack_all   |           3      5.08%      5.08% |           1      1.69%      6.78% |           4      6.78%     13.56% |           3      5.08%     18.64% |           3      5.08%     23.73% |           4      6.78%     30.51% |           3      5.08%     35.59% |           4      6.78%     42.37% |           5      8.47%     50.85% |           3      5.08%     55.93% |           3      5.08%     61.02% |           4      6.78%     67.80% |           4      6.78%     74.58% |           4      6.78%     81.36% |           5      8.47%     89.83% |           6     10.17%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           59                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.17%      4.17% |           3      4.17%      8.33% |           6      8.33%     16.67% |           3      4.17%     20.83% |           4      5.56%     26.39% |           5      6.94%     33.33% |           5      6.94%     40.28% |           6      8.33%     48.61% |           5      6.94%     55.56% |           5      6.94%     62.50% |           3      4.17%     66.67% |           3      4.17%     70.83% |           6      8.33%     79.17% |           3      4.17%     83.33% |           5      6.94%     90.28% |           7      9.72%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           72                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3880     95.71%     95.71% |          17      0.42%     96.13% |           9      0.22%     96.35% |          11      0.27%     96.62% |          13      0.32%     96.94% |          11      0.27%     97.21% |          11      0.27%     97.48% |          11      0.27%     97.76% |          10      0.25%     98.00% |          13      0.32%     98.32% |          13      0.32%     98.64% |          12      0.30%     98.94% |           9      0.22%     99.16% |          10      0.25%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4054                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6115     85.38%     85.38% |          66      0.92%     86.30% |          69      0.96%     87.27% |          71      0.99%     88.26% |          71      0.99%     89.25% |          71      0.99%     90.24% |          71      0.99%     91.23% |          69      0.96%     92.19% |          70      0.98%     93.17% |          70      0.98%     94.15% |          71      0.99%     95.14% |          70      0.98%     96.12% |          68      0.95%     97.07% |          70      0.98%     98.05% |          67      0.94%     98.98% |          73      1.02%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7162                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     55.56%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3188     97.05%     97.05% |           6      0.18%     97.23% |           6      0.18%     97.41% |           6      0.18%     97.60% |           7      0.21%     97.81% |           7      0.21%     98.02% |           6      0.18%     98.20% |           6      0.18%     98.39% |           6      0.18%     98.57% |           7      0.21%     98.78% |           7      0.21%     99.00% |           7      0.21%     99.21% |           6      0.18%     99.39% |           5      0.15%     99.54% |           7      0.21%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3285                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7354     96.62%     96.62% |          24      0.32%     96.94% |          17      0.22%     97.16% |          19      0.25%     97.41% |          19      0.25%     97.66% |          13      0.17%     97.83% |          14      0.18%     98.02% |          16      0.21%     98.23% |          15      0.20%     98.42% |          18      0.24%     98.66% |          20      0.26%     98.92% |          19      0.25%     99.17% |          11      0.14%     99.32% |          14      0.18%     99.50% |          20      0.26%     99.76% |          18      0.24%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7611                      
system.ruby.L1Cache_Controller.E.Store   |         599     92.72%     92.72% |           4      0.62%     93.34% |           2      0.31%     93.65% |           3      0.46%     94.12% |           4      0.62%     94.74% |           3      0.46%     95.20% |           3      0.46%     95.67% |           3      0.46%     96.13% |           2      0.31%     96.44% |           4      0.62%     97.06% |           4      0.62%     97.68% |           3      0.46%     98.14% |           2      0.31%     98.45% |           3      0.46%     98.92% |           4      0.62%     99.54% |           3      0.46%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          646                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          24     30.77%     30.77% |           9     11.54%     42.31% |           2      2.56%     44.87% |           4      5.13%     50.00% |           4      5.13%     55.13% |           2      2.56%     57.69% |           3      3.85%     61.54% |           2      2.56%     64.10% |           3      3.85%     67.95% |           5      6.41%     74.36% |           2      2.56%     76.92% |           3      3.85%     80.77% |           4      5.13%     85.90% |           6      7.69%     93.59% |           2      2.56%     96.15% |           3      3.85%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           78                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           4      5.41%      5.41% |           6      8.11%     13.51% |           6      8.11%     21.62% |           4      5.41%     27.03% |           5      6.76%     33.78% |           6      8.11%     41.89% |           6      8.11%     50.00% |           6      8.11%     58.11% |           4      5.41%     63.51% |           6      8.11%     71.62% |           5      6.76%     78.38% |           4      5.41%     83.78% |           2      2.70%     86.49% |           6      8.11%     94.59% |           4      5.41%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           74                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     38.64%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           2      4.55%     50.00% |           2      4.55%     54.55% |           1      2.27%     56.82% |           3      6.82%     63.64% |           3      6.82%     70.45% |           2      4.55%     75.00% |           3      6.82%     81.82% |           3      6.82%     88.64% |           1      2.27%     90.91% |           2      4.55%     95.45% |           1      2.27%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           44                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           1     11.11%     22.22% |           1     11.11%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            9                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           5     25.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           2     12.50%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            2                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            5                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     85.71%     85.71% |           1      1.59%     87.30% |           1      1.59%     88.89% |           1      1.59%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           1      1.59%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           1      1.59%     96.83% |           1      1.59%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           1      1.59%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           63                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1619     84.59%     84.59% |          20      1.04%     85.63% |          19      0.99%     86.62% |          20      1.04%     87.67% |          20      1.04%     88.71% |          20      1.04%     89.76% |          20      1.04%     90.80% |          20      1.04%     91.85% |          20      1.04%     92.89% |          20      1.04%     93.94% |          20      1.04%     94.98% |          20      1.04%     96.03% |          19      0.99%     97.02% |          19      0.99%     98.01% |          18      0.94%     98.96% |          20      1.04%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1914                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.17%      4.17% |           3      4.17%      8.33% |           6      8.33%     16.67% |           3      4.17%     20.83% |           4      5.56%     26.39% |           5      6.94%     33.33% |           5      6.94%     40.28% |           6      8.33%     48.61% |           5      6.94%     55.56% |           5      6.94%     62.50% |           3      4.17%     66.67% |           3      4.17%     70.83% |           6      8.33%     79.17% |           3      4.17%     83.33% |           5      6.94%     90.28% |           7      9.72%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           72                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3880     95.71%     95.71% |          17      0.42%     96.13% |           9      0.22%     96.35% |          11      0.27%     96.62% |          13      0.32%     96.94% |          11      0.27%     97.21% |          11      0.27%     97.48% |          11      0.27%     97.76% |          10      0.25%     98.00% |          13      0.32%     98.32% |          13      0.32%     98.64% |          12      0.30%     98.94% |           9      0.22%     99.16% |          10      0.25%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4054                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4442     85.80%     85.80% |          45      0.87%     86.67% |          48      0.93%     87.60% |          49      0.95%     88.55% |          49      0.95%     89.49% |          49      0.95%     90.44% |          49      0.95%     91.38% |          48      0.93%     92.31% |          50      0.97%     93.28% |          49      0.95%     94.22% |          50      0.97%     95.19% |          49      0.95%     96.14% |          49      0.95%     97.08% |          51      0.99%     98.07% |          49      0.95%     99.01% |          51      0.99%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5177                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            8                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            8                      
system.ruby.L1Cache_Controller.Ifetch    |      124193     58.73%     58.73% |        6179      2.92%     61.66% |        6155      2.91%     64.57% |        6115      2.89%     67.46% |        6027      2.85%     70.31% |        6161      2.91%     73.22% |        6125      2.90%     76.12% |        6177      2.92%     79.04% |        5878      2.78%     81.82% |        5896      2.79%     84.61% |        5771      2.73%     87.34% |        5762      2.72%     90.06% |        5407      2.56%     92.62% |        5338      2.52%     95.14% |        5248      2.48%     97.63% |        5019      2.37%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       211451                      
system.ruby.L1Cache_Controller.Inv       |          32     36.36%     36.36% |           5      5.68%     42.05% |           3      3.41%     45.45% |           5      5.68%     51.14% |           4      4.55%     55.68% |           3      3.41%     59.09% |           4      4.55%     63.64% |           3      3.41%     67.05% |           3      3.41%     70.45% |           5      5.68%     76.14% |           3      3.41%     79.55% |           3      3.41%     82.95% |           3      3.41%     86.36% |           5      5.68%     92.05% |           3      3.41%     95.45% |           4      4.55%    100.00%
system.ruby.L1Cache_Controller.Inv::total           88                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           0      0.00%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           8     36.36%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         318     87.85%     87.85% |           2      0.55%     88.40% |           2      0.55%     88.95% |           2      0.55%     89.50% |           2      0.55%     90.06% |           2      0.55%     90.61% |           2      0.55%     91.16% |           2      0.55%     91.71% |           2      0.55%     92.27% |           2      0.55%     92.82% |           2      0.55%     93.37% |           2      0.55%     93.92% |           2      0.55%     94.48% |           2      0.55%     95.03% |           2      0.55%     95.58% |          16      4.42%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          362                      
system.ruby.L1Cache_Controller.L.Store   |         408     85.18%     85.18% |           3      0.63%     85.80% |           3      0.63%     86.43% |           3      0.63%     87.06% |           3      0.63%     87.68% |           4      0.84%     88.52% |           4      0.84%     89.35% |           4      0.84%     90.19% |           4      0.84%     91.02% |           4      0.84%     91.86% |           4      0.84%     92.69% |           4      0.84%     93.53% |           4      0.84%     94.36% |           4      0.84%     95.20% |           4      0.84%     96.03% |          19      3.97%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          479                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9963     92.85%     92.85% |          51      0.48%     93.33% |          49      0.46%     93.78% |          49      0.46%     94.24% |          53      0.49%     94.73% |          52      0.48%     95.22% |          52      0.48%     95.70% |          52      0.48%     96.19% |          51      0.48%     96.66% |          53      0.49%     97.16% |          52      0.48%     97.64% |          51      0.48%     98.12% |          49      0.46%     98.57% |          49      0.46%     99.03% |          51      0.48%     99.51% |          53      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10730                      
system.ruby.L1Cache_Controller.LL        |         256     74.20%     74.20% |           5      1.45%     75.65% |           5      1.45%     77.10% |           5      1.45%     78.55% |           5      1.45%     80.00% |           5      1.45%     81.45% |           5      1.45%     82.90% |           5      1.45%     84.35% |           5      1.45%     85.80% |           5      1.45%     87.25% |           5      1.45%     88.70% |           5      1.45%     90.14% |           4      1.16%     91.30% |           5      1.45%     92.75% |           5      1.45%     94.20% |          20      5.80%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20103     55.12%     55.12% |        1169      3.21%     58.32% |        1162      3.19%     61.51% |        1153      3.16%     64.67% |        1136      3.11%     67.78% |        1162      3.19%     70.97% |        1156      3.17%     74.14% |        1166      3.20%     77.33% |        1108      3.04%     80.37% |        1109      3.04%     83.41% |        1086      2.98%     86.39% |        1084      2.97%     89.36% |        1020      2.80%     92.16% |        1003      2.75%     94.91% |         986      2.70%     97.61% |         871      2.39%    100.00%
system.ruby.L1Cache_Controller.Load::total        36474                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          23     37.10%     37.10% |           3      4.84%     41.94% |           2      3.23%     45.16% |           3      4.84%     50.00% |           3      4.84%     54.84% |           2      3.23%     58.06% |           3      4.84%     62.90% |           2      3.23%     66.13% |           2      3.23%     69.35% |           4      6.45%     75.81% |           2      3.23%     79.03% |           2      3.23%     82.26% |           3      4.84%     87.10% |           4      6.45%     93.55% |           2      3.23%     96.77% |           2      3.23%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           62                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           3      6.00%      6.00% |           4      8.00%     14.00% |           4      8.00%     22.00% |           3      6.00%     28.00% |           3      6.00%     34.00% |           4      8.00%     42.00% |           4      8.00%     50.00% |           4      8.00%     58.00% |           3      6.00%     64.00% |           4      8.00%     72.00% |           3      6.00%     78.00% |           3      6.00%     84.00% |           1      2.00%     86.00% |           4      8.00%     94.00% |           3      6.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           50                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2333     92.10%     92.10% |          13      0.51%     92.62% |          12      0.47%     93.09% |          11      0.43%     93.53% |          15      0.59%     94.12% |          14      0.55%     94.67% |          14      0.55%     95.22% |          13      0.51%     95.74% |          14      0.55%     96.29% |          14      0.55%     96.84% |          13      0.51%     97.35% |          14      0.55%     97.91% |          11      0.43%     98.34% |          13      0.51%     98.86% |          14      0.55%     99.41% |          15      0.59%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2533                      
system.ruby.L1Cache_Controller.M.LL      |         110     75.34%     75.34% |           2      1.37%     76.71% |           2      1.37%     78.08% |           2      1.37%     79.45% |           2      1.37%     80.82% |           2      1.37%     82.19% |           2      1.37%     83.56% |           2      1.37%     84.93% |           2      1.37%     86.30% |           2      1.37%     87.67% |           2      1.37%     89.04% |           2      1.37%     90.41% |           2      1.37%     91.78% |           2      1.37%     93.15% |           2      1.37%     94.52% |           8      5.48%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          146                      
system.ruby.L1Cache_Controller.M.Load    |        8438     35.89%     35.89% |        1085      4.62%     40.51% |        1078      4.59%     45.09% |        1067      4.54%     49.63% |        1045      4.45%     54.08% |        1072      4.56%     58.64% |        1069      4.55%     63.18% |        1076      4.58%     67.76% |        1020      4.34%     72.10% |        1019      4.33%     76.43% |         998      4.25%     80.68% |         998      4.25%     84.92% |         943      4.01%     88.94% |         921      3.92%     92.85% |         903      3.84%     96.69% |         777      3.31%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23509                      
system.ruby.L1Cache_Controller.M.Store   |       13638     64.35%     64.35% |         539      2.54%     66.89% |         538      2.54%     69.43% |         531      2.51%     71.94% |         523      2.47%     74.41% |         533      2.51%     76.92% |         531      2.51%     79.43% |         534      2.52%     81.95% |         512      2.42%     84.36% |         510      2.41%     86.77% |         501      2.36%     89.13% |         501      2.36%     91.50% |         476      2.25%     93.74% |         468      2.21%     95.95% |         460      2.17%     98.12% |         398      1.88%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        21193                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M_I.Load  |          70    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           70                      
system.ruby.L1Cache_Controller.M_I.Store |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5520     94.89%     94.89% |          19      0.33%     95.22% |          18      0.31%     95.53% |          17      0.29%     95.82% |          22      0.38%     96.20% |          21      0.36%     96.56% |          20      0.34%     96.91% |          19      0.33%     97.23% |          20      0.34%     97.58% |          21      0.36%     97.94% |          20      0.34%     98.28% |          21      0.36%     98.64% |          17      0.29%     98.93% |          18      0.31%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5817                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4437     87.02%     87.02% |          44      0.86%     87.88% |          44      0.86%     88.74% |          44      0.86%     89.61% |          44      0.86%     90.47% |          44      0.86%     91.33% |          44      0.86%     92.19% |          44      0.86%     93.06% |          44      0.86%     93.92% |          44      0.86%     94.78% |          44      0.86%     95.65% |          44      0.86%     96.51% |          44      0.86%     97.37% |          44      0.86%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |          12     92.31%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           13                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     92.72%     92.72% |          20      0.48%     93.20% |          19      0.45%     93.65% |          19      0.45%     94.11% |          22      0.52%     94.63% |          21      0.50%     95.13% |          21      0.50%     95.63% |          21      0.50%     96.14% |          20      0.48%     96.61% |          22      0.52%     97.14% |          21      0.50%     97.64% |          20      0.48%     98.12% |          19      0.45%     98.57% |          19      0.45%     99.02% |          21      0.50%     99.52% |          20      0.48%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4192                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119756     58.03%     58.03% |        6135      2.97%     61.01% |        6111      2.96%     63.97% |        6071      2.94%     66.91% |        5983      2.90%     69.81% |        6117      2.96%     72.78% |        6081      2.95%     75.72% |        6133      2.97%     78.69% |        5834      2.83%     81.52% |        5852      2.84%     84.36% |        5727      2.78%     87.13% |        5718      2.77%     89.90% |        5363      2.60%     92.50% |        5294      2.57%     95.07% |        5204      2.52%     97.59% |        4973      2.41%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       206352                      
system.ruby.L1Cache_Controller.S.Inv     |          19     32.20%     32.20% |           3      5.08%     37.29% |           2      3.39%     40.68% |           3      5.08%     45.76% |           3      5.08%     50.85% |           2      3.39%     54.24% |           3      5.08%     59.32% |           2      3.39%     62.71% |           2      3.39%     66.10% |           4      6.78%     72.88% |           3      5.08%     77.97% |           2      3.39%     81.36% |           3      5.08%     86.44% |           5      8.47%     94.92% |           2      3.39%     98.31% |           1      1.69%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           59                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4425     90.90%     90.90% |          30      0.62%     91.52% |          30      0.62%     92.13% |          30      0.62%     92.75% |          29      0.60%     93.34% |          30      0.62%     93.96% |          29      0.60%     94.56% |          30      0.62%     95.17% |          29      0.60%     95.77% |          29      0.60%     96.36% |          29      0.60%     96.96% |          29      0.60%     97.56% |          30      0.62%     98.17% |          30      0.62%     98.79% |          29      0.60%     99.38% |          30      0.62%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4868                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.33%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           2      8.33%     45.83% |           2      8.33%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           2      8.33%     70.83% |           1      4.17%     75.00% |           2      8.33%     83.33% |           4     16.67%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           24                      
system.ruby.L1Cache_Controller.S.Load    |          35      4.93%      4.93% |          37      5.21%     10.14% |          45      6.34%     16.48% |          45      6.34%     22.82% |          47      6.62%     29.44% |          53      7.46%     36.90% |          49      6.90%     43.80% |          50      7.04%     50.85% |          50      7.04%     57.89% |          47      6.62%     64.51% |          44      6.20%     70.70% |          44      6.20%     76.90% |          44      6.20%     83.10% |          46      6.48%     89.58% |          39      5.49%     95.07% |          35      4.93%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          710                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           2      5.56%     88.89% |           4     11.11%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           36                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.23%      3.23% |           0      0.00%      3.23% |           1      3.23%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           1      3.23%     16.13% |           1      3.23%     19.35% |           2      6.45%     25.81% |           3      9.68%     35.48% |           1      3.23%     38.71% |           1      3.23%     41.94% |           2      6.45%     48.39% |           3      9.68%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           9     29.03%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           31                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.35%      4.35% |           0      0.00%      4.35% |           1      4.35%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           2      8.70%     34.78% |           2      8.70%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           2      8.70%     69.57% |           2      8.70%     78.26% |           2      8.70%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           3      8.33%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           36                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           3      8.33%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           36                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            1                      
system.ruby.L1Cache_Controller.Store     |       16280     67.05%     67.05% |         567      2.34%     69.38% |         565      2.33%     71.71% |         559      2.30%     74.01% |         552      2.27%     76.28% |         563      2.32%     78.60% |         560      2.31%     80.91% |         563      2.32%     83.23% |         541      2.23%     85.45% |         540      2.22%     87.68% |         531      2.19%     89.86% |         530      2.18%     92.05% |         503      2.07%     94.12% |         496      2.04%     96.16% |         489      2.01%     98.18% |         443      1.82%    100.00%
system.ruby.L1Cache_Controller.Store::total        24282                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5521     94.90%     94.90% |          19      0.33%     95.22% |          18      0.31%     95.53% |          17      0.29%     95.82% |          22      0.38%     96.20% |          21      0.36%     96.56% |          20      0.34%     96.91% |          19      0.33%     97.23% |          20      0.34%     97.58% |          21      0.36%     97.94% |          20      0.34%     98.28% |          21      0.36%     98.64% |          17      0.29%     98.93% |          18      0.31%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5818                      
system.ruby.L2Cache_Controller.Ack_all   |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           12                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         369      6.06%      6.06% |         570      9.36%     15.42% |         323      5.30%     20.72% |         409      6.72%     27.44% |         584      9.59%     37.03% |         485      7.96%     44.99% |         244      4.01%     49.00% |         294      4.83%     53.83% |         221      3.63%     57.45% |         206      3.38%     60.84% |         304      4.99%     65.83% |         309      5.07%     70.90% |         600      9.85%     80.76% |         556      9.13%     89.89% |         358      5.88%     95.76% |         258      4.24%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6090                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      6.99%      6.99% |          72      8.83%     15.83% |          61      7.48%     23.31% |          29      3.56%     26.87% |          29      3.56%     30.43% |          27      3.31%     33.74% |          28      3.44%     37.18% |          31      3.80%     40.98% |          28      3.44%     44.42% |          29      3.56%     47.98% |          76      9.33%     57.30% |          60      7.36%     64.66% |          63      7.73%     72.39% |          62      7.61%     80.00% |          90     11.04%     91.04% |          73      8.96%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          815                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     18.75%     18.75% |           0      0.00%     18.75% |           0      0.00%     18.75% |           9     56.25%     75.00% |           0      0.00%     75.00% |           2     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           16                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.99%      5.99% |          60      5.99%     11.99% |          62      6.19%     18.18% |          56      5.59%     23.78% |          56      5.59%     29.37% |          62      6.19%     35.56% |          56      5.59%     41.16% |          71      7.09%     48.25% |          64      6.39%     54.65% |          66      6.59%     61.24% |          68      6.79%     68.03% |          81      8.09%     76.12% |          61      6.09%     82.22% |          58      5.79%     88.01% |          61      6.09%     94.11% |          59      5.89%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1001                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.19%      7.19% |          24      8.22%     15.41% |          16      5.48%     20.89% |          19      6.51%     27.40% |          20      6.85%     34.25% |          17      5.82%     40.07% |          12      4.11%     44.18% |          14      4.79%     48.97% |          19      6.51%     55.48% |          17      5.82%     61.30% |          19      6.51%     67.81% |          22      7.53%     75.34% |          21      7.19%     82.53% |          19      6.51%     89.04% |          17      5.82%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           12                      
system.ruby.L2Cache_Controller.L1_GETS   |         235      5.51%      5.51% |         425      9.96%     15.47% |         211      4.95%     20.42% |         321      7.53%     27.95% |         505     11.84%     39.79% |         359      8.42%     48.21% |         152      3.56%     51.77% |         197      4.62%     56.39% |         126      2.95%     59.34% |         145      3.40%     62.74% |         220      5.16%     67.90% |         227      5.32%     73.22% |         390      9.14%     82.37% |         415      9.73%     92.10% |         154      3.61%     95.71% |         183      4.29%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4265                      
system.ruby.L2Cache_Controller.L1_GETX   |         139      6.85%      6.85% |         164      8.08%     14.93% |         112      5.52%     20.44% |          90      4.43%     24.88% |          79      3.89%     28.77% |         128      6.31%     35.07% |          92      4.53%     39.61% |         115      5.67%     45.27% |          96      4.73%     50.00% |          61      3.00%     53.00% |         100      4.93%     57.93% |          99      4.88%     62.81% |         210     10.34%     73.15% |         143      7.04%     80.20% |         218     10.74%     90.94% |         184      9.06%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2030                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.61%      5.61% |         270      5.30%     10.90% |         486      9.53%     20.44% |         209      4.10%     24.53% |         159      3.12%     27.65% |         448      8.79%     36.44% |         269      5.28%     41.71% |         315      6.18%     47.89% |         276      5.41%     53.30% |         317      6.22%     59.52% |         284      5.57%     65.09% |         271      5.31%     70.41% |         191      3.75%     74.15% |         469      9.20%     83.35% |         559     10.96%     94.31% |         290      5.69%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5099                      
system.ruby.L2Cache_Controller.L1_PUTX   |         325      5.59%      5.59% |         551      9.47%     15.05% |         295      5.07%     20.12% |         404      6.94%     27.07% |         572      9.83%     36.90% |         475      8.16%     45.06% |         234      4.02%     49.08% |         283      4.86%     53.94% |         215      3.69%     57.64% |         203      3.49%     61.13% |         300      5.16%     66.28% |         288      4.95%     71.23% |         573      9.85%     81.08% |         533      9.16%     90.24% |         347      5.96%     96.20% |         221      3.80%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5819                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          17     27.87%     27.87% |           0      0.00%     27.87% |          15     24.59%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           2      3.28%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           1      1.64%     57.38% |           0      0.00%     57.38% |           0      0.00%     57.38% |           1      1.64%     59.02% |          25     40.98%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           61                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1      5.56%      5.56% |           6     33.33%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           1      5.56%     50.00% |           3     16.67%     66.67% |           0      0.00%     66.67% |           4     22.22%     88.89% |           2     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           18                      
system.ruby.L2Cache_Controller.M.L1_GETS |         194      5.16%      5.16% |         382     10.15%     15.31% |         180      4.78%     20.10% |         300      7.97%     28.07% |         485     12.89%     40.96% |         340      9.04%     50.00% |         138      3.67%     53.67% |         165      4.39%     58.05% |         106      2.82%     60.87% |         128      3.40%     64.27% |         185      4.92%     69.19% |         188      5.00%     74.19% |         369      9.81%     84.00% |         394     10.47%     94.47% |         122      3.24%     97.71% |          86      2.29%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3762                      
system.ruby.L2Cache_Controller.M.L1_GETX |          65      5.92%      5.92% |          78      7.10%     13.02% |          51      4.64%     17.67% |          58      5.28%     22.95% |          43      3.92%     26.87% |          98      8.93%     35.79% |          60      5.46%     41.26% |          77      7.01%     48.27% |          67      6.10%     54.37% |          32      2.91%     57.29% |          24      2.19%     59.47% |          38      3.46%     62.93% |         147     13.39%     76.32% |          81      7.38%     83.70% |         128     11.66%     95.36% |          51      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1098                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            5                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     26.39%     26.39% |           1      1.39%     27.78% |          15     20.83%     48.61% |           1      1.39%     50.00% |           0      0.00%     50.00% |           1      1.39%     51.39% |           2      2.78%     54.17% |           1      1.39%     55.56% |           1      1.39%     56.94% |           0      0.00%     56.94% |           1      1.39%     58.33% |           2      2.78%     61.11% |           0      0.00%     61.11% |           2      2.78%     63.89% |           2      2.78%     66.67% |          24     33.33%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           72                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     23.44%     23.44% |          14     21.88%     45.31% |           0      0.00%     45.31% |           3      4.69%     50.00% |           7     10.94%     60.94% |           3      4.69%     65.62% |           4      6.25%     71.88% |           7     10.94%     82.81% |           1      1.56%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |          10     15.62%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           64                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         325      5.59%      5.59% |         551      9.47%     15.06% |         295      5.07%     20.13% |         402      6.91%     27.04% |         572      9.83%     36.87% |         475      8.17%     45.04% |         234      4.02%     49.06% |         283      4.87%     53.93% |         215      3.70%     57.62% |         203      3.49%     61.11% |         300      5.16%     66.27% |         288      4.95%     71.22% |         573      9.85%     81.07% |         533      9.16%     90.24% |         347      5.97%     96.20% |         221      3.80%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5817                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           1      6.67%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |          13     86.67%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          17     26.98%     26.98% |           0      0.00%     26.98% |          15     23.81%     50.79% |           1      1.59%     52.38% |           0      0.00%     52.38% |           1      1.59%     53.97% |           2      3.17%     57.14% |           1      1.59%     58.73% |           0      0.00%     58.73% |           0      0.00%     58.73% |           0      0.00%     58.73% |           1      1.59%     60.32% |           0      0.00%     60.32% |           0      0.00%     60.32% |           1      1.59%     61.90% |          24     38.10%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           63                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           2     22.22%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            9                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         352      5.84%      5.84% |         570      9.45%     15.29% |         308      5.11%     20.39% |         409      6.78%     27.18% |         584      9.68%     36.86% |         485      8.04%     44.90% |         242      4.01%     48.91% |         294      4.87%     53.79% |         221      3.66%     57.45% |         206      3.42%     60.87% |         304      5.04%     65.91% |         308      5.11%     71.02% |         600      9.95%     80.97% |         556      9.22%     90.18% |         357      5.92%     96.10% |         235      3.90%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6031                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      3.70%      3.70% |           2      7.41%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |          24     88.89%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           27                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      4.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |           0      0.00%      4.00% |          24     96.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           25                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          19     26.39%     26.39% |           1      1.39%     27.78% |          15     20.83%     48.61% |           1      1.39%     50.00% |           0      0.00%     50.00% |           1      1.39%     51.39% |           2      2.78%     54.17% |           1      1.39%     55.56% |           1      1.39%     56.94% |           0      0.00%     56.94% |           1      1.39%     58.33% |           2      2.78%     61.11% |           0      0.00%     61.11% |           2      2.78%     63.89% |           2      2.78%     66.67% |          24     33.33%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           72                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           2     10.00%     10.00% |           6     30.00%     40.00% |           1      5.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           0      0.00%     65.00% |           4     20.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           20                      
system.ruby.L2Cache_Controller.Mem_Ack   |           2     10.00%     10.00% |           6     30.00%     40.00% |           1      5.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           0      0.00%     65.00% |           4     20.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           20                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.55%      6.55% |         156      7.40%     13.95% |         139      6.59%     20.54% |         104      4.93%     25.47% |         105      4.98%     30.46% |         106      5.03%     35.48% |          96      4.55%     40.04% |         116      5.50%     45.54% |         111      5.27%     50.81% |         112      5.31%     56.12% |         163      7.73%     63.85% |         163      7.73%     71.58% |         145      6.88%     78.46% |         139      6.59%     85.06% |         168      7.97%     93.03% |         147      6.97%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2108                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.17%      7.17% |          24      8.19%     15.36% |          16      5.46%     20.82% |          19      6.48%     27.30% |          20      6.83%     34.13% |          17      5.80%     39.93% |          12      4.10%     44.03% |          15      5.12%     49.15% |          19      6.48%     55.63% |          17      5.80%     61.43% |          19      6.48%     67.92% |          22      7.51%     75.43% |          21      7.17%     82.59% |          19      6.48%     89.08% |          17      5.80%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      6.99%      6.99% |          72      8.83%     15.83% |          61      7.48%     23.31% |          29      3.56%     26.87% |          29      3.56%     30.43% |          27      3.31%     33.74% |          28      3.44%     37.18% |          31      3.80%     40.98% |          28      3.44%     44.42% |          29      3.56%     47.98% |          76      9.33%     57.30% |          60      7.36%     64.66% |          63      7.73%     72.39% |          62      7.61%     80.00% |          90     11.04%     91.04% |          73      8.96%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          815                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      6.00%      6.00% |          60      6.00%     12.00% |          62      6.20%     18.20% |          56      5.60%     23.80% |          56      5.60%     29.40% |          62      6.20%     35.60% |          56      5.60%     41.20% |          70      7.00%     48.20% |          64      6.40%     54.60% |          66      6.60%     61.20% |          68      6.80%     68.00% |          81      8.10%     76.10% |          61      6.10%     82.20% |          58      5.80%     88.00% |          61      6.10%     94.10% |          59      5.90%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1000                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     16.67%     16.67% |           0      0.00%     16.67% |           1      1.19%     17.86% |           0      0.00%     17.86% |           1      1.19%     19.05% |           0      0.00%     19.05% |          15     17.86%     36.90% |           0      0.00%     36.90% |           0      0.00%     36.90% |          14     16.67%     53.57% |          15     17.86%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |          13     15.48%     86.90% |          11     13.10%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           84                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           5     83.33%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         226      5.54%      5.54% |         210      5.14%     10.68% |         421     10.31%     20.99% |         153      3.75%     24.74% |         103      2.52%     27.26% |         377      9.23%     36.49% |         213      5.22%     41.71% |         243      5.95%     47.66% |         212      5.19%     52.85% |         251      6.15%     59.00% |         216      5.29%     64.29% |         188      4.60%     68.90% |         130      3.18%     72.08% |         411     10.07%     82.15% |         498     12.20%     94.34% |         231      5.66%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4083                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     30.19%     30.19% |           0      0.00%     30.19% |          15     28.30%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           2      3.77%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           1      1.89%     64.15% |           0      0.00%     64.15% |           0      0.00%     64.15% |           1      1.89%     66.04% |          18     33.96%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           53                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           12                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     28.81%     28.81% |           0      0.00%     28.81% |          15     25.42%     54.24% |           0      0.00%     54.24% |           0      0.00%     54.24% |           0      0.00%     54.24% |           2      3.39%     57.63% |           0      0.00%     57.63% |           0      0.00%     57.63% |           0      0.00%     57.63% |           0      0.00%     57.63% |           1      1.69%     59.32% |           0      0.00%     59.32% |           0      0.00%     59.32% |           1      1.69%     61.02% |          23     38.98%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           59                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           6     85.71%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            7                      
system.ruby.L2Cache_Controller.Unblock   |          19     26.39%     26.39% |           1      1.39%     27.78% |          15     20.83%     48.61% |           1      1.39%     50.00% |           0      0.00%     50.00% |           1      1.39%     51.39% |           2      2.78%     54.17% |           1      1.39%     55.56% |           1      1.39%     56.94% |           0      0.00%     56.94% |           1      1.39%     58.33% |           2      2.78%     61.11% |           0      0.00%     61.11% |           2      2.78%     63.89% |           2      2.78%     66.67% |          24     33.33%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           72                      
system.ruby.L2Cache_Controller.WB_Data   |          17     26.56%     26.56% |           0      0.00%     26.56% |          15     23.44%     50.00% |           1      1.56%     51.56% |           0      0.00%     51.56% |           1      1.56%     53.12% |           2      3.12%     56.25% |           1      1.56%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           2      3.12%     60.94% |           0      0.00%     60.94% |           0      0.00%     60.94% |           1      1.56%     62.50% |          24     37.50%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           64                      
system.ruby.L2Cache_Controller.WB_Data_clean |           2     22.22%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            9                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32192                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32192                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        36404                      
system.ruby.LD.latency_hist_seqr::mean      10.438770                      
system.ruby.LD.latency_hist_seqr::gmean      1.633850                      
system.ruby.LD.latency_hist_seqr::stdev     40.241737                      
system.ruby.LD.latency_hist_seqr         |       36267     99.62%     99.62% |         119      0.33%     99.95% |           3      0.01%     99.96% |           0      0.00%     99.96% |           2      0.01%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         36404                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4212                      
system.ruby.LD.miss_latency_hist_seqr::mean    82.578585                      
system.ruby.LD.miss_latency_hist_seqr::gmean    69.626993                      
system.ruby.LD.miss_latency_hist_seqr::stdev    90.071128                      
system.ruby.LD.miss_latency_hist_seqr    |        4075     96.75%     96.75% |         119      2.83%     99.57% |           3      0.07%     99.64% |           0      0.00%     99.64% |           2      0.05%     99.69% |          13      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4212                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          259                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          259                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    44.286957                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.226222                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   145.010411                      
system.ruby.Load_Linked.latency_hist_seqr |         327     94.78%     94.78% |           3      0.87%     95.65% |           6      1.74%     97.39% |           2      0.58%     97.97% |           2      0.58%     98.55% |           0      0.00%     98.55% |           1      0.29%     98.84% |           1      0.29%     99.13% |           1      0.29%     99.42% |           2      0.58%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   174.651163                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   109.822715                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   249.394078                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          68     79.07%     79.07% |           3      3.49%     82.56% |           6      6.98%     89.53% |           2      2.33%     91.86% |           2      2.33%     94.19% |           0      0.00%     94.19% |           1      1.16%     95.35% |           1      1.16%     96.51% |           1      1.16%     97.67% |           2      2.33%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21988                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21988                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23938                      
system.ruby.ST.latency_hist_seqr::mean      14.349987                      
system.ruby.ST.latency_hist_seqr::gmean      1.474394                      
system.ruby.ST.latency_hist_seqr::stdev     69.918997                      
system.ruby.ST.latency_hist_seqr         |       23612     98.64%     98.64% |         275      1.15%     99.79% |          13      0.05%     99.84% |           1      0.00%     99.85% |           4      0.02%     99.86% |          33      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23938                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1950                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.883077                      
system.ruby.ST.miss_latency_hist_seqr::gmean   117.458222                      
system.ruby.ST.miss_latency_hist_seqr::stdev   188.038727                      
system.ruby.ST.miss_latency_hist_seqr    |        1624     83.28%     83.28% |         275     14.10%     97.38% |          13      0.67%     98.05% |           1      0.05%     98.10% |           4      0.21%     98.31% |          33      1.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1950                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  43004                       # delay histogram for all message
system.ruby.delayHist::mean                 30.016650                       # delay histogram for all message
system.ruby.delayHist::gmean                27.283442                       # delay histogram for all message
system.ruby.delayHist::stdev                12.867823                       # delay histogram for all message
system.ruby.delayHist                    |        6463     15.03%     15.03% |       17096     39.75%     54.78% |       16448     38.25%     93.03% |        2067      4.81%     97.84% |         825      1.92%     99.76% |         105      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43004                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23327                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        29.003858                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.719749                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.593362                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4881     20.92%     20.92% |        8900     38.15%     59.08% |        7160     30.69%     89.77% |        1456      6.24%     96.01% |         825      3.54%     99.55% |         105      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23327                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19453                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.286640                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.339739                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.317327                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        1542      7.93%      7.93% |        3879     19.94%     27.87% |        4204     21.61%     49.48% |        4813     24.74%     74.22% |        4408     22.66%     96.88% |         599      3.08%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19453                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           224                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.196429                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.157024                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.865771                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          40     17.86%     17.86% |          70     31.25%     49.11% |          43     19.20%     68.30% |          54     24.11%     92.41% |          13      5.80%     98.21% |           3      1.34%     99.55% |           1      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             224                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000353                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11602.352788                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.663381                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000451                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.663728                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1013.000193                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000368                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17225.131549                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000374                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.574705                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000468                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.575053                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  2708.418497                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16717.410866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000369                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.939840                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000467                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.940187                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1069.783500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11221.241649                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000381                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.853946                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.854294                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   742.336705                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       261121                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      261121    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       261121                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36555                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30991                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5564                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124193                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119756                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4437                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.112694                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   531.574057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           84                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.025372                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1268.255686                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3110.024815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   248.653524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010798                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17228.144772                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.022701                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62567.303695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003866                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.726323                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1741                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1698                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         6179                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         6135                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.005508                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   108.754467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   221.764665                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  2096.628525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   211.633051                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3358.753789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13638.189948                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   108.701262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1622                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1576                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5771                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5727                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.005142                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    44.977279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    93.014385                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1320.772494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    75.678491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1622.655678                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5561.195942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    44.928246                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1619                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1574                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5762                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5718                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.005133                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.853556                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    75.190602                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1223.912029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    62.645273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1525.643937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4505.246197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.804524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1527                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1484                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5407                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5363                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004823                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.123952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    62.925210                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   704.768537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    48.093790                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1011.264594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3637.847779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.058227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1504                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1461                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5338                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5294                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.004759                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.037559                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    49.822094                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   585.062819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    35.034839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   858.972190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2751.220330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.976007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1480                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1435                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5248                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5204                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.004679                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.401151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    35.318601                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   338.519083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    18.682721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   646.836619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1896.418707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.343772                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1334                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1282                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           52                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5019                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4973                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.004418                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.146675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    20.657230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   255.109829                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    11.844620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   229.145275                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001068                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   824.177700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.089297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1732                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1688                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         6155                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         6111                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.005485                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   102.006085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000160                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   206.663047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2120.851562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   192.515994                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  3832.747849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12840.986394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   101.957052                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1717                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1673                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         6115                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         6071                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.005447                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    95.268135                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   191.409810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2296.483733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   179.589534                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4133.275544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11978.795838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    95.219102                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1693                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1646                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         6027                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5983                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.005369                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    88.541312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   181.583169                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1438.821188                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   165.368759                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1911.048027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11107.391371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    88.483934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1730                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1683                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         6161                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         6117                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.005488                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    81.677825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   168.310005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1738.272933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   151.736025                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2150.026159                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10250.097096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    81.624620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1721                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1675                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         6125                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         6081                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.005457                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    74.859198                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   152.851946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1944.157373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   135.137702                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2395.716188                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9371.615278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    74.810165                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1734                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1688                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         6177                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         6133                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.005502                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    66.510482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   136.190681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2039.204695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   120.704106                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2442.995899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8297.326736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    66.461450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1654                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1608                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5878                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5834                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.005238                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    59.360104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   121.930958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1234.111443                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   105.712723                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1588.572271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7383.769742                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    59.302726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1654                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1607                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5896                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5852                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.005251                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    51.812251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   104.442402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1311.711933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    92.084509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1649.633212                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6432.555897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    51.759045                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.002993                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   100.297255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000797                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  9054.707588                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          674                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          502                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001012                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   731.776655                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14640.847707                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5461.604533                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.779861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   102.957173                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001075                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 13079.198422                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          684                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          171                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001452                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   726.862986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14593.195903                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000397                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8236.788743                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.165981                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    35.046661                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000660                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 20567.666058                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          603                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          439                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          164                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.000934                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   675.635995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17292.821247                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16414.965368                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.614696                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   107.167349                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000637                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 24815.930082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          597                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          430                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          167                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000915                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   731.289113                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16530.877507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19715.496169                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.365588                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000949                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 19722.002537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          791                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          646                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001398                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   684.952491                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22038.447971                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14005.159877                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.719595                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   100.778885                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001085                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 19384.060742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1027                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          886                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001705                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   821.083357                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22417.717098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16653.603075                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.535984                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   100.555979                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000890                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 24294.853479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          762                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          170                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001422                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   765.260887                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14520.646453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19490.443899                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.784850                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   100.431138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.009884                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 25611.839330                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           99                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          583                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          402                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          181                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           20                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.000819                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   733.295267                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 14946.152407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21745.907712                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.981917                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   108.717954                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000778                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 15093.905689                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          824                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          667                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          157                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001221                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   748.750196                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22557.310136                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11166.275343                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.801784                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   100.600143                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000727                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 18105.900509                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses          620                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          512                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001065                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   737.386861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 22411.256989                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000285                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13943.206627                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.985727                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    80.370643                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000915                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 10949.626046                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          631                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001349                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   754.108982                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17557.943734                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000406                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8171.265520                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.881645                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    73.726237                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000981                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 13668.499180                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          935                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          816                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          119                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001539                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   773.095284                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16957.484774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11064.955708                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.071515                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   100.514597                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000521                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 17014.558083                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          515                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          413                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000803                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   750.863109                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20039.773238                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13910.788575                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   991.000302                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    65.285717                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000633                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20557.016283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          627                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          500                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          127                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000973                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   723.405683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19062.857045                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16346.952962                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.416480                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    50.654948                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000496                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14219.306816                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          385                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000762                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   708.071074                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19938.755796                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10805.237221                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.247475                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000505                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18732.309770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000791                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   697.059310                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 20017.808481                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13689.774006                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         272468                      
system.ruby.latency_hist_seqr::mean          5.543708                      
system.ruby.latency_hist_seqr::gmean         1.202665                      
system.ruby.latency_hist_seqr::stdev        34.728361                      
system.ruby.latency_hist_seqr            |      271715     99.72%     99.72% |         620      0.23%     99.95% |          38      0.01%     99.97% |           5      0.00%     99.97% |          17      0.01%     99.97% |          73      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           272468                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11347                      
system.ruby.miss_latency_hist_seqr::mean   110.105050                      
system.ruby.miss_latency_hist_seqr::gmean    84.035552                      
system.ruby.miss_latency_hist_seqr::stdev   132.489877                      
system.ruby.miss_latency_hist_seqr       |       10594     93.36%     93.36% |         620      5.46%     98.83% |          38      0.33%     99.16% |           5      0.04%     99.21% |          17      0.15%     99.36% |          73      0.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11347                      
system.ruby.network.average_flit_latency    29.871345                      
system.ruby.network.average_flit_network_latency    28.120842                      
system.ruby.network.average_flit_queueing_latency     1.750504                      
system.ruby.network.average_flit_vnet_latency |   31.949498                       |   26.991524                       |   23.468995                      
system.ruby.network.average_flit_vqueue_latency |    2.195001                       |    1.637705                       |           1                      
system.ruby.network.average_hops             2.858430                      
system.ruby.network.average_packet_latency    30.431867                      
system.ruby.network.average_packet_network_latency    28.668484                      
system.ruby.network.average_packet_queueing_latency     1.763383                      
system.ruby.network.average_packet_vnet_latency |   28.768588                       |   30.274534                       |   23.468995                      
system.ruby.network.average_packet_vqueue_latency |    2.297515                       |    1.485082                       |           1                      
system.ruby.network.avg_link_utilization     0.368907                      
system.ruby.network.avg_vc_load          |    0.070608     19.14%     19.14% |    0.013578      3.68%     22.82% |    0.002607      0.71%     23.53% |    0.002607      0.71%     24.23% |    0.002525      0.68%     24.92% |    0.002468      0.67%     25.59% |    0.002554      0.69%     26.28% |    0.002556      0.69%     26.97% |    0.187736     50.89%     77.86% |    0.022303      6.05%     83.91% |    0.006573      1.78%     85.69% |    0.006301      1.71%     87.40% |    0.006451      1.75%     89.15% |    0.006362      1.72%     90.87% |    0.006330      1.72%     92.59% |    0.006301      1.71%     94.30% |    0.017146      4.65%     98.94% |    0.000578      0.16%     99.10% |    0.000559      0.15%     99.25% |    0.000558      0.15%     99.40% |    0.000555      0.15%     99.55% |    0.000554      0.15%     99.70% |    0.000549      0.15%     99.85% |    0.000547      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.368907                      
system.ruby.network.ext_in_link_utilization       109176                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       109176                      
system.ruby.network.flit_network_latency |      939475                       |     1980773                       |      149873                      
system.ruby.network.flit_queueing_latency |       64544                       |      120183                       |        6386                      
system.ruby.network.flits_injected       |       29405     26.93%     26.93% |       73385     67.22%     94.15% |        6386      5.85%    100.00%
system.ruby.network.flits_injected::total       109176                      
system.ruby.network.flits_received       |       29405     26.93%     26.93% |       73385     67.22%     94.15% |        6386      5.85%    100.00%
system.ruby.network.flits_received::total       109176                      
system.ruby.network.int_link_utilization       312072                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      554457                       |      589536                       |      149873                      
system.ruby.network.packet_queueing_latency |       44280                       |       28919                       |        6386                      
system.ruby.network.packets_injected     |       19273     42.70%     42.70% |       19473     43.15%     85.85% |        6386     14.15%    100.00%
system.ruby.network.packets_injected::total        45132                      
system.ruby.network.packets_received     |       19273     42.70%     42.70% |       19473     43.15%     85.85% |        6386     14.15%    100.00%
system.ruby.network.packets_received::total        45132                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        91597                      
system.ruby.network.routers00.buffer_writes        91597                      
system.ruby.network.routers00.crossbar_activity        91597                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        91624                      
system.ruby.network.routers00.sw_output_arbiter_activity        91597                      
system.ruby.network.routers01.buffer_reads        40244                      
system.ruby.network.routers01.buffer_writes        40244                      
system.ruby.network.routers01.crossbar_activity        40244                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        40268                      
system.ruby.network.routers01.sw_output_arbiter_activity        40244                      
system.ruby.network.routers02.buffer_reads        26606                      
system.ruby.network.routers02.buffer_writes        26606                      
system.ruby.network.routers02.crossbar_activity        26606                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26619                      
system.ruby.network.routers02.sw_output_arbiter_activity        26606                      
system.ruby.network.routers03.buffer_reads        15254                      
system.ruby.network.routers03.buffer_writes        15254                      
system.ruby.network.routers03.crossbar_activity        15254                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15256                      
system.ruby.network.routers03.sw_output_arbiter_activity        15254                      
system.ruby.network.routers04.buffer_reads        51357                      
system.ruby.network.routers04.buffer_writes        51357                      
system.ruby.network.routers04.crossbar_activity        51357                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        51372                      
system.ruby.network.routers04.sw_output_arbiter_activity        51357                      
system.ruby.network.routers05.buffer_reads        20907                      
system.ruby.network.routers05.buffer_writes        20907                      
system.ruby.network.routers05.crossbar_activity        20907                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20918                      
system.ruby.network.routers05.sw_output_arbiter_activity        20907                      
system.ruby.network.routers06.buffer_reads        14843                      
system.ruby.network.routers06.buffer_writes        14843                      
system.ruby.network.routers06.crossbar_activity        14843                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14854                      
system.ruby.network.routers06.sw_output_arbiter_activity        14843                      
system.ruby.network.routers07.buffer_reads        11709                      
system.ruby.network.routers07.buffer_writes        11709                      
system.ruby.network.routers07.crossbar_activity        11709                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11715                      
system.ruby.network.routers07.sw_output_arbiter_activity        11709                      
system.ruby.network.routers08.buffer_reads        34722                      
system.ruby.network.routers08.buffer_writes        34722                      
system.ruby.network.routers08.crossbar_activity        34722                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        34743                      
system.ruby.network.routers08.sw_output_arbiter_activity        34722                      
system.ruby.network.routers09.buffer_reads        16284                      
system.ruby.network.routers09.buffer_writes        16284                      
system.ruby.network.routers09.crossbar_activity        16284                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16292                      
system.ruby.network.routers09.sw_output_arbiter_activity        16284                      
system.ruby.network.routers10.buffer_reads        14845                      
system.ruby.network.routers10.buffer_writes        14845                      
system.ruby.network.routers10.crossbar_activity        14845                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        14861                      
system.ruby.network.routers10.sw_output_arbiter_activity        14845                      
system.ruby.network.routers11.buffer_reads        10970                      
system.ruby.network.routers11.buffer_writes        10970                      
system.ruby.network.routers11.crossbar_activity        10970                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10983                      
system.ruby.network.routers11.sw_output_arbiter_activity        10970                      
system.ruby.network.routers12.buffer_reads        24644                      
system.ruby.network.routers12.buffer_writes        24644                      
system.ruby.network.routers12.crossbar_activity        24644                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24648                      
system.ruby.network.routers12.sw_output_arbiter_activity        24644                      
system.ruby.network.routers13.buffer_reads        20842                      
system.ruby.network.routers13.buffer_writes        20842                      
system.ruby.network.routers13.crossbar_activity        20842                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        20854                      
system.ruby.network.routers13.sw_output_arbiter_activity        20842                      
system.ruby.network.routers14.buffer_reads        16057                      
system.ruby.network.routers14.buffer_writes        16057                      
system.ruby.network.routers14.crossbar_activity        16057                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        16060                      
system.ruby.network.routers14.sw_output_arbiter_activity        16057                      
system.ruby.network.routers15.buffer_reads        10367                      
system.ruby.network.routers15.buffer_writes        10367                      
system.ruby.network.routers15.crossbar_activity        10367                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10370                      
system.ruby.network.routers15.sw_output_arbiter_activity        10367                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       272479                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      272479    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       272479                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    718913000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
