# RTL-DESIGN-USING-VERILOG-WITH-SKY130-TECHNOLOGY
## Table of Contents
```
 1. Day1 - Introduction to Verilog RTL design and synthesis
  1.1. SKY130RTL D1SK1 - Introduction to open-source simulator iverilog
   1.1.1 SKY130RTL D1SK1 L1 Introduction iverilog design and test bench
  1.2  SKY130RTL D1SK2- Labs using iverilog and gtkwave
    1.2.1 SKY130RTL D1SK2 L1 Lab1 introduction to lab
    1.2.2 SKY130RTL D1SK2 L2 Lab2 introduction to iverilog gtkwave part1
    1.2.3 SKY130RTL D1SK2 L3 Lab2 introduction to iverilog gtkwave part2
  1.3 SKY130RTL D1SK3 Introduction to Yosys and Logic synthesis
    1.3.1 SKY130RTL D1SK3 L1 Introduction to yosys
    1.3.2 SKY130RTL D1SK3 L2 Introduction to logic synthesis part1
    1.3.3 SKY130RTL D1SK3 L3 Introduction to logic synthesis part2
 1.4 SKY130RTL D1SK4 Labs using Yosys and SKY130PDK's
    1.4.1 SKY130RTL D1SK4 L1 Lab3 yosys 1 good mux Part1
    1.4.1 SKY130RTL D1SK4 L2 Lab3 yosys 1 good mux Part2
    1.4.1 SKY130RTL D1SK4 L3 Lab3 yosys 1 good mux Part3
```
## 1. Day1 - Introduction to Verilog RTL design and synthesis
### 1.1. SKY130RTL D1SK1 - Introduction to open-source simulator iverilog
Simulator is tool used for simulating the design. iverilog is a open source simulator. Simulating Register transfer level (RTL) design checks adherence of RTL design to specifications. 
#### 1.1.1. SKY130RTL D1SK1 L1 Introduction iverilog design and test bench
Design is a verilog code intended for particular functionality to meet with the required specifications  



