// Seed: 1498878387
module module_0;
  wire id_1 = id_1;
  assign id_1 = id_1;
  reg  id_2;
  wire id_3;
  wor id_4, id_5;
  always begin : LABEL_0
    id_4 = {1};
  end
  assign id_5 = 1'b0;
  logic [7:0] id_6, id_7, id_8;
  assign module_1.id_4 = 0;
  initial id_2 <= id_7[1-1 : 1'h0==1];
endmodule
module module_1 (
    output wire void id_0,
    output wire id_1,
    output tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    input supply0 id_13,
    output wand id_14,
    output wor id_15,
    output wire id_16,
    output wire id_17,
    output supply1 id_18,
    output wor id_19,
    output wor id_20,
    input uwire id_21,
    input uwire id_22
    , id_39,
    input tri id_23,
    output wand id_24,
    output wire id_25,
    input wor id_26,
    input supply0 id_27,
    input supply1 id_28,
    input wand id_29,
    output supply1 id_30,
    input supply0 id_31,
    input supply1 id_32,
    input tri id_33,
    input wor id_34,
    output tri1 id_35,
    output tri id_36,
    input wand id_37
);
  wire id_40;
  module_0 modCall_1 ();
endmodule
