

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Mar 11 15:45:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       S5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  981|  981|  981|  981|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop_Flat_Loop  |  907|  907|        11|          3|          1|   300|    yes   |
        |- Sum_Loop              |   45|   45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop       |   23|   23|        15|          1|          1|    10|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    189|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     923|   2601|    -|
|Memory           |        1|      -|      96|     10|    0|
|Multiplexer      |        -|      -|       -|    263|    -|
|Register         |        0|      -|     620|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     12|    1639|   3223|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3dEe_U1  |dense_fadd_32ns_3dEe  |        0|      2|  227|  403|    0|
    |dense_fdiv_32ns_3fYi_U3  |dense_fdiv_32ns_3fYi  |        0|      0|  363|  986|    0|
    |dense_fexp_32ns_3g8j_U4  |dense_fexp_32ns_3g8j  |        0|      7|  205|  892|    0|
    |dense_fmul_32ns_3eOg_U2  |dense_fmul_32ns_3eOg  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  923| 2601|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U        |dense_dense_array     |        0|  64|   5|    0|    10|   32|     1|          320|
    |dense_out_bias_U     |dense_dense_out_bbkb  |        0|  32|   5|    0|    10|   32|     1|          320|
    |dense_out_weights_U  |dense_dense_out_wcud  |        1|   0|   0|    0|   300|   32|     1|         9600|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  96|  10|    0|   320|   96|     3|        10240|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_287_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln23_1_fu_360_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln23_fu_354_p2       |     +    |      0|  0|   9|           9|           9|
    |d_fu_293_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_371_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_399_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_416_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln16_fu_281_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln21_1_fu_384_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln21_fu_299_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln31_fu_393_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln37_fu_410_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln23_1_fu_376_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln23_2_fu_313_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln23_fu_305_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 189|          79|          59|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter14                 |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_175_p4             |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_186_p4             |   9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_221_p4             |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_164_p4  |   9|          2|    9|         18|
    |ap_phi_mux_w_sum_0_phi_fu_197_p4         |   9|          2|   32|         64|
    |d_0_reg_171                              |   9|          2|    4|          8|
    |dense_array_address0                     |  21|          4|    4|         16|
    |f_0_reg_182                              |   9|          2|    5|         10|
    |grp_fu_239_p0                            |  21|          4|   32|        128|
    |grp_fu_239_p1                            |  21|          4|   32|        128|
    |i_0_reg_217                              |   9|          2|    4|          8|
    |indvar_flatten_reg_160                   |   9|          2|    9|         18|
    |j_0_reg_228                              |   9|          2|    4|          8|
    |sum_0_reg_205                            |   9|          2|   32|         64|
    |w_sum_0_reg_193                          |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 263|         57|  217|        581|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln16_reg_431                     |   9|   0|    9|          0|
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9              |   1|   0|    1|          0|
    |d_0_reg_171                          |   4|   0|    4|          0|
    |f_0_reg_182                          |   5|   0|    5|          0|
    |f_reg_477                            |   5|   0|    5|          0|
    |i_0_reg_217                          |   4|   0|    4|          0|
    |i_reg_511                            |   4|   0|    4|          0|
    |icmp_ln16_reg_427                    |   1|   0|    1|          0|
    |icmp_ln21_1_reg_488                  |   1|   0|    1|          0|
    |icmp_ln21_reg_436                    |   1|   0|    1|          0|
    |icmp_ln31_reg_507                    |   1|   0|    1|          0|
    |icmp_ln37_reg_521                    |   1|   0|    1|          0|
    |indvar_flatten_reg_160               |   9|   0|    9|          0|
    |j_0_reg_228                          |   4|   0|    4|          0|
    |reg_263                              |  32|   0|   32|          0|
    |reg_275                              |  32|   0|   32|          0|
    |select_ln23_2_reg_446                |   4|   0|    4|          0|
    |select_ln23_2_reg_446_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln23_reg_441                  |   5|   0|    5|          0|
    |sum_0_reg_205                        |  32|   0|   32|          0|
    |tmp_3_reg_472                        |  32|   0|   32|          0|
    |tmp_6_reg_540                        |  32|   0|   32|          0|
    |w_sum_0_reg_193                      |  32|   0|   32|          0|
    |zext_ln23_reg_492                    |   4|   0|   64|         60|
    |zext_ln23_reg_492_pp0_iter3_reg      |   4|   0|   64|         60|
    |zext_ln39_reg_530                    |   4|   0|   64|         60|
    |icmp_ln16_reg_427                    |  64|  32|    1|          0|
    |icmp_ln21_1_reg_488                  |  64|  32|    1|          0|
    |icmp_ln31_reg_507                    |  64|  32|    1|          0|
    |icmp_ln37_reg_521                    |  64|  32|    1|          0|
    |zext_ln39_reg_530                    |  64|  32|   64|         60|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 620| 160|  548|        240|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      dense      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      dense      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      dense      | return value |
|fully_connected_address0  | out |    5|  ap_memory | fully_connected |     array    |
|fully_connected_ce0       | out |    1|  ap_memory | fully_connected |     array    |
|fully_connected_q0        |  in |   32|  ap_memory | fully_connected |     array    |
|prediction_address0       | out |    4|  ap_memory |    prediction   |     array    |
|prediction_ce0            | out |    1|  ap_memory |    prediction   |     array    |
|prediction_we0            | out |    1|  ap_memory |    prediction   |     array    |
|prediction_d0             | out |   32|  ap_memory |    prediction   |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

