{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1563587855394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563587855401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 18:57:35 2019 " "Processing started: Fri Jul 19 18:57:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563587855401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1563587855401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1563587855401 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1563587855828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864401 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux processor.v " "Entity \"mux\" obtained from \"processor.v\" instead of from Quartus II megafunction library" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 242 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1563587864403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 3 3 " "Found 3 design units, including 3 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864403 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend " "Found entity 2: sign_extend" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864403 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/serial_buf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587864419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587864419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForceWriteToR31Out processor.v(128) " "Verilog HDL Implicit Net warning at processor.v(128): created implicit net for \"ForceWriteToR31Out\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587864419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1563587864513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:NextPCMux " "Elaborating entity \"mux\" for hierarchy \"mux:NextPCMux\"" {  } { { "processor.v" "NextPCMux" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Controller " "Elaborating entity \"control\" for hierarchy \"control:Controller\"" {  } { { "processor.v" "Controller" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864519 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWriteEnable control.v(24) " "Verilog HDL Always Construct warning at control.v(24): inferring latch(es) for variable \"RegWriteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563587864520 "|processor|control:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUFunction control.v(24) " "Verilog HDL Always Construct warning at control.v(24): inferring latch(es) for variable \"ALUFunction\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563587864520 "|processor|control:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteRegFromPC control.v(24) " "Verilog HDL Always Construct warning at control.v(24): inferring latch(es) for variable \"WriteRegFromPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563587864521 "|processor|control:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ForceWriteToR31 control.v(24) " "Verilog HDL Always Construct warning at control.v(24): inferring latch(es) for variable \"ForceWriteToR31\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1563587864521 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ForceWriteToR31 control.v(40) " "Inferred latch for \"ForceWriteToR31\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864522 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteRegFromPC control.v(40) " "Inferred latch for \"WriteRegFromPC\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864522 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunction\[0\] control.v(40) " "Inferred latch for \"ALUFunction\[0\]\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864523 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunction\[1\] control.v(40) " "Inferred latch for \"ALUFunction\[1\]\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864523 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunction\[2\] control.v(40) " "Inferred latch for \"ALUFunction\[2\]\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864523 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunction\[3\] control.v(40) " "Inferred latch for \"ALUFunction\[3\]\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864523 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunction\[4\] control.v(40) " "Inferred latch for \"ALUFunction\[4\]\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864523 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunction\[5\] control.v(40) " "Inferred latch for \"ALUFunction\[5\]\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864523 "|processor|control:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteEnable control.v(40) " "Inferred latch for \"RegWriteEnable\" at control.v(40)" {  } { { "control.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/control.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1563587864524 "|processor|control:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:InstructionMemory " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:InstructionMemory\"" {  } { { "processor.v" "InstructionMemory" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864533 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 1023 inst_rom.v(31) " "Verilog HDL warning at inst_rom.v(31): number of words (28) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563587864539 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(24) " "Net \"rom.data_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1563587864566 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(24) " "Net \"rom.waddr_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1563587864566 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(24) " "Net \"rom.we_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1563587864566 "|processor|inst_rom:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:InstructMux " "Elaborating entity \"mux\" for hierarchy \"mux:InstructMux\"" {  } { { "processor.v" "InstructMux" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RegisterFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RegisterFile\"" {  } { { "processor.v" "RegisterFile" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SignExt " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SignExt\"" {  } { { "processor.v" "SignExt" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "processor.v" "ALU" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DataMemory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DataMemory\"" {  } { { "processor.v" "DataMemory" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMemory\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMemory\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864592 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(45) " "Verilog HDL warning at async_memory.v(45): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563587864604 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(46) " "Verilog HDL warning at async_memory.v(46): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563587864605 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(47) " "Verilog HDL warning at async_memory.v(47): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563587864605 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(48) " "Verilog HDL warning at async_memory.v(48): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 48 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1563587864606 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMemory\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMemory\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:DataMemory\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:DataMemory\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587864659 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[31\] " "Net \"ForceWriteToR31\[31\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[31\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[30\] " "Net \"ForceWriteToR31\[30\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[30\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[29\] " "Net \"ForceWriteToR31\[29\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[29\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[28\] " "Net \"ForceWriteToR31\[28\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[28\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[27\] " "Net \"ForceWriteToR31\[27\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[27\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[26\] " "Net \"ForceWriteToR31\[26\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[26\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[25\] " "Net \"ForceWriteToR31\[25\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[25\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[24\] " "Net \"ForceWriteToR31\[24\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[24\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[23\] " "Net \"ForceWriteToR31\[23\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[23\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[22\] " "Net \"ForceWriteToR31\[22\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[22\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[21\] " "Net \"ForceWriteToR31\[21\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[21\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[20\] " "Net \"ForceWriteToR31\[20\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[20\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[19\] " "Net \"ForceWriteToR31\[19\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[19\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[18\] " "Net \"ForceWriteToR31\[18\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[18\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[17\] " "Net \"ForceWriteToR31\[17\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[17\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[16\] " "Net \"ForceWriteToR31\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[16\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[15\] " "Net \"ForceWriteToR31\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[15\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[14\] " "Net \"ForceWriteToR31\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[14\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[13\] " "Net \"ForceWriteToR31\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[13\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[12\] " "Net \"ForceWriteToR31\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[12\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[11\] " "Net \"ForceWriteToR31\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[11\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[10\] " "Net \"ForceWriteToR31\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[10\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[9\] " "Net \"ForceWriteToR31\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[9\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[8\] " "Net \"ForceWriteToR31\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[8\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[7\] " "Net \"ForceWriteToR31\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[7\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[6\] " "Net \"ForceWriteToR31\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[6\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[5\] " "Net \"ForceWriteToR31\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[5\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[4\] " "Net \"ForceWriteToR31\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[4\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[3\] " "Net \"ForceWriteToR31\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[3\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[2\] " "Net \"ForceWriteToR31\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[2\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[1\] " "Net \"ForceWriteToR31\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[1\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864768 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[31\] " "Net \"ForceWriteToR31\[31\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[31\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[30\] " "Net \"ForceWriteToR31\[30\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[30\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[29\] " "Net \"ForceWriteToR31\[29\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[29\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[28\] " "Net \"ForceWriteToR31\[28\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[28\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[27\] " "Net \"ForceWriteToR31\[27\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[27\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[26\] " "Net \"ForceWriteToR31\[26\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[26\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[25\] " "Net \"ForceWriteToR31\[25\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[25\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[24\] " "Net \"ForceWriteToR31\[24\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[24\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[23\] " "Net \"ForceWriteToR31\[23\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[23\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[22\] " "Net \"ForceWriteToR31\[22\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[22\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[21\] " "Net \"ForceWriteToR31\[21\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[21\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[20\] " "Net \"ForceWriteToR31\[20\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[20\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[19\] " "Net \"ForceWriteToR31\[19\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[19\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[18\] " "Net \"ForceWriteToR31\[18\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[18\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[17\] " "Net \"ForceWriteToR31\[17\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[17\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[16\] " "Net \"ForceWriteToR31\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[16\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[15\] " "Net \"ForceWriteToR31\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[15\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[14\] " "Net \"ForceWriteToR31\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[14\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[13\] " "Net \"ForceWriteToR31\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[13\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[12\] " "Net \"ForceWriteToR31\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[12\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[11\] " "Net \"ForceWriteToR31\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[11\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[10\] " "Net \"ForceWriteToR31\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[10\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[9\] " "Net \"ForceWriteToR31\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[9\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[8\] " "Net \"ForceWriteToR31\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[8\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[7\] " "Net \"ForceWriteToR31\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[7\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[6\] " "Net \"ForceWriteToR31\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[6\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[5\] " "Net \"ForceWriteToR31\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[5\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[4\] " "Net \"ForceWriteToR31\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[4\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[3\] " "Net \"ForceWriteToR31\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[3\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[2\] " "Net \"ForceWriteToR31\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[2\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[1\] " "Net \"ForceWriteToR31\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[1\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864772 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[31\] " "Net \"ForceWriteToR31\[31\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[31\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[30\] " "Net \"ForceWriteToR31\[30\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[30\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[29\] " "Net \"ForceWriteToR31\[29\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[29\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[28\] " "Net \"ForceWriteToR31\[28\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[28\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[27\] " "Net \"ForceWriteToR31\[27\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[27\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[26\] " "Net \"ForceWriteToR31\[26\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[26\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[25\] " "Net \"ForceWriteToR31\[25\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[25\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[24\] " "Net \"ForceWriteToR31\[24\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[24\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[23\] " "Net \"ForceWriteToR31\[23\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[23\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[22\] " "Net \"ForceWriteToR31\[22\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[22\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[21\] " "Net \"ForceWriteToR31\[21\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[21\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[20\] " "Net \"ForceWriteToR31\[20\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[20\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[19\] " "Net \"ForceWriteToR31\[19\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[19\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[18\] " "Net \"ForceWriteToR31\[18\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[18\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[17\] " "Net \"ForceWriteToR31\[17\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[17\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[16\] " "Net \"ForceWriteToR31\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[16\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[15\] " "Net \"ForceWriteToR31\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[15\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[14\] " "Net \"ForceWriteToR31\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[14\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[13\] " "Net \"ForceWriteToR31\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[13\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[12\] " "Net \"ForceWriteToR31\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[12\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[11\] " "Net \"ForceWriteToR31\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[11\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[10\] " "Net \"ForceWriteToR31\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[10\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[9\] " "Net \"ForceWriteToR31\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[9\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[8\] " "Net \"ForceWriteToR31\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[8\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[7\] " "Net \"ForceWriteToR31\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[7\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[6\] " "Net \"ForceWriteToR31\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[6\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[5\] " "Net \"ForceWriteToR31\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[5\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[4\] " "Net \"ForceWriteToR31\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[4\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[3\] " "Net \"ForceWriteToR31\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[3\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[2\] " "Net \"ForceWriteToR31\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[2\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForceWriteToR31\[1\] " "Net \"ForceWriteToR31\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "ForceWriteToR31\[1\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1563587864776 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:data_seg\|mem0_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:data_seg\|mem0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865309 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:stack_seg\|mem0_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:stack_seg\|mem0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865310 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:stack_seg\|mem3_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:stack_seg\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865312 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:data_seg\|mem3_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:data_seg\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865313 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:stack_seg\|mem2_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:stack_seg\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865314 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:data_seg\|mem2_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:data_seg\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865315 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:stack_seg\|mem1_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:stack_seg\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865317 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:DataMemory\|async_memory:data_seg\|mem1_rtl_0 " "Inferred dual-clock RAM node \"data_memory:DataMemory\|async_memory:data_seg\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1563587865318 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inst_rom:InstructionMemory\|rom " "RAM logic \"inst_rom:InstructionMemory\|rom\" is uninferred due to asynchronous read logic" {  } { { "inst_rom.v" "rom" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1563587865319 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1563587865319 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_inst_rom_49f24b3d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_inst_rom_49f24b3d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1563587865345 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:data_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:data_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_async_memory_3ca116a3.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_async_memory_3ca116a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:stack_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:stack_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:stack_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:stack_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:data_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:data_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram3_async_memory_3ca116a3.hdl.mif " "Parameter INIT_FILE set to db/processor.ram3_async_memory_3ca116a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:stack_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:stack_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:data_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:data_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram2_async_memory_3ca116a3.hdl.mif " "Parameter INIT_FILE set to db/processor.ram2_async_memory_3ca116a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:stack_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:stack_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:DataMemory\|async_memory:data_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:DataMemory\|async_memory:data_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram1_async_memory_3ca116a3.hdl.mif " "Parameter INIT_FILE set to db/processor.ram1_async_memory_3ca116a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1563587865381 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1563587865381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_async_memory_3ca116a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_async_memory_3ca116a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563587865438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mih1 " "Found entity 1: altsyncram_mih1" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587865485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587865485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563587865494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86c1 " "Found entity 1: altsyncram_86c1" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587865541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587865541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram3_async_memory_3ca116a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram3_async_memory_3ca116a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865552 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563587865552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pih1 " "Found entity 1: altsyncram_pih1" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587865599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587865599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram2_async_memory_3ca116a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram2_async_memory_3ca116a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865610 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563587865610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oih1 " "Found entity 1: altsyncram_oih1" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587865655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587865655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram1_async_memory_3ca116a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram1_async_memory_3ca116a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563587865668 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1563587865668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nih1 " "Found entity 1: altsyncram_nih1" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563587865716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563587865716 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem1_rtl_0\|altsyncram_nih1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_nih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_nih1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_nih1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_86c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem2_rtl_0\|altsyncram_oih1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_oih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_oih1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_oih1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_86c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem3_rtl_0\|altsyncram_pih1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_pih1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_pih1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_86c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\|altsyncram_86c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_86c1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_86c1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_86c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_memory:DataMemory\|async_memory:data_seg\|altsyncram:mem0_rtl_0\|altsyncram_mih1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mih1.tdf" "" { Text "D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_mih1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } } { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587865900 "|processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_mih1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1563587865900 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1563587865900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1563587865939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[0\] GND " "Pin \"serial_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[1\] GND " "Pin \"serial_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[2\] GND " "Pin \"serial_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[3\] GND " "Pin \"serial_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[4\] GND " "Pin \"serial_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[5\] GND " "Pin \"serial_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[6\] GND " "Pin \"serial_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[7\] GND " "Pin \"serial_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_wren_out GND " "Pin \"serial_wren_out\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1563587865958 "|processor|serial_wren_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1563587865958 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1563587865969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1563587866126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_valid_in " "No output dependent on input pin \"serial_valid_in\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_valid_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[0\] " "No output dependent on input pin \"serial_in\[0\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_ready_in " "No output dependent on input pin \"serial_ready_in\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_ready_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[3\] " "No output dependent on input pin \"serial_in\[3\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[7\] " "No output dependent on input pin \"serial_in\[7\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[6\] " "No output dependent on input pin \"serial_in\[6\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[5\] " "No output dependent on input pin \"serial_in\[5\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[4\] " "No output dependent on input pin \"serial_in\[4\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[2\] " "No output dependent on input pin \"serial_in\[2\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[1\] " "No output dependent on input pin \"serial_in\[1\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|serial_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563587866213 "|processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1563587866213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1563587866214 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1563587866214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1563587866214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563587866278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 18:57:46 2019 " "Processing ended: Fri Jul 19 18:57:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563587866278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563587866278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563587866278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1563587866278 ""}
