{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.225592",
   "Default View_TopLeft":"-191,408",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/zynq_ultra_ps_e_0_dp_video_ref_clk:false|/clk_wiz_1_clk_out1:false|/zynq_ultra_ps_e_0_pl_resetn0:false|/rst_ps8_0_250M_peripheral_aresetn:false|/clk_wiz_0_clk_out1:false|/rst_ps8_0_250M_peripheral_reset:false|/zynq_ultra_ps_e_0_pl_clk0:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mipi_phy_if_0 -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port dp_aux_data_in_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port dp_aux_data_out_0 -pg 1 -lvl 15 -x 4830 -y 40 -defaultsOSRD
preplace port dp_hot_plug_detect_0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 15 -x 4830 -y 20 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 10 -x 3330 -y 310 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 8 -x 2390 -y 310 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 7 -x 2080 -y 320 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 13 -x 4370 -y 550 -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 5 -x 1450 -y 580 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 1770 -y 590 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 8 -x 2390 -y 60 -defaultsOSRD
preplace inst mipi_csi2_rx_subsyst_0 -pg 1 -lvl 1 -x 150 -y 600 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 14 -x 4670 -y 550 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 12 -x 4060 -y 70 -defaultsOSRD
preplace inst v_demosaic_0 -pg 1 -lvl 2 -x 450 -y 590 -defaultsOSRD
preplace inst v_gamma_lut_0 -pg 1 -lvl 3 -x 790 -y 580 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 11 -x 3710 -y 120 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 9 -x 2870 -y 330 -defaultsOSRD
preplace inst axis_subset_converter_1 -pg 1 -lvl 4 -x 1130 -y 580 -defaultsOSRD
preplace inst hls_rect_0 -pg 1 -lvl 6 -x 1770 -y 330 -defaultsOSRD
preplace inst hls_preprocess_0 -pg 1 -lvl 11 -x 3710 -y 580 -defaultsOSRD
preplace inst axis_subset_converter_2 -pg 1 -lvl 12 -x 4060 -y 560 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 11 -x 3710 -y 240 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 12 -x 4060 -y 400 -defaultsOSRD
preplace inst Accel_Conv_0 -pg 1 -lvl 12 -x 4060 -y 260 -defaultsOSRD
preplace netloc S00_AXI_1 1 9 1 N 310
preplace netloc axi_interconnect_0_M00_AXI 1 0 11 20 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 3500
preplace netloc axi_interconnect_0_M01_AXI 1 1 10 280 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 3490
preplace netloc axi_interconnect_0_M02_AXI 1 2 9 620 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 3480
preplace netloc axi_interconnect_0_M03_AXI 1 6 5 1930 160 NJ 160 NJ 160 NJ 160 3470
preplace netloc axi_interconnect_0_M04_AXI 1 10 1 3520 120n
preplace netloc axi_interconnect_0_M06_AXI 1 10 3 3510 500 NJ 500 4220J
preplace netloc axi_smc_M00_AXI 1 8 1 N 310
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 7 1 2230 60n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 7 1 N 300
preplace netloc axi_vdma_0_M_AXI_S2MM 1 7 1 N 320
preplace netloc axi_vdma_1_M_AXI_S2MM 1 13 1 NJ 550
preplace netloc axis_broadcaster_0_M01_AXIS 1 5 1 N 590
preplace netloc axis_subset_converter_0_M_AXIS 1 8 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc mipi_csi2_rx_subsyst_0_video_out 1 1 1 N 600
preplace netloc mipi_phy_if_0_1 1 0 1 N 590
preplace netloc smartconnect_0_M00_AXI 1 8 7 2550 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 4810
preplace netloc v_demosaic_0_m_axis_video 1 2 1 N 590
preplace netloc v_tc_0_vtiming_out 1 11 1 3870J 80n
preplace netloc v_gamma_lut_0_m_axis_video 1 3 1 NJ 580
preplace netloc axis_subset_converter_1_M_AXIS 1 4 1 N 580
preplace netloc hls_rect_0_video_dst 1 6 1 N 330
preplace netloc axis_broadcaster_0_M00_AXIS 1 5 1 1600 340n
preplace netloc axi_interconnect_0_M07_AXI 1 5 6 1610 460 NJ 460 NJ 460 NJ 460 NJ 460 3470
preplace netloc axi_interconnect_0_M05_AXI 1 10 1 3520 320n
preplace netloc hls_preprocess_0_video_dst 1 11 1 3880 560n
preplace netloc axis_subset_converter_2_M_AXIS 1 12 1 NJ 560
preplace netloc axis_data_fifo_0_M_AXIS 1 6 5 NJ 590 NJ 590 NJ 590 NJ 590 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 11 1 3880 240n
preplace netloc axi_smc_1_M00_AXI 1 8 5 2560 470 NJ 470 NJ 470 NJ 470 4220
preplace netloc axi_interconnect_0_M08_AXI 1 10 1 3530 230n
preplace netloc axi_dma_0_M_AXI_MM2S 1 11 1 3890 220n
preplace netloc axi_interconnect_0_M09_AXI 1 10 2 3540 320 3900J
preplace netloc axi_dma_0_M_AXIS_MM2S 1 11 1 3870 250n
preplace netloc Accel_Conv_0_M_AXIS 1 10 3 3550 330 NJ 330 4220
levelinfo -pg 1 0 150 450 790 1130 1450 1770 2080 2390 2870 3330 3710 4060 4370 4670 4830
pagesize -pg 1 -db -bbox -sgen -200 0 5010 670
",
   "Interfaces View_ScaleFactor":"0.287666",
   "Interfaces View_TopLeft":"-191,-831",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mipi_phy_if_0 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port dp_aux_data_in_0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port dp_aux_data_out_0 -pg 1 -lvl 16 -x 6260 -y 1950 -defaultsOSRD
preplace port dp_hot_plug_detect_0 -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 16 -x 6260 -y 430 -defaultsOSRD
preplace portBus dp_aux_data_oe_n_0 -pg 1 -lvl 16 -x 6260 -y 1890 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 11 -x 4270 -y 70 -swap {162 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 38 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 56 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 180 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 197 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 127 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 74 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 145 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 109 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 229 217 230 218 231 219 232 220 233 221 234 222 235 223 236 224 237 225 238 226 239 227 240 228} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 320L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir M01_AXI left -pinY M01_AXI 80L -pinDir M02_AXI left -pinY M02_AXI 140L -pinDir M03_AXI left -pinY M03_AXI 260L -pinDir M04_AXI right -pinY M04_AXI 780R -pinDir M05_AXI right -pinY M05_AXI 800R -pinDir M06_AXI right -pinY M06_AXI 460R -pinDir M07_AXI left -pinY M07_AXI 200L -pinDir M08_AXI right -pinY M08_AXI 740R -pinDir M09_AXI right -pinY M09_AXI 440R -pinDir ACLK left -pinY ACLK 580L -pinDir ARESETN left -pinY ARESETN 340L -pinDir S00_ACLK left -pinY S00_ACLK 600L -pinDir S00_ARESETN left -pinY S00_ARESETN 360L -pinDir M00_ACLK left -pinY M00_ACLK 620L -pinDir M00_ARESETN left -pinY M00_ARESETN 380L -pinDir M01_ACLK left -pinY M01_ACLK 640L -pinDir M01_ARESETN left -pinY M01_ARESETN 400L -pinDir M02_ACLK left -pinY M02_ACLK 660L -pinDir M02_ARESETN left -pinY M02_ARESETN 420L -pinDir M03_ACLK left -pinY M03_ACLK 680L -pinDir M03_ARESETN left -pinY M03_ARESETN 440L -pinDir M04_ACLK left -pinY M04_ACLK 700L -pinDir M04_ARESETN left -pinY M04_ARESETN 460L -pinDir M05_ACLK left -pinY M05_ACLK 720L -pinDir M05_ARESETN left -pinY M05_ARESETN 480L -pinDir M06_ACLK left -pinY M06_ACLK 740L -pinDir M06_ARESETN left -pinY M06_ARESETN 500L -pinDir M07_ACLK left -pinY M07_ACLK 760L -pinDir M07_ARESETN left -pinY M07_ARESETN 520L -pinDir M08_ACLK left -pinY M08_ACLK 780L -pinDir M08_ARESETN left -pinY M08_ARESETN 540L -pinDir M09_ACLK left -pinY M09_ACLK 800L -pinDir M09_ARESETN left -pinY M09_ARESETN 560L
preplace inst axi_smc -pg 1 -lvl 9 -x 3020 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 70 71 69} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 700L -pinDir S01_AXI left -pinY S01_AXI 720L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 760L -pinDir aresetn left -pinY aresetn 780L -pinDir aclk1 left -pinY aclk1 740L
preplace inst axi_vdma_0 -pg 1 -lvl 8 -x 2630 -y 330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 63 64 66 65 67 62 68 69 70 71} -defaultsOSRD -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 760R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 780R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 960R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 900L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 1000L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 1020L -pinDir m_axis_mm2s_aclk left -pinY m_axis_mm2s_aclk 1040L -pinDir m_axi_s2mm_aclk right -pinY m_axi_s2mm_aclk 980R -pinDir s_axis_s2mm_aclk left -pinY s_axis_s2mm_aclk 1060L -pinDir axi_resetn left -pinY axi_resetn 980L -pinBusDir mm2s_frame_ptr_out right -pinBusY mm2s_frame_ptr_out 1000R -pinBusDir s2mm_frame_ptr_out right -pinBusY s2mm_frame_ptr_out 1020R -pinDir mm2s_introut right -pinY mm2s_introut 1040R -pinDir s2mm_introut right -pinY s2mm_introut 1060R
preplace inst axi_vdma_1 -pg 1 -lvl 14 -x 5700 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 43 41 45 44 46 47} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 1080R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 1020L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 1060L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 1080L -pinDir s_axis_s2mm_aclk left -pinY s_axis_s2mm_aclk 1040L -pinDir axi_resetn left -pinY axi_resetn 1120L -pinBusDir s2mm_frame_ptr_in left -pinBusY s2mm_frame_ptr_in 1100L -pinBusDir s2mm_frame_ptr_out right -pinBusY s2mm_frame_ptr_out 1100R -pinDir s2mm_introut right -pinY s2mm_introut 1120R
preplace inst axis_broadcaster_0 -pg 1 -lvl 6 -x 1930 -y 1210 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 140L -pinDir M00_AXIS right -pinY M00_AXIS 0R -pinDir M01_AXIS right -pinY M01_AXIS 180R -pinDir aclk left -pinY aclk 160L -pinDir aresetn left -pinY aresetn 180L
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -x 2260 -y 1390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace inst axis_subset_converter_0 -pg 1 -lvl 9 -x 3020 -y 1290 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 120R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 190 -y 130 -swap {1 0} -defaultsOSRD -pinDir clk_in1 right -pinY clk_in1 20R -pinDir clk_out1 right -pinY clk_out1 0R
preplace inst clk_wiz_1 -pg 1 -lvl 9 -x 3020 -y 1630 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir locked right -pinY locked 20R
preplace inst mipi_csi2_rx_subsyst_0 -pg 1 -lvl 2 -x 540 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 36 32 30 33 34 31 35 37 38 39} -defaultsOSRD -pinDir mipi_phy_if left -pinY mipi_phy_if 0L -pinDir csirxss_s_axi right -pinY csirxss_s_axi 0R -pinDir video_out right -pinY video_out 1180R -pinDir lite_aclk left -pinY lite_aclk 1280L -pinDir lite_aresetn left -pinY lite_aresetn 1240L -pinDir dphy_clk_200M left -pinY dphy_clk_200M 60L -pinDir rxbyteclkhs right -pinY rxbyteclkhs 1200R -pinDir csirxss_csi_irq right -pinY csirxss_csi_irq 1220R -pinDir video_aclk left -pinY video_aclk 1220L -pinDir video_aresetn left -pinY video_aresetn 1260L -pinDir clkoutphy_out right -pinY clkoutphy_out 1240R -pinDir system_rst_out right -pinY system_rst_out 1260R -pinDir pll_lock_out right -pinY pll_lock_out 1280R
preplace inst rst_ps8_0_250M -pg 1 -lvl 1 -x 190 -y 1410 -swap {0 8 2 3 4 5 6 9 7 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 100R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 120R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst smartconnect_0 -pg 1 -lvl 15 -x 6090 -y 1610 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI left -pinY M00_AXI 140L -pinDir aclk left -pinY aclk 160L -pinDir aresetn left -pinY aresetn 180L
preplace inst util_vector_logic_0 -pg 1 -lvl 15 -x 6090 -y 1890 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst util_vector_logic_1 -pg 1 -lvl 12 -x 4750 -y 1690 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 13 -x 5280 -y 1130 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 26 22 24 27 25 28 23 29 30 31 32 33} -defaultsOSRD -pinDir video_in left -pinY video_in 20L -pinDir vtiming_in left -pinY vtiming_in 0L -pinDir vid_io_out left -pinY vid_io_out 40L -pinDir vid_io_out.vid_active_video left -pinY vid_io_out.vid_active_video 60L -pinDir vid_io_out.vid_data left -pinY vid_io_out.vid_data 80L -pinDir vid_io_out.vid_hsync left -pinY vid_io_out.vid_hsync 100L -pinDir vid_io_out.vid_vsync left -pinY vid_io_out.vid_vsync 120L -pinDir aclk left -pinY aclk 140L -pinDir aclken left -pinY aclken 240L -pinDir aresetn left -pinY aresetn 160L -pinDir fid left -pinY fid 200L -pinDir vid_io_out_clk left -pinY vid_io_out_clk 260L -pinDir vid_io_out_ce left -pinY vid_io_out_ce 220L -pinDir vid_io_out_reset left -pinY vid_io_out_reset 280L -pinDir vtg_ce left -pinY vtg_ce 180L -pinDir locked right -pinY locked 0R -pinDir overflow right -pinY overflow 20R -pinDir underflow right -pinY underflow 40R -pinBusDir fifo_read_level right -pinBusY fifo_read_level 60R -pinBusDir status right -pinBusY status 80R
preplace inst v_demosaic_0 -pg 1 -lvl 3 -x 870 -y 150 -defaultsOSRD -pinDir s_axi_CTRL right -pinY s_axi_CTRL 0R -pinDir s_axis_video left -pinY s_axis_video 1100L -pinDir m_axis_video right -pinY m_axis_video 1160R -pinDir ap_clk left -pinY ap_clk 1180L -pinDir ap_rst_n left -pinY ap_rst_n 1200L -pinDir interrupt right -pinY interrupt 1180R
preplace inst v_gamma_lut_0 -pg 1 -lvl 4 -x 1230 -y 210 -defaultsOSRD -pinDir s_axi_CTRL right -pinY s_axi_CTRL 0R -pinDir s_axis_video left -pinY s_axis_video 1100L -pinDir m_axis_video right -pinY m_axis_video 1100R -pinDir ap_clk left -pinY ap_clk 1120L -pinDir ap_rst_n left -pinY ap_rst_n 1140L -pinDir interrupt right -pinY interrupt 1120R
preplace inst v_tc_0 -pg 1 -lvl 12 -x 4750 -y 1070 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 30 26 24 25 33 32 29 28 27 31} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_out right -pinY vtiming_out 60R -pinDir clk left -pinY clk 120L -pinDir clken left -pinY clken 60L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aclken left -pinY s_axi_aclken 40L -pinDir gen_clken right -pinY gen_clken 140R -pinDir resetn left -pinY resetn 140L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L -pinDir irq right -pinY irq 80R -pinDir fsync_in left -pinY fsync_in 80L -pinBusDir fsync_out right -pinBusY fsync_out 100R
preplace inst xlconstant_0 -pg 1 -lvl 11 -x 4270 -y 1110 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 10 -x 3640 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 164 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 80 165 166 186 187 188 189 191 181 179 180 178 183 192 173 174 175 167 193 190 168 169 184 170 172 177 176 171 185 182} -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 0R -pinDir S_AXI_HPC0_FPD left -pinY S_AXI_HPC0_FPD 0L -pinDir S_AXI_HPC1_FPD right -pinY S_AXI_HPC1_FPD 680R -pinDir S_AXI_HP0_FPD right -pinY S_AXI_HP0_FPD 580R -pinDir GPIO_0 right -pinY GPIO_0 640R -pinDir GPIO_0.emio_gpio_o right -pinY GPIO_0.emio_gpio_o 660R -pinDir UART_1 right -pinY UART_1 140R -pinDir maxihpm0_lpd_aclk left -pinY maxihpm0_lpd_aclk 860L -pinDir saxihpc0_fpd_aclk left -pinY saxihpc0_fpd_aclk 880L -pinDir saxihpc1_fpd_aclk left -pinY saxihpc1_fpd_aclk 900L -pinDir saxihp0_fpd_aclk left -pinY saxihp0_fpd_aclk 920L -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 920R -pinDir dp_video_ref_clk left -pinY dp_video_ref_clk 800L -pinDir dp_live_video_in_vsync right -pinY dp_live_video_in_vsync 820R -pinDir dp_live_video_in_hsync right -pinY dp_live_video_in_hsync 840R -pinDir dp_live_video_in_de right -pinY dp_live_video_in_de 800R -pinBusDir dp_live_video_in_pixel1 right -pinBusY dp_live_video_in_pixel1 880R -pinDir dp_video_in_clk left -pinY dp_video_in_clk 940L -pinDir dp_video_out_hsync right -pinY dp_video_out_hsync 720R -pinDir dp_video_out_vsync right -pinY dp_video_out_vsync 740R -pinBusDir dp_video_out_pixel1 right -pinBusY dp_video_out_pixel1 760R -pinDir dp_aux_data_in left -pinY dp_aux_data_in 20L -pinDir dp_aux_data_out right -pinY dp_aux_data_out 940R -pinDir dp_aux_data_oe_n right -pinY dp_aux_data_oe_n 900R -pinBusDir dp_live_gfx_alpha_in left -pinBusY dp_live_gfx_alpha_in 40L -pinBusDir dp_live_gfx_pixel1_in left -pinBusY dp_live_gfx_pixel1_in 60L -pinDir dp_hot_plug_detect left -pinY dp_hot_plug_detect 820L -pinDir dp_external_custom_event1 left -pinY dp_external_custom_event1 80L -pinDir dp_external_custom_event2 left -pinY dp_external_custom_event2 100L -pinDir dp_external_vsync_event left -pinY dp_external_vsync_event 120L -pinDir dp_live_video_de_out right -pinY dp_live_video_de_out 780R -pinBusDir pl_ps_irq0 right -pinBusY pl_ps_irq0 700R -pinDir pl_resetn0 left -pinY pl_resetn0 840L -pinDir pl_clk0 right -pinY pl_clk0 860R
preplace inst axis_subset_converter_1 -pg 1 -lvl 5 -x 1580 -y 1310 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst hls_rect_0 -pg 1 -lvl 7 -x 2260 -y 270 -defaultsOSRD -pinDir s_axi_AXILiteS right -pinY s_axi_AXILiteS 0R -pinDir video_src left -pinY video_src 940L -pinDir video_dst right -pinY video_dst 960R -pinDir ap_clk left -pinY ap_clk 960L -pinDir ap_rst_n left -pinY ap_rst_n 980L -pinDir interrupt right -pinY interrupt 980R
preplace inst hls_preprocess_0 -pg 1 -lvl 12 -x 4750 -y 1530 -defaultsOSRD -pinDir s_axi_AXILiteS left -pinY s_axi_AXILiteS 0L -pinDir video_src left -pinY video_src 20L -pinDir video_dst right -pinY video_dst 40R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt right -pinY interrupt 60R
preplace inst axis_subset_converter_2 -pg 1 -lvl 13 -x 5280 -y 1590 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axi_dma_0 -pg 1 -lvl 12 -x 4750 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 54 18 19 20 21 22 23 24 25 26 27 28 29 30 48 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 31 49 50 51 52 53 17 55 56 57 58 59 61 60 62 63 64 65 66 67} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 200L -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 200R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 180R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 20R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 0R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 240L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 220L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 260L -pinDir axi_resetn left -pinY axi_resetn 280L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 220R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 240R -pinDir mm2s_introut right -pinY mm2s_introut 260R -pinDir s2mm_introut right -pinY s2mm_introut 280R
preplace inst axi_smc_1 -pg 1 -lvl 13 -x 5280 -y 790 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir M00_AXI left -pinY M00_AXI 180L -pinDir aclk left -pinY aclk 200L -pinDir aresetn left -pinY aresetn 220L
preplace inst Accel_Conv_0 -pg 1 -lvl 13 -x 5280 -y 590 -swap {5 1 2 3 4 10 6 7 8 9 0 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31 32 30} -defaultsOSRD -pinDir M_AXIS left -pinY M_AXIS 20L -pinDir S_AXIS left -pinY S_AXIS 40L -pinDir S_AXI_LITE_CTRL left -pinY S_AXI_LITE_CTRL 0L -pinDir clk left -pinY clk 80L -pinDir rst left -pinY rst 100L -pinDir ap_done left -pinY ap_done 60L
preplace netloc clk_wiz_0_clk_out1 1 1 1 N 130
preplace netloc clk_wiz_1_clk_out1 1 9 4 3280 1610 NJ 1610 4480 1390 NJ
preplace netloc clk_wiz_1_locked 1 9 3 NJ 1650 NJ 1650 4580
preplace netloc dp_aux_data_in_0_1 1 0 10 NJ 210 400J 10 680J 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 3180J
preplace netloc dp_hot_plug_detect_0_1 1 0 10 NJ 1350 360J 1450 NJ 1450 NJ 1450 NJ 1450 1740J 1490 NJ 1490 NJ 1490 2860J 1470 3200J
preplace netloc rst_ps8_0_250M_peripheral_aresetn 1 1 14 400 1430 700 1430 1060 1430 1420 1430 1780 1470 2100 1310 2460 1470 2840 1490 NJ 1490 4100 1570 4500 1010 4960 1490 5520 470 5920
preplace netloc util_vector_logic_0_Res 1 15 1 NJ 1890
preplace netloc util_vector_logic_1_Res 1 12 1 5120J 1410n
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 10 3 4120 1330 NJ 1330 5000J
preplace netloc v_axi4s_vid_out_0_vid_data 1 10 3 4080 1350 NJ 1350 5080J
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 10 3 NJ 1230 4420J 1310 5040
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 10 3 NJ 1210 4520J 1290 4940
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 12 1 5060 1210n
preplace netloc xlconstant_0_dout 1 11 2 4560 1370 5120
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_oe_n 1 10 5 4020J 1450 NJ 1450 5060J 1510 5460J 1710 5900J
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_out 1 10 6 4000J 1470 NJ 1470 4920J 1530 5440J 1730 5880J 1950 NJ
preplace netloc zynq_ultra_ps_e_0_dp_video_ref_clk 1 8 2 2800 1230 3180
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 10 6 4120J 1170 4440J 1270 4920J 1070 5440J 430 NJ 430 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 14 380 1410 680 1410 1040 1410 1400 1410 1760 1450 2080 1330 2440 1450 2820 1570 3240 1390 4060 930 4540 990 5100 1470 5500 450 5940
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 9 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 3220
preplace netloc rst_ps8_0_250M_peripheral_reset 1 1 12 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 3260J 1510 4120J 1430 NJ 1430 4980
preplace netloc Accel_Conv_0_ap_done 1 10 3 4080 950 NJ 950 4920J
preplace netloc S00_AXI_1 1 10 1 N 390
preplace netloc axi_interconnect_0_M00_AXI 1 2 9 N 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 3 8 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 N
preplace netloc axi_interconnect_0_M02_AXI 1 4 7 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 N
preplace netloc axi_interconnect_0_M03_AXI 1 8 3 NJ 330 NJ 330 N
preplace netloc axi_interconnect_0_M04_AXI 1 11 1 4520 850n
preplace netloc axi_interconnect_0_M06_AXI 1 11 3 NJ 530 NJ 530 N
preplace netloc axi_smc_M00_AXI 1 9 1 N 390
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 N 1290
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 N 1090
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 N 1110
preplace netloc axi_vdma_1_M_AXI_S2MM 1 14 1 N 1610
preplace netloc axis_broadcaster_0_M01_AXIS 1 6 1 N 1390
preplace netloc axis_subset_converter_0_M_AXIS 1 9 4 NJ 1410 NJ 1410 NJ 1410 5020
preplace netloc mipi_csi2_rx_subsyst_0_video_out 1 2 1 N 1250
preplace netloc mipi_phy_if_0_1 1 0 2 NJ 70 NJ
preplace netloc smartconnect_0_M00_AXI 1 10 5 4040J 1590 4420J 1750 NJ 1750 NJ 1750 N
preplace netloc v_demosaic_0_m_axis_video 1 3 1 N 1310
preplace netloc v_tc_0_vtiming_out 1 12 1 N 1130
preplace netloc v_gamma_lut_0_m_axis_video 1 4 1 N 1310
preplace netloc axis_subset_converter_1_M_AXIS 1 5 1 N 1350
preplace netloc hls_rect_0_video_dst 1 7 1 N 1230
preplace netloc axis_broadcaster_0_M00_AXIS 1 6 1 N 1210
preplace netloc axi_interconnect_0_M07_AXI 1 7 4 NJ 270 NJ 270 NJ 270 N
preplace netloc axi_interconnect_0_M05_AXI 1 11 1 4460 870n
preplace netloc hls_preprocess_0_video_dst 1 12 1 4940 1570n
preplace netloc axis_subset_converter_2_M_AXIS 1 13 1 5480 1550n
preplace netloc axis_data_fifo_0_M_AXIS 1 7 5 2420 1550 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 12 1 N 790
preplace netloc axi_smc_1_M00_AXI 1 10 3 N 970 NJ 970 NJ
preplace netloc axi_interconnect_0_M08_AXI 1 11 1 N 810
preplace netloc axi_dma_0_M_AXI_MM2S 1 12 1 N 810
preplace netloc axi_interconnect_0_M09_AXI 1 11 2 NJ 510 5100
preplace netloc axi_dma_0_M_AXIS_MM2S 1 12 1 N 630
preplace netloc Accel_Conv_0_M_AXIS 1 12 1 N 610
levelinfo -pg 1 0 190 540 870 1230 1580 1930 2260 2630 3020 3640 4270 4750 5280 5700 6090 6260
pagesize -pg 1 -db -bbox -sgen -200 0 6480 1970
",
   "No Loops_ScaleFactor":"0.224239",
   "No Loops_TopLeft":"-192,-508",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/zynq_ultra_ps_e_0_dp_video_ref_clk:true|/clk_wiz_1_clk_out1:true|/zynq_ultra_ps_e_0_pl_resetn0:true|/rst_ps8_0_250M_peripheral_aresetn:true|/clk_wiz_0_clk_out1:true|/rst_ps8_0_250M_peripheral_reset:true|/zynq_ultra_ps_e_0_pl_clk0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mipi_phy_if_0 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port dp_aux_data_in_0 -pg 1 -lvl 0 -x 0 -y 30 -defaultsOSRD
preplace port dp_aux_data_out_0 -pg 1 -lvl 16 -x 6640 -y 1510 -defaultsOSRD
preplace port dp_hot_plug_detect_0 -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 16 -x 6640 -y 1390 -defaultsOSRD
preplace portBus dp_aux_data_oe_n_0 -pg 1 -lvl 16 -x 6640 -y 1450 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 11 -x 4570 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 197 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 180 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 145 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 127 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 109 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 74 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 92 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 56 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 229 217 230 218 231 219 232 220 233 221 234 222 235 223 236 224 237 225 238 226 239 227 240 228} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY M01_AXI 480R -pinY M02_AXI 460R -pinY M03_AXI 420R -pinY M04_AXI 400R -pinY M05_AXI 380R -pinY M06_AXI 260R -pinY M07_AXI 440R -pinY M08_AXI 360R -pinY M09_AXI 240R -pinY ACLK 260L -pinY ARESETN 20L -pinY S00_ACLK 280L -pinY S00_ARESETN 40L -pinY M00_ACLK 300L -pinY M00_ARESETN 60L -pinY M01_ACLK 320L -pinY M01_ARESETN 80L -pinY M02_ACLK 340L -pinY M02_ARESETN 100L -pinY M03_ACLK 360L -pinY M03_ARESETN 120L -pinY M04_ACLK 380L -pinY M04_ARESETN 140L -pinY M05_ACLK 400L -pinY M05_ARESETN 160L -pinY M06_ACLK 420L -pinY M06_ARESETN 180L -pinY M07_ACLK 440L -pinY M07_ARESETN 200L -pinY M08_ACLK 460L -pinY M08_ARESETN 220L -pinY M09_ACLK 480L -pinY M09_ARESETN 240L
preplace inst axi_smc -pg 1 -lvl 9 -x 3180 -y 890 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 70 71 69} -defaultsOSRD -pinY S00_AXI 360L -pinY S01_AXI 380L -pinY M00_AXI 0R -pinY aclk 420L -pinY aresetn 440L -pinY aclk1 400L
preplace inst axi_vdma_0 -pg 1 -lvl 8 -x 2730 -y 1250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 63 64 65 67 66 62 68 69 70 71} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_MM2S 0R -pinY M_AXI_S2MM 20R -pinY M_AXIS_MM2S 60R -pinY S_AXIS_S2MM 20L -pinY s_axi_lite_aclk 60L -pinY m_axi_mm2s_aclk 80L -pinY m_axis_mm2s_aclk 100L -pinY m_axi_s2mm_aclk 140L -pinY s_axis_s2mm_aclk 120L -pinY axi_resetn 40L -pinBusY mm2s_frame_ptr_out 80R -pinBusY s2mm_frame_ptr_out 100R -pinY mm2s_introut 120R -pinY s2mm_introut 140R
preplace inst axi_vdma_1 -pg 1 -lvl 14 -x 6120 -y 330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 42 43 45 41 46 47} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_S2MM 520R -pinY S_AXIS_S2MM 460L -pinY s_axi_lite_aclk 540L -pinY m_axi_s2mm_aclk 500L -pinY s_axis_s2mm_aclk 520L -pinY axi_resetn 560L -pinBusY s2mm_frame_ptr_in 480L -pinBusY s2mm_frame_ptr_out 540R -pinY s2mm_introut 560R
preplace inst axis_broadcaster_0 -pg 1 -lvl 6 -x 1950 -y 1290 -defaultsOSRD -pinY S_AXIS 180L -pinY M00_AXIS 0R -pinY M01_AXIS 220R -pinY aclk 200L -pinY aresetn 220L
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -x 2320 -y 1510 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 0R -pinY s_axis_aresetn 40L -pinY s_axis_aclk 20L
preplace inst axis_subset_converter_0 -pg 1 -lvl 9 -x 3180 -y 1550 -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 0R -pinY aclk 20L -pinY aresetn 40L
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 210 -y 1410 -defaultsOSRD -pinY clk_in1 20L -pinY clk_out1 0R
preplace inst clk_wiz_1 -pg 1 -lvl 9 -x 3180 -y 730 -defaultsOSRD -pinY clk_in1 20L -pinY clk_out1 0R -pinY locked 20R
preplace inst mipi_csi2_rx_subsyst_0 -pg 1 -lvl 2 -x 550 -y 110 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31 35 30 33 34 32 36 37 38 39} -defaultsOSRD -pinY mipi_phy_if 20L -pinY csirxss_s_axi 0L -pinY video_out 620R -pinY lite_aclk 1320L -pinY lite_aresetn 1360L -pinY dphy_clk_200M 1300L -pinY rxbyteclkhs 640R -pinY csirxss_csi_irq 660R -pinY video_aclk 1340L -pinY video_aresetn 1380L -pinY clkoutphy_out 680R -pinY system_rst_out 700R -pinY pll_lock_out 720R
preplace inst rst_ps8_0_250M -pg 1 -lvl 1 -x 210 -y 1570 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst smartconnect_0 -pg 1 -lvl 15 -x 6470 -y 850 -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 460R -pinY aclk 100L -pinY aresetn 120L
preplace inst util_vector_logic_0 -pg 1 -lvl 15 -x 6470 -y 1450 -defaultsOSRD -pinBusY Op1 0L -pinBusY Res 0R
preplace inst util_vector_logic_1 -pg 1 -lvl 12 -x 5230 -y 1270 -defaultsOSRD -pinBusY Op1 0L -pinBusY Res 0R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 13 -x 5660 -y 1070 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 22 26 25 23 27 28 29 30 31 32 33} -defaultsOSRD -pinY video_in 60L -pinY vtiming_in 0L -pinY vid_io_out 0R -pinY vid_io_out.vid_active_video 20R -pinY vid_io_out.vid_data 40R -pinY vid_io_out.vid_hsync 60R -pinY vid_io_out.vid_vsync 80R -pinY aclk 80L -pinY aclken 140L -pinY aresetn 100L -pinY fid 180L -pinY vid_io_out_clk 160L -pinY vid_io_out_ce 120L -pinY vid_io_out_reset 200L -pinY vtg_ce 100R -pinY locked 120R -pinY overflow 140R -pinY underflow 160R -pinBusY fifo_read_level 180R -pinBusY status 200R
preplace inst v_demosaic_0 -pg 1 -lvl 3 -x 890 -y 710 -defaultsOSRD -pinY s_axi_CTRL 0L -pinY s_axis_video 20L -pinY m_axis_video 40R -pinY ap_clk 760L -pinY ap_rst_n 780L -pinY interrupt 60R
preplace inst v_gamma_lut_0 -pg 1 -lvl 4 -x 1270 -y 730 -defaultsOSRD -pinY s_axi_CTRL 0L -pinY s_axis_video 20L -pinY m_axis_video 720R -pinY ap_clk 740L -pinY ap_rst_n 760L -pinY interrupt 740R
preplace inst v_tc_0 -pg 1 -lvl 12 -x 5230 -y 950 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 30 29 25 28 24 32 26 31 27 33} -defaultsOSRD -pinY ctrl 0L -pinY vtiming_out 120R -pinY clk 140L -pinY clken 120L -pinY s_axi_aclk 40L -pinY s_axi_aclken 100L -pinY gen_clken 20L -pinY resetn 160L -pinY s_axi_aresetn 60L -pinY irq 140R -pinY fsync_in 80L -pinBusY fsync_out 160R
preplace inst xlconstant_0 -pg 1 -lvl 11 -x 4570 -y 1170 -defaultsOSRD -pinBusY dout 0R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 10 -x 3890 -y 770 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 120 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 40 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 174 175 176 177 172 193 188 167 191 189 170 178 179 180 169 190 183 181 184 173 185 186 187 182 168 192 171} -defaultsOSRD -pinY M_AXI_HPM0_LPD 0R -pinY S_AXI_HPC0_FPD 20L -pinY S_AXI_HPC1_FPD 40L -pinY S_AXI_HP0_FPD 0L -pinY GPIO_0 140R -pinY GPIO_0.emio_gpio_o 160R -pinY UART_1 180R -pinY maxihpm0_lpd_aclk 160L -pinY saxihpc0_fpd_aclk 180L -pinY saxihpc1_fpd_aclk 200L -pinY saxihp0_fpd_aclk 220L -pinBusY emio_enet0_enet_tsu_timer_cnt 220R -pinY dp_video_ref_clk 380R -pinY dp_live_video_in_vsync 340L -pinY dp_live_video_in_hsync 60L -pinY dp_live_video_in_de 380L -pinBusY dp_live_video_in_pixel1 360L -pinY dp_video_in_clk 120L -pinY dp_video_out_hsync 240R -pinY dp_video_out_vsync 260R -pinBusY dp_video_out_pixel1 280R -pinY dp_aux_data_in 100L -pinY dp_aux_data_out 340R -pinY dp_aux_data_oe_n 320R -pinBusY dp_live_gfx_alpha_in 240L -pinBusY dp_live_gfx_pixel1_in 260L -pinY dp_hot_plug_detect 140L -pinY dp_external_custom_event1 280L -pinY dp_external_custom_event2 300L -pinY dp_external_vsync_event 320L -pinY dp_live_video_de_out 300R -pinBusY pl_ps_irq0 80L -pinY pl_resetn0 360R -pinY pl_clk0 200R
preplace inst axis_subset_converter_1 -pg 1 -lvl 5 -x 1620 -y 1450 -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 20R -pinY aclk 20L -pinY aresetn 40L
preplace inst hls_rect_0 -pg 1 -lvl 7 -x 2320 -y 750 -defaultsOSRD -pinY s_axi_AXILiteS 0L -pinY video_src 540L -pinY video_dst 520R -pinY ap_clk 560L -pinY ap_rst_n 580L -pinY interrupt 540R
preplace inst hls_preprocess_0 -pg 1 -lvl 12 -x 5230 -y 750 -defaultsOSRD -pinY s_axi_AXILiteS 0L -pinY video_src 20L -pinY video_dst 40R -pinY ap_clk 40L -pinY ap_rst_n 60L -pinY interrupt 60R
preplace inst axis_subset_converter_2 -pg 1 -lvl 13 -x 5660 -y 790 -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 0R -pinY aclk 20L -pinY aresetn 40L
preplace inst axi_dma_0 -pg 1 -lvl 12 -x 5230 -y 410 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 0 55 56 57 58 59 61 60 62 63 64 65 66 67} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_MM2S 80R -pinY M_AXI_S2MM 60R -pinY M_AXIS_MM2S 20R -pinY S_AXIS_S2MM 0L -pinY s_axi_lite_aclk 120L -pinY m_axi_mm2s_aclk 100L -pinY m_axi_s2mm_aclk 140L -pinY axi_resetn 160L -pinY mm2s_prmry_reset_out_n 100R -pinY s2mm_prmry_reset_out_n 120R -pinY mm2s_introut 140R -pinY s2mm_introut 160R
preplace inst axi_smc_1 -pg 1 -lvl 13 -x 5660 -y 610 -defaultsOSRD -pinY S00_AXI 0L -pinY S01_AXI 20L -pinY M00_AXI 0R -pinY aclk 40L -pinY aresetn 60L
preplace inst Accel_Conv_0 -pg 1 -lvl 13 -x 5660 -y 410 -swap {0 1 2 3 4 10 6 7 8 9 5 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32} -defaultsOSRD -pinY M_AXIS 0R -pinY S_AXIS 20L -pinY S_AXI_LITE_CTRL 0L -pinY clk 60L -pinY rst 80L -pinY ap_done 80R
preplace netloc clk_wiz_0_clk_out1 1 1 1 NJ 1410
preplace netloc clk_wiz_1_clk_out1 1 9 4 3420 1350 4340J 1390 4740 1210 5400J
preplace netloc clk_wiz_1_locked 1 9 3 3360J 1370 4320J 1410 4860
preplace netloc dp_aux_data_in_0_1 1 0 10 NJ 30 NJ 30 700J 630 1080J 650 NJ 650 NJ 650 2100J 670 NJ 670 NJ 670 3440J
preplace netloc dp_hot_plug_detect_0_1 1 0 10 NJ 50 NJ 50 680J 650 1060J 670 NJ 670 1800J 690 NJ 690 NJ 690 3000J 810 3400J
preplace netloc rst_ps8_0_250M_peripheral_aresetn 1 1 14 420 1570 700 1570 1080 1570 1460 1570 1780 1590 2120 1430 2500 1550 2920 1390 NJ 1390 4300 730 5040 670 5480 950 5940 970 NJ
preplace netloc util_vector_logic_0_Res 1 15 1 NJ 1450
preplace netloc util_vector_logic_1_Res 1 12 1 NJ 1270
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 9 5 3520 1250 NJ 1250 4940J 1330 NJ 1330 5860
preplace netloc v_axi4s_vid_out_0_vid_data 1 9 5 3500 1270 NJ 1270 4840J 1350 NJ 1350 5840
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 9 5 3520 710 4380J 750 4980J 870 5420J 910 5900
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 9 5 3480 1310 NJ 1310 4900J 1390 NJ 1390 5820
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 11 3 5060 890 5400J 930 5880
preplace netloc xlconstant_0_dout 1 11 2 5040 1190 5420
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_oe_n 1 10 5 4380J 1350 4820J 1430 NJ 1430 NJ 1430 6320J
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_out 1 10 6 4360J 1370 4800J 1450 NJ 1450 NJ 1450 6300J 1510 NJ
preplace netloc zynq_ultra_ps_e_0_dp_video_ref_clk 1 7 4 2560 1450 2900 1410 NJ 1410 4260
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 10 6 4420J 1330 4880J 1410 NJ 1410 NJ 1410 6320J 1390 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 15 20 1490 400 1550 680 1550 1060 1550 1440 1550 1800 1570 2100 1450 2540 1530 2980 830 3340 1210 4400 710 5020 650 5500 890 5920 950 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 11 40 1510 380J 1590 NJ 1590 1080J 1610 NJ 1610 NJ 1610 2140J 1390 2520J 1470 2960J 1450 NJ 1450 4280
preplace netloc rst_ps8_0_250M_peripheral_reset 1 1 12 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 2160J 1410 2480J 1490 3000J 1470 NJ 1470 NJ 1470 NJ 1470 5440
preplace netloc Accel_Conv_0_ap_done 1 9 5 3480 690 NJ 690 NJ 690 5420J 730 5920
preplace netloc S00_AXI_1 1 10 1 4260 70n
preplace netloc axi_interconnect_0_M00_AXI 1 1 11 400 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 5060
preplace netloc axi_interconnect_0_M01_AXI 1 2 10 720 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 4720
preplace netloc axi_interconnect_0_M02_AXI 1 3 9 1100 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 4740
preplace netloc axi_interconnect_0_M03_AXI 1 7 5 2560 1190 2960J 1430 NJ 1430 NJ 1430 4780
preplace netloc axi_interconnect_0_M04_AXI 1 11 1 5000 470n
preplace netloc axi_interconnect_0_M06_AXI 1 11 3 NJ 330 NJ 330 N
preplace netloc axi_smc_M00_AXI 1 9 1 3380 790n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 2940 1310n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 N 1250
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 N 1270
preplace netloc axi_vdma_1_M_AXI_S2MM 1 14 1 N 850
preplace netloc axis_broadcaster_0_M01_AXIS 1 6 1 N 1510
preplace netloc axis_subset_converter_0_M_AXIS 1 9 4 3440 1230 NJ 1230 5060J 1170 5460J
preplace netloc mipi_csi2_rx_subsyst_0_video_out 1 2 1 N 730
preplace netloc mipi_phy_if_0_1 1 0 2 NJ 130 NJ
preplace netloc smartconnect_0_M00_AXI 1 9 7 3460 1290 NJ 1290 4920J 1370 NJ 1370 NJ 1370 NJ 1370 6620
preplace netloc v_demosaic_0_m_axis_video 1 3 1 N 750
preplace netloc v_tc_0_vtiming_out 1 12 1 N 1070
preplace netloc v_gamma_lut_0_m_axis_video 1 4 1 N 1450
preplace netloc axis_subset_converter_1_M_AXIS 1 5 1 N 1470
preplace netloc hls_rect_0_video_dst 1 7 1 N 1270
preplace netloc axis_broadcaster_0_M00_AXIS 1 6 1 N 1290
preplace netloc axi_interconnect_0_M07_AXI 1 6 6 2160 650 NJ 650 NJ 650 NJ 650 NJ 650 4760
preplace netloc axi_interconnect_0_M05_AXI 1 11 1 5060 450n
preplace netloc hls_preprocess_0_video_dst 1 12 1 N 790
preplace netloc axis_subset_converter_2_M_AXIS 1 13 1 N 790
preplace netloc axis_data_fifo_0_M_AXIS 1 7 5 NJ 1510 3020J 1490 NJ 1490 NJ 1490 4960
preplace netloc axi_dma_0_M_AXI_S2MM 1 12 1 5480 470n
preplace netloc axi_smc_1_M00_AXI 1 9 5 3500 670 NJ 670 4980J 630 5400J 550 5900
preplace netloc axi_interconnect_0_M08_AXI 1 11 1 N 430
preplace netloc axi_dma_0_M_AXI_MM2S 1 12 1 5420 490n
preplace netloc axi_interconnect_0_M09_AXI 1 11 2 NJ 310 5480
preplace netloc axi_dma_0_M_AXIS_MM2S 1 12 1 N 430
preplace netloc Accel_Conv_0_M_AXIS 1 11 3 5060 350 NJ 350 5920
levelinfo -pg 1 0 210 550 890 1270 1620 1950 2320 2730 3180 3890 4570 5230 5660 6120 6470 6640
pagesize -pg 1 -db -bbox -sgen -200 0 6860 1710
",
   "Reduced Jogs_ScaleFactor":"0.212147",
   "Reduced Jogs_TopLeft":"-193,-726",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port mipi_phy_if_0 -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace port dp_aux_data_in_0 -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port dp_aux_data_out_0 -pg 1 -lvl 17 -x 6360 -y 1150 -defaultsOSRD
preplace port dp_hot_plug_detect_0 -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 17 -x 6360 -y 1530 -defaultsOSRD
preplace portBus dp_aux_data_oe_n_0 -pg 1 -lvl 17 -x 6360 -y 880 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 12 -x 4560 -y 330 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 10 -x 3390 -y 1130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 70 71 69} -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 9 -x 2960 -y 1170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 63 64 65 67 66 62 68 69 70 71} -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 15 -x 5800 -y 570 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 42 43 45 41 46 47} -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 6 -x 1870 -y 1440 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -x 2220 -y 1490 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 10 -x 3390 -y 1410 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 200 -y 1460 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 10 -x 3390 -y 980 -defaultsOSRD
preplace inst mipi_csi2_rx_subsyst_0 -pg 1 -lvl 2 -x 540 -y 1440 -defaultsOSRD
preplace inst rst_ps8_0_250M -pg 1 -lvl 1 -x 200 -y 1210 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 16 -x 6170 -y 1000 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 16 -x 6170 -y 880 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 13 -x 5010 -y 1450 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 14 -x 5420 -y 1370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 22 26 25 23 27 28 29 30 31 32 33} -defaultsOSRD
preplace inst v_demosaic_0 -pg 1 -lvl 3 -x 860 -y 1400 -defaultsOSRD
preplace inst v_gamma_lut_0 -pg 1 -lvl 4 -x 1210 -y 1410 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 13 -x 5010 -y 1020 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 30 29 25 28 24 32 26 31 27 33} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 12 -x 4560 -y 1040 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 11 -x 4000 -y 950 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 120 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 40 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 174 175 176 177 172 193 188 167 191 189 170 178 179 180 169 190 183 181 184 173 185 186 187 182 168 192 171} -defaultsOSRD
preplace inst axis_subset_converter_1 -pg 1 -lvl 5 -x 1550 -y 1420 -defaultsOSRD
preplace inst hls_preprocess_0 -pg 1 -lvl 13 -x 5010 -y 790 -defaultsOSRD
preplace inst axis_subset_converter_2 -pg 1 -lvl 14 -x 5420 -y 780 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 13 -x 5010 -y 420 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 0 55 56 57 58 59 61 60 62 63 64 65 66 67} -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 14 -x 5420 -y 600 -defaultsOSRD
preplace inst Accel_Conv_0 -pg 1 -lvl 14 -x 5420 -y 330 -swap {0 1 2 3 4 10 6 7 8 9 5 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32} -defaultsOSRD
preplace inst hls_rect_0 -pg 1 -lvl 7 -x 2220 -y 1130 -defaultsOSRD
preplace inst hls_rect_1 -pg 1 -lvl 8 -x 2590 -y 1130 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 1 1 NJ 1460
preplace netloc clk_wiz_1_clk_out1 1 10 4 3580 1230 NJ 1230 4820 1230 5190J
preplace netloc clk_wiz_1_locked 1 10 3 3560J 1340 NJ 1340 4830
preplace netloc dp_aux_data_in_0_1 1 0 11 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ
preplace netloc dp_hot_plug_detect_0_1 1 0 11 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ
preplace netloc rst_ps8_0_250M_peripheral_aresetn 1 1 15 380 1320 670 1490 1040 1500 1390 1500 1720 1520 2020 1030 2390 1030 2760 1030 3150 650 NJ 650 4410 650 4830 630 5220 700 5620 870 5980J
preplace netloc util_vector_logic_0_Res 1 16 1 NJ 880
preplace netloc util_vector_logic_1_Res 1 13 1 NJ 1450
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 10 5 3630 1240 NJ 1240 NJ 1240 5210J 1200 5590
preplace netloc v_axi4s_vid_out_0_vid_data 1 10 5 3620 1250 NJ 1250 NJ 1250 5240J 1210 5580
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 10 5 3590 1540 NJ 1540 NJ 1540 NJ 1540 5590
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 10 5 3600 1260 NJ 1260 NJ 1260 5230J 1190 5610
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 12 3 4840 1530 NJ 1530 5580
preplace netloc xlconstant_0_dout 1 12 2 4800 1360 5180
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_oe_n 1 11 5 4410J 980 4780J 1160 NJ 1160 NJ 1160 6010J
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_out 1 11 6 4390J 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 6340J
preplace netloc zynq_ultra_ps_e_0_dp_video_ref_clk 1 8 4 2780 1370 3200 1320 NJ 1320 4370
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 11 6 NJ 860 4780J 880 NJ 880 NJ 880 5990J 820 6330J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 16 30 1400 370 1560 680 1500 1030 1510 1380 1510 1710 1530 2040 1040 2380 1040 2750 1040 3170 910 3570 1210 4400 670 4820 540 5250 510 5600 860 6000J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 12 20 1310 390J 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 2750J 1360 3210J 1290 NJ 1290 4380
preplace netloc rst_ps8_0_250M_peripheral_reset 1 1 13 370 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 4780J 290 5260J
preplace netloc Accel_Conv_0_ap_done 1 10 5 3600 690 NJ 690 NJ 690 NJ 690 5580
preplace netloc axi_interconnect_0_M10_AXI 1 7 6 2410 1350 NJ 1350 3230J 1330 NJ 1330 NJ 1330 4710
preplace netloc hls_rect_1_video_dst 1 8 1 N 1120
preplace netloc axi_interconnect_0_M03_AXI 1 8 5 2770 1310 3190J 1300 NJ 1300 NJ 1300 4730
preplace netloc axi_interconnect_0_M02_AXI 1 3 10 1030 1320 1380J 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 3180J 1280 NJ 1280 NJ 1280 4740
preplace netloc axi_vdma_1_M_AXI_S2MM 1 15 1 6020 550n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 13 1 5190 320n
preplace netloc mipi_csi2_rx_subsyst_0_video_out 1 2 1 N 1390
preplace netloc axi_dma_0_M_AXI_MM2S 1 13 1 5190 400n
preplace netloc S00_AXI_1 1 11 1 4370 70n
preplace netloc axi_interconnect_0_M08_AXI 1 12 1 N 390
preplace netloc axis_subset_converter_1_M_AXIS 1 5 1 N 1420
preplace netloc v_tc_0_vtiming_out 1 13 1 5200 1000n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 9 1 3140 1110n
preplace netloc axis_subset_converter_0_M_AXIS 1 10 4 3550 1350 NJ 1350 NJ 1350 5210J
preplace netloc axi_interconnect_0_M01_AXI 1 2 11 680 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 2760J 1300 3130J 1270 NJ 1270 NJ 1270 4750
preplace netloc Accel_Conv_0_M_AXIS 1 12 3 4820 230 NJ 230 5580
preplace netloc axi_interconnect_0_M07_AXI 1 6 7 2050 1340 NJ 1340 NJ 1340 3220J 1310 NJ 1310 NJ 1310 4720
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 9 1 3160 1150n
preplace netloc axi_interconnect_0_M09_AXI 1 12 2 4790 300 NJ
preplace netloc v_gamma_lut_0_m_axis_video 1 4 1 N 1400
preplace netloc mipi_phy_if_0_1 1 0 2 NJ 1380 NJ
preplace netloc smartconnect_0_M00_AXI 1 10 7 3610 1200 4410J 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 6320
preplace netloc axi_dma_0_M_AXI_S2MM 1 13 1 5220 380n
preplace netloc axis_broadcaster_0_M00_AXIS 1 6 1 2030 1120n
preplace netloc axi_interconnect_0_M06_AXI 1 12 3 4770 240 NJ 240 5610J
preplace netloc hls_preprocess_0_video_dst 1 13 1 5190 760n
preplace netloc axi_smc_1_M00_AXI 1 10 5 3550 10 NJ 10 NJ 10 NJ 10 5590
preplace netloc axi_smc_M00_AXI 1 10 1 3550 780n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 9 1 3130 1090n
preplace netloc axi_interconnect_0_M00_AXI 1 1 12 400 1300 NJ 1300 NJ 1300 1390J 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 3140J 1230 3570J 1220 NJ 1220 4760
preplace netloc axis_data_fifo_0_M_AXIS 1 7 6 2400J 700 NJ 700 NJ 700 NJ 700 NJ 700 4780
preplace netloc axi_interconnect_0_M04_AXI 1 12 1 4800 310n
preplace netloc axis_subset_converter_2_M_AXIS 1 14 1 5610 530n
preplace netloc v_demosaic_0_m_axis_video 1 3 1 1030 1390n
preplace netloc axi_interconnect_0_M05_AXI 1 12 1 4810 330n
preplace netloc axis_broadcaster_0_M01_AXIS 1 6 1 2030 1450n
preplace netloc hls_rect_0_video_dst 1 7 1 N 1120
levelinfo -pg 1 0 200 540 860 1210 1550 1870 2220 2590 2960 3390 4000 4560 5010 5420 5800 6170 6360
pagesize -pg 1 -db -bbox -sgen -200 0 6580 1570
"
}
{
   "da_axi4_cnt":"6"
}
