// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


signal [7:0] d;
signal [7:0] e;
signal [7:0] f;
signal [7:0] g;
signal [7:0] h;
signal [7:0] i;

signal [7:0] j;
signal [7:0] k;
signal [7:0] l;
signal [7:0] m;
signal [7:0] n;
signal [7:0] o;
signal [7:0] p;
signal [7:0] q;
signal [7:0] r;
signal [7:0] s;
signal [7:0] t;
signal [7:0] u;
signal [7:0] v;
signal [7:0] wendmodule
