module OutputAnalyzer (
	input wire [3:0] outputCode,
	output reg result
);

	always @* begin
		result <=
		outputCode == 4'b0010 ||
		outputCode == 4'b0100 ||
		outputCode == 4'b0110 ||
		outputCode == 4'b1001 ||
		outputCode == 4'b1011 ||
		outputCode == 4'b1100;
	end
endmodule
